
STM32G0B1CEU6N.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e7c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004f38  08004f38  00005f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fd8  08004fd8  00006084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fd8  08004fd8  00005fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fe0  08004fe0  00006084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fe0  08004fe0  00005fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fe4  08004fe4  00005fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08004fe8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000884  20000084  0800506c  00006084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000908  0800506c  00006908  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6a1  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002309  00000000  00000000  0001374d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  00015a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d0  00000000  00000000  00016490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b131  00000000  00000000  00016c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7d1  00000000  00000000  00031d91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad64a  00000000  00000000  00040562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000edbac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002284  00000000  00000000  000edbf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000efe74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000084 	.word	0x20000084
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004f20 	.word	0x08004f20

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000088 	.word	0x20000088
 8000100:	08004f20 	.word	0x08004f20

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <MapTx_Start>:
//		{ FWD_TO_PORT, .src = UART_PORT6, .dst = UART_PORT3, .size = 10 } };

// -----------------------------------------------------
// Start map execution
// -----------------------------------------------------
void MapTx_Start(void) {
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	map_index = 0;
 8000620:	4b03      	ldr	r3, [pc, #12]	@ (8000630 <MapTx_Start+0x14>)
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
	MapTx_Setup();
 8000626:	f000 f805 	bl	8000634 <MapTx_Setup>
}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	200000a0 	.word	0x200000a0

08000634 <MapTx_Setup>:

// -----------------------------------------------------
// Advance to next entry
// -----------------------------------------------------
void MapTx_Setup(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	if (map_index >= module_tx_map_len) {
 800063a:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <MapTx_Setup+0xbc>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	4b2d      	ldr	r3, [pc, #180]	@ (80006f4 <MapTx_Setup+0xc0>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	d24e      	bcs.n	80006e4 <MapTx_Setup+0xb0>
		// Done
		return;
	}

	const map_entry_t *e = &module_tx_map[map_index];
 8000646:	4b2a      	ldr	r3, [pc, #168]	@ (80006f0 <MapTx_Setup+0xbc>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	0013      	movs	r3, r2
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	189b      	adds	r3, r3, r2
 8000650:	009b      	lsls	r3, r3, #2
 8000652:	4a29      	ldr	r2, [pc, #164]	@ (80006f8 <MapTx_Setup+0xc4>)
 8000654:	189b      	adds	r3, r3, r2
 8000656:	607b      	str	r3, [r7, #4]

	switch (e->type) {
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d036      	beq.n	80006ce <MapTx_Setup+0x9a>
 8000660:	dc42      	bgt.n	80006e8 <MapTx_Setup+0xb4>
 8000662:	2b00      	cmp	r3, #0
 8000664:	d002      	beq.n	800066c <MapTx_Setup+0x38>
 8000666:	2b01      	cmp	r3, #1
 8000668:	d019      	beq.n	800069e <MapTx_Setup+0x6a>
	case MEM_TO_PORT:
		HAL_UART_Transmit_DMA(e->dst, e->mem, e->size);
		break;

	default:
		break;
 800066a:	e03d      	b.n	80006e8 <MapTx_Setup+0xb4>
		HAL_UARTEx_ReceiveToIdle_DMA(e->src, e->mem, e->size);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	6858      	ldr	r0, [r3, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	6919      	ldr	r1, [r3, #16]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	68db      	ldr	r3, [r3, #12]
 8000678:	b29b      	uxth	r3, r3
 800067a:	001a      	movs	r2, r3
 800067c:	f004 fb5e 	bl	8004d3c <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(e->src->hdmarx, DMA_IT_HT);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	589b      	ldr	r3, [r3, r2]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	585b      	ldr	r3, [r3, r1]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2104      	movs	r1, #4
 8000698:	438a      	bics	r2, r1
 800069a:	601a      	str	r2, [r3, #0]
		break;
 800069c:	e025      	b.n	80006ea <MapTx_Setup+0xb6>
		HAL_UARTEx_ReceiveToIdle_DMA(e->src, staging_buf, e->size);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6858      	ldr	r0, [r3, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	68db      	ldr	r3, [r3, #12]
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <MapTx_Setup+0xc8>)
 80006aa:	0019      	movs	r1, r3
 80006ac:	f004 fb46 	bl	8004d3c <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(e->src->hdmarx, DMA_IT_HT);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	2280      	movs	r2, #128	@ 0x80
 80006b6:	589b      	ldr	r3, [r3, r2]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	585b      	ldr	r3, [r3, r1]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2104      	movs	r1, #4
 80006c8:	438a      	bics	r2, r1
 80006ca:	601a      	str	r2, [r3, #0]
		break;
 80006cc:	e00d      	b.n	80006ea <MapTx_Setup+0xb6>
		HAL_UART_Transmit_DMA(e->dst, e->mem, e->size);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6898      	ldr	r0, [r3, #8]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6919      	ldr	r1, [r3, #16]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	68db      	ldr	r3, [r3, #12]
 80006da:	b29b      	uxth	r3, r3
 80006dc:	001a      	movs	r2, r3
 80006de:	f002 fe85 	bl	80033ec <HAL_UART_Transmit_DMA>
		break;
 80006e2:	e002      	b.n	80006ea <MapTx_Setup+0xb6>
		return;
 80006e4:	46c0      	nop			@ (mov r8, r8)
 80006e6:	e000      	b.n	80006ea <MapTx_Setup+0xb6>
		break;
 80006e8:	46c0      	nop			@ (mov r8, r8)
	}
}
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b002      	add	sp, #8
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	200000a0 	.word	0x200000a0
 80006f4:	08004f4c 	.word	0x08004f4c
 80006f8:	08004f38 	.word	0x08004f38
 80006fc:	200000a4 	.word	0x200000a4

08000700 <HAL_UARTEx_RxEventCallback>:

// -------------------------------------------------
// IDLE Line Event Callback
// -------------------------------------------------
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	000a      	movs	r2, r1
 800070a:	1cbb      	adds	r3, r7, #2
 800070c:	801a      	strh	r2, [r3, #0]
	const map_entry_t *e = &module_tx_map[map_index];
 800070e:	4b17      	ldr	r3, [pc, #92]	@ (800076c <HAL_UARTEx_RxEventCallback+0x6c>)
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	0013      	movs	r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	189b      	adds	r3, r3, r2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	4a15      	ldr	r2, [pc, #84]	@ (8000770 <HAL_UARTEx_RxEventCallback+0x70>)
 800071c:	189b      	adds	r3, r3, r2
 800071e:	60fb      	str	r3, [r7, #12]

	if (e->type == FWD_TO_PORT && e->src == huart) {
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d10d      	bne.n	8000744 <HAL_UARTEx_RxEventCallback+0x44>
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	429a      	cmp	r2, r3
 8000730:	d108      	bne.n	8000744 <HAL_UARTEx_RxEventCallback+0x44>
		HAL_UART_Transmit_DMA(e->dst, staging_buf, Size);
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	6898      	ldr	r0, [r3, #8]
 8000736:	1cbb      	adds	r3, r7, #2
 8000738:	881a      	ldrh	r2, [r3, #0]
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <HAL_UARTEx_RxEventCallback+0x74>)
 800073c:	0019      	movs	r1, r3
 800073e:	f002 fe55 	bl	80033ec <HAL_UART_Transmit_DMA>
        MapTx_Setup();
    }

//	map_index++;
//	MapTx_Setup();
}
 8000742:	e00f      	b.n	8000764 <HAL_UARTEx_RxEventCallback+0x64>
	else if (e->type == PORT_TO_MEM && e->src == huart) {
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d10b      	bne.n	8000764 <HAL_UARTEx_RxEventCallback+0x64>
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	429a      	cmp	r2, r3
 8000754:	d106      	bne.n	8000764 <HAL_UARTEx_RxEventCallback+0x64>
        map_index++;
 8000756:	4b05      	ldr	r3, [pc, #20]	@ (800076c <HAL_UARTEx_RxEventCallback+0x6c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	1c5a      	adds	r2, r3, #1
 800075c:	4b03      	ldr	r3, [pc, #12]	@ (800076c <HAL_UARTEx_RxEventCallback+0x6c>)
 800075e:	601a      	str	r2, [r3, #0]
        MapTx_Setup();
 8000760:	f7ff ff68 	bl	8000634 <MapTx_Setup>
}
 8000764:	46c0      	nop			@ (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	b004      	add	sp, #16
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000a0 	.word	0x200000a0
 8000770:	08004f38 	.word	0x08004f38
 8000774:	200000a4 	.word	0x200000a4

08000778 <HAL_UART_TxCpltCallback>:

/* only advance once TX really finishes. */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    const map_entry_t *e = &module_tx_map[map_index];
 8000780:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <HAL_UART_TxCpltCallback+0x44>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	0013      	movs	r3, r2
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	189b      	adds	r3, r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	4a0c      	ldr	r2, [pc, #48]	@ (80007c0 <HAL_UART_TxCpltCallback+0x48>)
 800078e:	189b      	adds	r3, r3, r2
 8000790:	60fb      	str	r3, [r7, #12]

    if (e->type == FWD_TO_PORT && e->dst == huart) {
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b01      	cmp	r3, #1
 8000798:	d10b      	bne.n	80007b2 <HAL_UART_TxCpltCallback+0x3a>
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	689b      	ldr	r3, [r3, #8]
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d106      	bne.n	80007b2 <HAL_UART_TxCpltCallback+0x3a>
        // Now safe to advance
        map_index++;
 80007a4:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <HAL_UART_TxCpltCallback+0x44>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	4b04      	ldr	r3, [pc, #16]	@ (80007bc <HAL_UART_TxCpltCallback+0x44>)
 80007ac:	601a      	str	r2, [r3, #0]
        MapTx_Setup();
 80007ae:	f7ff ff41 	bl	8000634 <MapTx_Setup>
    }
}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b004      	add	sp, #16
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	200000a0 	.word	0x200000a0
 80007c0:	08004f38 	.word	0x08004f38

080007c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_DMA_Init+0x70>)
 80007cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_DMA_Init+0x70>)
 80007d0:	2101      	movs	r1, #1
 80007d2:	430a      	orrs	r2, r1
 80007d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <MX_DMA_Init+0x70>)
 80007d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007da:	2201      	movs	r2, #1
 80007dc:	4013      	ands	r3, r2
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_DMA_Init+0x70>)
 80007e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007e6:	4b13      	ldr	r3, [pc, #76]	@ (8000834 <MX_DMA_Init+0x70>)
 80007e8:	2102      	movs	r1, #2
 80007ea:	430a      	orrs	r2, r1
 80007ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <MX_DMA_Init+0x70>)
 80007f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007f2:	2202      	movs	r2, #2
 80007f4:	4013      	ands	r3, r2
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2100      	movs	r1, #0
 80007fe:	2009      	movs	r0, #9
 8000800:	f001 f8e8 	bl	80019d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000804:	2009      	movs	r0, #9
 8000806:	f001 f8fa 	bl	80019fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800080a:	2200      	movs	r2, #0
 800080c:	2100      	movs	r1, #0
 800080e:	200a      	movs	r0, #10
 8000810:	f001 f8e0 	bl	80019d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000814:	200a      	movs	r0, #10
 8000816:	f001 f8f2 	bl	80019fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 0, 0);
 800081a:	2200      	movs	r2, #0
 800081c:	2100      	movs	r1, #0
 800081e:	200b      	movs	r0, #11
 8000820:	f001 f8d8 	bl	80019d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 8000824:	200b      	movs	r0, #11
 8000826:	f001 f8ea 	bl	80019fe <HAL_NVIC_EnableIRQ>

}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	40021000 	.word	0x40021000

08000838 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b08b      	sub	sp, #44	@ 0x2c
 800083c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	2414      	movs	r4, #20
 8000840:	193b      	adds	r3, r7, r4
 8000842:	0018      	movs	r0, r3
 8000844:	2314      	movs	r3, #20
 8000846:	001a      	movs	r2, r3
 8000848:	2100      	movs	r1, #0
 800084a:	f004 fb3d 	bl	8004ec8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800084e:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000850:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000852:	4b26      	ldr	r3, [pc, #152]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000854:	2120      	movs	r1, #32
 8000856:	430a      	orrs	r2, r1
 8000858:	635a      	str	r2, [r3, #52]	@ 0x34
 800085a:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <MX_GPIO_Init+0xb4>)
 800085c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800085e:	2220      	movs	r2, #32
 8000860:	4013      	ands	r3, r2
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000866:	4b21      	ldr	r3, [pc, #132]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800086a:	4b20      	ldr	r3, [pc, #128]	@ (80008ec <MX_GPIO_Init+0xb4>)
 800086c:	2101      	movs	r1, #1
 800086e:	430a      	orrs	r2, r1
 8000870:	635a      	str	r2, [r3, #52]	@ 0x34
 8000872:	4b1e      	ldr	r3, [pc, #120]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000876:	2201      	movs	r2, #1
 8000878:	4013      	ands	r3, r2
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	4b1b      	ldr	r3, [pc, #108]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000880:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000882:	4b1a      	ldr	r3, [pc, #104]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000884:	2102      	movs	r1, #2
 8000886:	430a      	orrs	r2, r1
 8000888:	635a      	str	r2, [r3, #52]	@ 0x34
 800088a:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <MX_GPIO_Init+0xb4>)
 800088c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800088e:	2202      	movs	r2, #2
 8000890:	4013      	ands	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000896:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <MX_GPIO_Init+0xb4>)
 8000898:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800089a:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_GPIO_Init+0xb4>)
 800089c:	2108      	movs	r1, #8
 800089e:	430a      	orrs	r2, r1
 80008a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <MX_GPIO_Init+0xb4>)
 80008a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008a6:	2208      	movs	r2, #8
 80008a8:	4013      	ands	r3, r2
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008ae:	2380      	movs	r3, #128	@ 0x80
 80008b0:	015b      	lsls	r3, r3, #5
 80008b2:	480f      	ldr	r0, [pc, #60]	@ (80008f0 <MX_GPIO_Init+0xb8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	0019      	movs	r1, r3
 80008b8:	f001 fd92 	bl	80023e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2280      	movs	r2, #128	@ 0x80
 80008c0:	0152      	lsls	r2, r2, #5
 80008c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2201      	movs	r2, #1
 80008c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	4a05      	ldr	r2, [pc, #20]	@ (80008f0 <MX_GPIO_Init+0xb8>)
 80008da:	0019      	movs	r1, r3
 80008dc:	0010      	movs	r0, r2
 80008de:	f001 fc13 	bl	8002108 <HAL_GPIO_Init>

}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b00b      	add	sp, #44	@ 0x2c
 80008e8:	bd90      	pop	{r4, r7, pc}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	40021000 	.word	0x40021000
 80008f0:	50000400 	.word	0x50000400

080008f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f8:	f000 ff24 	bl	8001744 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008fc:	f000 f814 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000900:	f7ff ff9a 	bl	8000838 <MX_GPIO_Init>
  MX_DMA_Init();
 8000904:	f7ff ff5e 	bl	80007c4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000908:	f000 f964 	bl	8000bd4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800090c:	f000 f9b4 	bl	8000c78 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000910:	f000 fa04 	bl	8000d1c <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 8000914:	f000 fa54 	bl	8000dc0 <MX_USART4_UART_Init>
  MX_USART5_UART_Init();
 8000918:	f000 fa86 	bl	8000e28 <MX_USART5_UART_Init>
  MX_USART6_UART_Init();
 800091c:	f000 fab8 	bl	8000e90 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

    // Start the TX phase
    MapTx_Start();
 8000920:	f7ff fe7c 	bl	800061c <MapTx_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	e7fd      	b.n	8000924 <main+0x30>

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b095      	sub	sp, #84	@ 0x54
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	2414      	movs	r4, #20
 8000930:	193b      	adds	r3, r7, r4
 8000932:	0018      	movs	r0, r3
 8000934:	233c      	movs	r3, #60	@ 0x3c
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f004 fac5 	bl	8004ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	0018      	movs	r0, r3
 8000942:	2310      	movs	r3, #16
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f004 fabe 	bl	8004ec8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800094c:	2380      	movs	r3, #128	@ 0x80
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	0018      	movs	r0, r3
 8000952:	f001 fd63 	bl	800241c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000956:	193b      	adds	r3, r7, r4
 8000958:	2201      	movs	r2, #1
 800095a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800095c:	193b      	adds	r3, r7, r4
 800095e:	2280      	movs	r2, #128	@ 0x80
 8000960:	0252      	lsls	r2, r2, #9
 8000962:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000964:	0021      	movs	r1, r4
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2202      	movs	r2, #2
 800096a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2203      	movs	r2, #3
 8000970:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2200      	movs	r2, #0
 8000976:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2210      	movs	r2, #16
 800097c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2280      	movs	r2, #128	@ 0x80
 8000982:	0292      	lsls	r2, r2, #10
 8000984:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2280      	movs	r2, #128	@ 0x80
 800098a:	0492      	lsls	r2, r2, #18
 800098c:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2280      	movs	r2, #128	@ 0x80
 8000992:	0592      	lsls	r2, r2, #22
 8000994:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000996:	187b      	adds	r3, r7, r1
 8000998:	0018      	movs	r0, r3
 800099a:	f001 fd8b 	bl	80024b4 <HAL_RCC_OscConfig>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d001      	beq.n	80009a6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80009a2:	f000 f819 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	2207      	movs	r2, #7
 80009aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2202      	movs	r2, #2
 80009b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2102      	movs	r1, #2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f002 f8d6 	bl	8002b74 <HAL_RCC_ClockConfig>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80009cc:	f000 f804 	bl	80009d8 <Error_Handler>
  }
}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b015      	add	sp, #84	@ 0x54
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009e0:	46c0      	nop			@ (mov r8, r8)
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009ee:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009f0:	2101      	movs	r1, #1
 80009f2:	430a      	orrs	r2, r1
 80009f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fa:	2201      	movs	r2, #1
 80009fc:	4013      	ands	r3, r2
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a06:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a08:	2180      	movs	r1, #128	@ 0x80
 8000a0a:	0549      	lsls	r1, r1, #21
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a10:	4b07      	ldr	r3, [pc, #28]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a14:	2380      	movs	r3, #128	@ 0x80
 8000a16:	055b      	lsls	r3, r3, #21
 8000a18:	4013      	ands	r3, r2
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000a1e:	23c0      	movs	r3, #192	@ 0xc0
 8000a20:	00db      	lsls	r3, r3, #3
 8000a22:	0018      	movs	r0, r3
 8000a24:	f000 ff14 	bl	8001850 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a28:	46c0      	nop			@ (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b002      	add	sp, #8
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40021000 	.word	0x40021000

08000a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	e7fd      	b.n	8000a38 <NMI_Handler+0x4>

08000a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a40:	46c0      	nop			@ (mov r8, r8)
 8000a42:	e7fd      	b.n	8000a40 <HardFault_Handler+0x4>

08000a44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a48:	46c0      	nop			@ (mov r8, r8)
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a5c:	f000 fedc 	bl	8001818 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a60:	46c0      	nop			@ (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000a6c:	4b03      	ldr	r3, [pc, #12]	@ (8000a7c <DMA1_Channel1_IRQHandler+0x14>)
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f001 f9dc 	bl	8001e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	20000484 	.word	0x20000484

08000a80 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000a84:	4b05      	ldr	r3, [pc, #20]	@ (8000a9c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000a86:	0018      	movs	r0, r3
 8000a88:	f001 f9d0 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000a8c:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f001 f9cc 	bl	8001e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	200004e4 	.word	0x200004e4
 8000aa0:	20000544 	.word	0x20000544

08000aa4 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x54>)
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f001 f9be 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000ab0:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x58>)
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f001 f9ba 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000ab8:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x5c>)
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 f9b6 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_rx);
 8000ac0:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x60>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f001 f9b2 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_tx);
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x64>)
 8000aca:	0018      	movs	r0, r3
 8000acc:	f001 f9ae 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart5_rx);
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x68>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f001 f9aa 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart5_tx);
 8000ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b10 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x6c>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f001 f9a6 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x70>)
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f001 f9a2 	bl	8001e2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8000ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x74>)
 8000aea:	0018      	movs	r0, r3
 8000aec:	f001 f99e 	bl	8001e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 8000af0:	46c0      	nop			@ (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	46c0      	nop			@ (mov r8, r8)
 8000af8:	200005a4 	.word	0x200005a4
 8000afc:	20000604 	.word	0x20000604
 8000b00:	20000664 	.word	0x20000664
 8000b04:	200006c4 	.word	0x200006c4
 8000b08:	20000724 	.word	0x20000724
 8000b0c:	20000784 	.word	0x20000784
 8000b10:	200007e4 	.word	0x200007e4
 8000b14:	20000844 	.word	0x20000844
 8000b18:	200008a4 	.word	0x200008a4

08000b1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b20:	4b03      	ldr	r3, [pc, #12]	@ (8000b30 <USART1_IRQHandler+0x14>)
 8000b22:	0018      	movs	r0, r3
 8000b24:	f002 fcf4 	bl	8003510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	2000010c 	.word	0x2000010c

08000b34 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b38:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <USART2_LPUART2_IRQHandler+0x14>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f002 fce8 	bl	8003510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8000b40:	46c0      	nop			@ (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	200001a0 	.word	0x200001a0

08000b4c <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000b50:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <USART3_4_5_6_LPUART1_IRQHandler+0x2c>)
 8000b52:	0018      	movs	r0, r3
 8000b54:	f002 fcdc 	bl	8003510 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <USART3_4_5_6_LPUART1_IRQHandler+0x30>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f002 fcd8 	bl	8003510 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <USART3_4_5_6_LPUART1_IRQHandler+0x34>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f002 fcd4 	bl	8003510 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart6);
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <USART3_4_5_6_LPUART1_IRQHandler+0x38>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f002 fcd0 	bl	8003510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	20000234 	.word	0x20000234
 8000b7c:	200002c8 	.word	0x200002c8
 8000b80:	2000035c 	.word	0x2000035c
 8000b84:	200003f0 	.word	0x200003f0

08000b88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

	FullInit++;
 8000b90:	4b04      	ldr	r3, [pc, #16]	@ (8000ba4 <HAL_UART_RxCpltCallback+0x1c>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	3301      	adds	r3, #1
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b02      	ldr	r3, [pc, #8]	@ (8000ba4 <HAL_UART_RxCpltCallback+0x1c>)
 8000b9a:	701a      	strb	r2, [r3, #0]
//	HAL_UART_Transmit(huart, pData, 10, 10);

}
 8000b9c:	46c0      	nop			@ (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	b002      	add	sp, #8
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000108 	.word	0x20000108

08000ba8 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	HalfInit++;
 8000bb0:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <HAL_UART_RxHalfCpltCallback+0x1c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b02      	ldr	r3, [pc, #8]	@ (8000bc4 <HAL_UART_RxHalfCpltCallback+0x1c>)
 8000bba:	701a      	strb	r2, [r3, #0]

}
 8000bbc:	46c0      	nop			@ (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b002      	add	sp, #8
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000109 	.word	0x20000109

08000bc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bd8:	4b25      	ldr	r3, [pc, #148]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000bda:	4a26      	ldr	r2, [pc, #152]	@ (8000c74 <MX_USART1_UART_Init+0xa0>)
 8000bdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000bde:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000be0:	22e1      	movs	r2, #225	@ 0xe1
 8000be2:	0312      	lsls	r2, r2, #12
 8000be4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000be6:	4b22      	ldr	r3, [pc, #136]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bec:	4b20      	ldr	r3, [pc, #128]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bfe:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c04:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c0a:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c10:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c16:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c1c:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f002 fb8e 	bl	8003340 <HAL_UART_Init>
 8000c24:	1e03      	subs	r3, r0, #0
 8000c26:	d001      	beq.n	8000c2c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c28:	f7ff fed6 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000c2c:	2380      	movs	r3, #128	@ 0x80
 8000c2e:	05da      	lsls	r2, r3, #23
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f003 ffff 	bl	8004c38 <HAL_UARTEx_SetTxFifoThreshold>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8000c3e:	f7ff fecb 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000c42:	2380      	movs	r3, #128	@ 0x80
 8000c44:	04da      	lsls	r2, r3, #19
 8000c46:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c48:	0011      	movs	r1, r2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f004 f834 	bl	8004cb8 <HAL_UARTEx_SetRxFifoThreshold>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <MX_USART1_UART_Init+0x84>
  {
    Error_Handler();
 8000c54:	f7ff fec0 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c58:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <MX_USART1_UART_Init+0x9c>)
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f003 ffb2 	bl	8004bc4 <HAL_UARTEx_DisableFifoMode>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_USART1_UART_Init+0x94>
  {
    Error_Handler();
 8000c64:	f7ff feb8 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c68:	46c0      	nop			@ (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	2000010c 	.word	0x2000010c
 8000c74:	40013800 	.word	0x40013800

08000c78 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c7c:	4b25      	ldr	r3, [pc, #148]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c7e:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <MX_USART2_UART_Init+0xa0>)
 8000c80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8000c82:	4b24      	ldr	r3, [pc, #144]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c84:	22e1      	movs	r2, #225	@ 0xe1
 8000c86:	0312      	lsls	r2, r2, #12
 8000c88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cae:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cb4:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f002 fb3c 	bl	8003340 <HAL_UART_Init>
 8000cc8:	1e03      	subs	r3, r0, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ccc:	f7ff fe84 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000cd0:	2380      	movs	r3, #128	@ 0x80
 8000cd2:	05da      	lsls	r2, r3, #23
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f003 ffad 	bl	8004c38 <HAL_UARTEx_SetTxFifoThreshold>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8000ce2:	f7ff fe79 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000ce6:	2380      	movs	r3, #128	@ 0x80
 8000ce8:	04da      	lsls	r2, r3, #19
 8000cea:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cec:	0011      	movs	r1, r2
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f003 ffe2 	bl	8004cb8 <HAL_UARTEx_SetRxFifoThreshold>
 8000cf4:	1e03      	subs	r3, r0, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_USART2_UART_Init+0x84>
  {
    Error_Handler();
 8000cf8:	f7ff fe6e 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cfc:	4b05      	ldr	r3, [pc, #20]	@ (8000d14 <MX_USART2_UART_Init+0x9c>)
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f003 ff60 	bl	8004bc4 <HAL_UARTEx_DisableFifoMode>
 8000d04:	1e03      	subs	r3, r0, #0
 8000d06:	d001      	beq.n	8000d0c <MX_USART2_UART_Init+0x94>
  {
    Error_Handler();
 8000d08:	f7ff fe66 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	200001a0 	.word	0x200001a0
 8000d18:	40004400 	.word	0x40004400

08000d1c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d22:	4a26      	ldr	r2, [pc, #152]	@ (8000dbc <MX_USART3_UART_Init+0xa0>)
 8000d24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d28:	22e1      	movs	r2, #225	@ 0xe1
 8000d2a:	0312      	lsls	r2, r2, #12
 8000d2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2e:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d34:	4b20      	ldr	r3, [pc, #128]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d42:	220c      	movs	r2, #12
 8000d44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d46:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d52:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d58:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d66:	0018      	movs	r0, r3
 8000d68:	f002 faea 	bl	8003340 <HAL_UART_Init>
 8000d6c:	1e03      	subs	r3, r0, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d70:	f7ff fe32 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000d74:	2380      	movs	r3, #128	@ 0x80
 8000d76:	05da      	lsls	r2, r3, #23
 8000d78:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d7a:	0011      	movs	r1, r2
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f003 ff5b 	bl	8004c38 <HAL_UARTEx_SetTxFifoThreshold>
 8000d82:	1e03      	subs	r3, r0, #0
 8000d84:	d001      	beq.n	8000d8a <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 8000d86:	f7ff fe27 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000d8a:	2380      	movs	r3, #128	@ 0x80
 8000d8c:	04da      	lsls	r2, r3, #19
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000d90:	0011      	movs	r1, r2
 8000d92:	0018      	movs	r0, r3
 8000d94:	f003 ff90 	bl	8004cb8 <HAL_UARTEx_SetRxFifoThreshold>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_USART3_UART_Init+0x84>
  {
    Error_Handler();
 8000d9c:	f7ff fe1c 	bl	80009d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000da0:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <MX_USART3_UART_Init+0x9c>)
 8000da2:	0018      	movs	r0, r3
 8000da4:	f003 ff0e 	bl	8004bc4 <HAL_UARTEx_DisableFifoMode>
 8000da8:	1e03      	subs	r3, r0, #0
 8000daa:	d001      	beq.n	8000db0 <MX_USART3_UART_Init+0x94>
  {
    Error_Handler();
 8000dac:	f7ff fe14 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	20000234 	.word	0x20000234
 8000dbc:	40004800 	.word	0x40004800

08000dc0 <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000dc4:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dc6:	4a17      	ldr	r2, [pc, #92]	@ (8000e24 <MX_USART4_UART_Init+0x64>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 921600;
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dcc:	22e1      	movs	r2, #225	@ 0xe1
 8000dce:	0312      	lsls	r2, r2, #12
 8000dd0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e02:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000e08:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <MX_USART4_UART_Init+0x60>)
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f002 fa98 	bl	8003340 <HAL_UART_Init>
 8000e10:	1e03      	subs	r3, r0, #0
 8000e12:	d001      	beq.n	8000e18 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8000e14:	f7ff fde0 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	200002c8 	.word	0x200002c8
 8000e24:	40004c00 	.word	0x40004c00

08000e28 <MX_USART5_UART_Init>:
/* USART5 init function */

void MX_USART5_UART_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8000e2c:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e2e:	4a17      	ldr	r2, [pc, #92]	@ (8000e8c <MX_USART5_UART_Init+0x64>)
 8000e30:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 921600;
 8000e32:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e34:	22e1      	movs	r2, #225	@ 0xe1
 8000e36:	0312      	lsls	r2, r2, #12
 8000e38:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e4e:	220c      	movs	r2, #12
 8000e50:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6a:	4b07      	ldr	r3, [pc, #28]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000e70:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <MX_USART5_UART_Init+0x60>)
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 fa64 	bl	8003340 <HAL_UART_Init>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8000e7c:	f7ff fdac 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	2000035c 	.word	0x2000035c
 8000e8c:	40005000 	.word	0x40005000

08000e90 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000e94:	4b16      	ldr	r3, [pc, #88]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000e96:	4a17      	ldr	r2, [pc, #92]	@ (8000ef4 <MX_USART6_UART_Init+0x64>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8000e9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000e9c:	22e1      	movs	r2, #225	@ 0xe1
 8000e9e:	0312      	lsls	r2, r2, #12
 8000ea0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ed2:	4b07      	ldr	r3, [pc, #28]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <MX_USART6_UART_Init+0x60>)
 8000eda:	0018      	movs	r0, r3
 8000edc:	f002 fa30 	bl	8003340 <HAL_UART_Init>
 8000ee0:	1e03      	subs	r3, r0, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8000ee4:	f7ff fd78 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000ee8:	46c0      	nop			@ (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	200003f0 	.word	0x200003f0
 8000ef4:	40013c00 	.word	0x40013c00

08000ef8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b0a7      	sub	sp, #156	@ 0x9c
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	2384      	movs	r3, #132	@ 0x84
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	0018      	movs	r0, r3
 8000f06:	2314      	movs	r3, #20
 8000f08:	001a      	movs	r2, r3
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	f003 ffdc 	bl	8004ec8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f10:	2438      	movs	r4, #56	@ 0x38
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	0018      	movs	r0, r3
 8000f16:	234c      	movs	r3, #76	@ 0x4c
 8000f18:	001a      	movs	r2, r3
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	f003 ffd4 	bl	8004ec8 <memset>
  if(uartHandle->Instance==USART1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4aa0      	ldr	r2, [pc, #640]	@ (80011a8 <HAL_UART_MspInit+0x2b0>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d000      	beq.n	8000f2c <HAL_UART_MspInit+0x34>
 8000f2a:	e09b      	b.n	8001064 <HAL_UART_MspInit+0x16c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f2c:	193b      	adds	r3, r7, r4
 8000f2e:	2201      	movs	r2, #1
 8000f30:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000f32:	193b      	adds	r3, r7, r4
 8000f34:	2200      	movs	r2, #0
 8000f36:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f001 ffc4 	bl	8002ec8 <HAL_RCCEx_PeriphCLKConfig>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d001      	beq.n	8000f48 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8000f44:	f7ff fd48 	bl	80009d8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f48:	4b98      	ldr	r3, [pc, #608]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f4c:	4b97      	ldr	r3, [pc, #604]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f4e:	2180      	movs	r1, #128	@ 0x80
 8000f50:	01c9      	lsls	r1, r1, #7
 8000f52:	430a      	orrs	r2, r1
 8000f54:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f56:	4b95      	ldr	r3, [pc, #596]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f5a:	2380      	movs	r3, #128	@ 0x80
 8000f5c:	01db      	lsls	r3, r3, #7
 8000f5e:	4013      	ands	r3, r2
 8000f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f64:	4b91      	ldr	r3, [pc, #580]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f68:	4b90      	ldr	r3, [pc, #576]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f70:	4b8e      	ldr	r3, [pc, #568]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8000f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f74:	2201      	movs	r2, #1
 8000f76:	4013      	ands	r3, r2
 8000f78:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f7c:	2184      	movs	r1, #132	@ 0x84
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	22c0      	movs	r2, #192	@ 0xc0
 8000f82:	00d2      	lsls	r2, r2, #3
 8000f84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	187b      	adds	r3, r7, r1
 8000f88:	2202      	movs	r2, #2
 8000f8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	187b      	adds	r3, r7, r1
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f92:	187b      	adds	r3, r7, r1
 8000f94:	2200      	movs	r2, #0
 8000f96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9e:	187a      	adds	r2, r7, r1
 8000fa0:	23a0      	movs	r3, #160	@ 0xa0
 8000fa2:	05db      	lsls	r3, r3, #23
 8000fa4:	0011      	movs	r1, r2
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f001 f8ae 	bl	8002108 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8000fac:	4b80      	ldr	r3, [pc, #512]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fae:	4a81      	ldr	r2, [pc, #516]	@ (80011b4 <HAL_UART_MspInit+0x2bc>)
 8000fb0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fb4:	2232      	movs	r2, #50	@ 0x32
 8000fb6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fb8:	4b7d      	ldr	r3, [pc, #500]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fbe:	4b7c      	ldr	r3, [pc, #496]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fc4:	4b7a      	ldr	r3, [pc, #488]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fc6:	2280      	movs	r2, #128	@ 0x80
 8000fc8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fca:	4b79      	ldr	r3, [pc, #484]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fd0:	4b77      	ldr	r3, [pc, #476]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000fd6:	4b76      	ldr	r3, [pc, #472]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fd8:	2220      	movs	r2, #32
 8000fda:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fdc:	4b74      	ldr	r3, [pc, #464]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000fe2:	4b73      	ldr	r3, [pc, #460]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f000 fd27 	bl	8001a38 <HAL_DMA_Init>
 8000fea:	1e03      	subs	r3, r0, #0
 8000fec:	d001      	beq.n	8000ff2 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8000fee:	f7ff fcf3 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	4a6e      	ldr	r2, [pc, #440]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000ff8:	505a      	str	r2, [r3, r1]
 8000ffa:	4b6d      	ldr	r3, [pc, #436]	@ (80011b0 <HAL_UART_MspInit+0x2b8>)
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001000:	4b6d      	ldr	r3, [pc, #436]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001002:	4a6e      	ldr	r2, [pc, #440]	@ (80011bc <HAL_UART_MspInit+0x2c4>)
 8001004:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001006:	4b6c      	ldr	r3, [pc, #432]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001008:	2233      	movs	r2, #51	@ 0x33
 800100a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800100c:	4b6a      	ldr	r3, [pc, #424]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 800100e:	2210      	movs	r2, #16
 8001010:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001012:	4b69      	ldr	r3, [pc, #420]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001014:	2200      	movs	r2, #0
 8001016:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001018:	4b67      	ldr	r3, [pc, #412]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 800101a:	2280      	movs	r2, #128	@ 0x80
 800101c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800101e:	4b66      	ldr	r3, [pc, #408]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001024:	4b64      	ldr	r3, [pc, #400]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800102a:	4b63      	ldr	r3, [pc, #396]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 800102c:	2220      	movs	r2, #32
 800102e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001030:	4b61      	ldr	r3, [pc, #388]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001032:	2200      	movs	r2, #0
 8001034:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001036:	4b60      	ldr	r3, [pc, #384]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 8001038:	0018      	movs	r0, r3
 800103a:	f000 fcfd 	bl	8001a38 <HAL_DMA_Init>
 800103e:	1e03      	subs	r3, r0, #0
 8001040:	d001      	beq.n	8001046 <HAL_UART_MspInit+0x14e>
    {
      Error_Handler();
 8001042:	f7ff fcc9 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a5b      	ldr	r2, [pc, #364]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 800104a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800104c:	4b5a      	ldr	r3, [pc, #360]	@ (80011b8 <HAL_UART_MspInit+0x2c0>)
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	2100      	movs	r1, #0
 8001056:	201b      	movs	r0, #27
 8001058:	f000 fcbc 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800105c:	201b      	movs	r0, #27
 800105e:	f000 fcce 	bl	80019fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001062:	e335      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
  else if(uartHandle->Instance==USART2)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a55      	ldr	r2, [pc, #340]	@ (80011c0 <HAL_UART_MspInit+0x2c8>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d000      	beq.n	8001070 <HAL_UART_MspInit+0x178>
 800106e:	e0b1      	b.n	80011d4 <HAL_UART_MspInit+0x2dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001070:	2138      	movs	r1, #56	@ 0x38
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2202      	movs	r2, #2
 8001076:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800107e:	187b      	adds	r3, r7, r1
 8001080:	0018      	movs	r0, r3
 8001082:	f001 ff21 	bl	8002ec8 <HAL_RCCEx_PeriphCLKConfig>
 8001086:	1e03      	subs	r3, r0, #0
 8001088:	d001      	beq.n	800108e <HAL_UART_MspInit+0x196>
      Error_Handler();
 800108a:	f7ff fca5 	bl	80009d8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800108e:	4b47      	ldr	r3, [pc, #284]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8001090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001092:	4b46      	ldr	r3, [pc, #280]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 8001094:	2180      	movs	r1, #128	@ 0x80
 8001096:	0289      	lsls	r1, r1, #10
 8001098:	430a      	orrs	r2, r1
 800109a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800109c:	4b43      	ldr	r3, [pc, #268]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 800109e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010a0:	2380      	movs	r3, #128	@ 0x80
 80010a2:	029b      	lsls	r3, r3, #10
 80010a4:	4013      	ands	r3, r2
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010aa:	4b40      	ldr	r3, [pc, #256]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 80010ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010ae:	4b3f      	ldr	r3, [pc, #252]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 80010b0:	2101      	movs	r1, #1
 80010b2:	430a      	orrs	r2, r1
 80010b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80010b6:	4b3d      	ldr	r3, [pc, #244]	@ (80011ac <HAL_UART_MspInit+0x2b4>)
 80010b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010ba:	2201      	movs	r2, #1
 80010bc:	4013      	ands	r3, r2
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010c2:	2184      	movs	r1, #132	@ 0x84
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	220c      	movs	r2, #12
 80010c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2202      	movs	r2, #2
 80010ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	2200      	movs	r2, #0
 80010da:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	2201      	movs	r2, #1
 80010e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e2:	187a      	adds	r2, r7, r1
 80010e4:	23a0      	movs	r3, #160	@ 0xa0
 80010e6:	05db      	lsls	r3, r3, #23
 80010e8:	0011      	movs	r1, r2
 80010ea:	0018      	movs	r0, r3
 80010ec:	f001 f80c 	bl	8002108 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel3;
 80010f0:	4b34      	ldr	r3, [pc, #208]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 80010f2:	4a35      	ldr	r2, [pc, #212]	@ (80011c8 <HAL_UART_MspInit+0x2d0>)
 80010f4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80010f6:	4b33      	ldr	r3, [pc, #204]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 80010f8:	2234      	movs	r2, #52	@ 0x34
 80010fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010fc:	4b31      	ldr	r3, [pc, #196]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001102:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001108:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 800110a:	2280      	movs	r2, #128	@ 0x80
 800110c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800110e:	4b2d      	ldr	r3, [pc, #180]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001110:	2200      	movs	r2, #0
 8001112:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001114:	4b2b      	ldr	r3, [pc, #172]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001116:	2200      	movs	r2, #0
 8001118:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800111a:	4b2a      	ldr	r3, [pc, #168]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 800111c:	2220      	movs	r2, #32
 800111e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001120:	4b28      	ldr	r3, [pc, #160]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001122:	2200      	movs	r2, #0
 8001124:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001126:	4b27      	ldr	r3, [pc, #156]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001128:	0018      	movs	r0, r3
 800112a:	f000 fc85 	bl	8001a38 <HAL_DMA_Init>
 800112e:	1e03      	subs	r3, r0, #0
 8001130:	d001      	beq.n	8001136 <HAL_UART_MspInit+0x23e>
      Error_Handler();
 8001132:	f7ff fc51 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2180      	movs	r1, #128	@ 0x80
 800113a:	4a22      	ldr	r2, [pc, #136]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 800113c:	505a      	str	r2, [r3, r1]
 800113e:	4b21      	ldr	r3, [pc, #132]	@ (80011c4 <HAL_UART_MspInit+0x2cc>)
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8001144:	4b21      	ldr	r3, [pc, #132]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001146:	4a22      	ldr	r2, [pc, #136]	@ (80011d0 <HAL_UART_MspInit+0x2d8>)
 8001148:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800114a:	4b20      	ldr	r3, [pc, #128]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 800114c:	2235      	movs	r2, #53	@ 0x35
 800114e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001150:	4b1e      	ldr	r3, [pc, #120]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001152:	2210      	movs	r2, #16
 8001154:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001156:	4b1d      	ldr	r3, [pc, #116]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800115c:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 800115e:	2280      	movs	r2, #128	@ 0x80
 8001160:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001164:	2200      	movs	r2, #0
 8001166:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 800116a:	2200      	movs	r2, #0
 800116c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001170:	2220      	movs	r2, #32
 8001172:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001176:	2200      	movs	r2, #0
 8001178:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 800117c:	0018      	movs	r0, r3
 800117e:	f000 fc5b 	bl	8001a38 <HAL_DMA_Init>
 8001182:	1e03      	subs	r3, r0, #0
 8001184:	d001      	beq.n	800118a <HAL_UART_MspInit+0x292>
      Error_Handler();
 8001186:	f7ff fc27 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a0f      	ldr	r2, [pc, #60]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 800118e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001190:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_UART_MspInit+0x2d4>)
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	201c      	movs	r0, #28
 800119c:	f000 fc1a 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80011a0:	201c      	movs	r0, #28
 80011a2:	f000 fc2c 	bl	80019fe <HAL_NVIC_EnableIRQ>
}
 80011a6:	e293      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
 80011a8:	40013800 	.word	0x40013800
 80011ac:	40021000 	.word	0x40021000
 80011b0:	20000484 	.word	0x20000484
 80011b4:	40020008 	.word	0x40020008
 80011b8:	200004e4 	.word	0x200004e4
 80011bc:	4002001c 	.word	0x4002001c
 80011c0:	40004400 	.word	0x40004400
 80011c4:	20000544 	.word	0x20000544
 80011c8:	40020030 	.word	0x40020030
 80011cc:	200005a4 	.word	0x200005a4
 80011d0:	40020044 	.word	0x40020044
  else if(uartHandle->Instance==USART3)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4ae2      	ldr	r2, [pc, #904]	@ (8001564 <HAL_UART_MspInit+0x66c>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d000      	beq.n	80011e0 <HAL_UART_MspInit+0x2e8>
 80011de:	e09b      	b.n	8001318 <HAL_UART_MspInit+0x420>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011e0:	2138      	movs	r1, #56	@ 0x38
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	2204      	movs	r2, #4
 80011e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ee:	187b      	adds	r3, r7, r1
 80011f0:	0018      	movs	r0, r3
 80011f2:	f001 fe69 	bl	8002ec8 <HAL_RCCEx_PeriphCLKConfig>
 80011f6:	1e03      	subs	r3, r0, #0
 80011f8:	d001      	beq.n	80011fe <HAL_UART_MspInit+0x306>
      Error_Handler();
 80011fa:	f7ff fbed 	bl	80009d8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011fe:	4bda      	ldr	r3, [pc, #872]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001200:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001202:	4bd9      	ldr	r3, [pc, #868]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001204:	2180      	movs	r1, #128	@ 0x80
 8001206:	02c9      	lsls	r1, r1, #11
 8001208:	430a      	orrs	r2, r1
 800120a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800120c:	4bd6      	ldr	r3, [pc, #856]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800120e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001210:	2380      	movs	r3, #128	@ 0x80
 8001212:	02db      	lsls	r3, r3, #11
 8001214:	4013      	ands	r3, r2
 8001216:	627b      	str	r3, [r7, #36]	@ 0x24
 8001218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800121a:	4bd3      	ldr	r3, [pc, #844]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800121c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800121e:	4bd2      	ldr	r3, [pc, #840]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001220:	2102      	movs	r1, #2
 8001222:	430a      	orrs	r2, r1
 8001224:	635a      	str	r2, [r3, #52]	@ 0x34
 8001226:	4bd0      	ldr	r3, [pc, #832]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800122a:	2202      	movs	r2, #2
 800122c:	4013      	ands	r3, r2
 800122e:	623b      	str	r3, [r7, #32]
 8001230:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001232:	2184      	movs	r1, #132	@ 0x84
 8001234:	187b      	adds	r3, r7, r1
 8001236:	22c0      	movs	r2, #192	@ 0xc0
 8001238:	0092      	lsls	r2, r2, #2
 800123a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	187b      	adds	r3, r7, r1
 800123e:	2202      	movs	r2, #2
 8001240:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2204      	movs	r2, #4
 8001252:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001254:	187b      	adds	r3, r7, r1
 8001256:	4ac5      	ldr	r2, [pc, #788]	@ (800156c <HAL_UART_MspInit+0x674>)
 8001258:	0019      	movs	r1, r3
 800125a:	0010      	movs	r0, r2
 800125c:	f000 ff54 	bl	8002108 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel5;
 8001260:	4bc3      	ldr	r3, [pc, #780]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001262:	4ac4      	ldr	r2, [pc, #784]	@ (8001574 <HAL_UART_MspInit+0x67c>)
 8001264:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8001266:	4bc2      	ldr	r3, [pc, #776]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001268:	2236      	movs	r2, #54	@ 0x36
 800126a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800126c:	4bc0      	ldr	r3, [pc, #768]	@ (8001570 <HAL_UART_MspInit+0x678>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001272:	4bbf      	ldr	r3, [pc, #764]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001274:	2200      	movs	r2, #0
 8001276:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001278:	4bbd      	ldr	r3, [pc, #756]	@ (8001570 <HAL_UART_MspInit+0x678>)
 800127a:	2280      	movs	r2, #128	@ 0x80
 800127c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800127e:	4bbc      	ldr	r3, [pc, #752]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001280:	2200      	movs	r2, #0
 8001282:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001284:	4bba      	ldr	r3, [pc, #744]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800128a:	4bb9      	ldr	r3, [pc, #740]	@ (8001570 <HAL_UART_MspInit+0x678>)
 800128c:	2220      	movs	r2, #32
 800128e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001290:	4bb7      	ldr	r3, [pc, #732]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001292:	2200      	movs	r2, #0
 8001294:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001296:	4bb6      	ldr	r3, [pc, #728]	@ (8001570 <HAL_UART_MspInit+0x678>)
 8001298:	0018      	movs	r0, r3
 800129a:	f000 fbcd 	bl	8001a38 <HAL_DMA_Init>
 800129e:	1e03      	subs	r3, r0, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_UART_MspInit+0x3ae>
      Error_Handler();
 80012a2:	f7ff fb99 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2180      	movs	r1, #128	@ 0x80
 80012aa:	4ab1      	ldr	r2, [pc, #708]	@ (8001570 <HAL_UART_MspInit+0x678>)
 80012ac:	505a      	str	r2, [r3, r1]
 80012ae:	4bb0      	ldr	r3, [pc, #704]	@ (8001570 <HAL_UART_MspInit+0x678>)
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart3_tx.Instance = DMA1_Channel6;
 80012b4:	4bb0      	ldr	r3, [pc, #704]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012b6:	4ab1      	ldr	r2, [pc, #708]	@ (800157c <HAL_UART_MspInit+0x684>)
 80012b8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80012ba:	4baf      	ldr	r3, [pc, #700]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012bc:	2237      	movs	r2, #55	@ 0x37
 80012be:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012c0:	4bad      	ldr	r3, [pc, #692]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012c2:	2210      	movs	r2, #16
 80012c4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c6:	4bac      	ldr	r3, [pc, #688]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012cc:	4baa      	ldr	r3, [pc, #680]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012ce:	2280      	movs	r2, #128	@ 0x80
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012d2:	4ba9      	ldr	r3, [pc, #676]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012d8:	4ba7      	ldr	r3, [pc, #668]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 80012de:	4ba6      	ldr	r3, [pc, #664]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012e0:	2220      	movs	r2, #32
 80012e2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012e4:	4ba4      	ldr	r3, [pc, #656]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80012ea:	4ba3      	ldr	r3, [pc, #652]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012ec:	0018      	movs	r0, r3
 80012ee:	f000 fba3 	bl	8001a38 <HAL_DMA_Init>
 80012f2:	1e03      	subs	r3, r0, #0
 80012f4:	d001      	beq.n	80012fa <HAL_UART_MspInit+0x402>
      Error_Handler();
 80012f6:	f7ff fb6f 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a9e      	ldr	r2, [pc, #632]	@ (8001578 <HAL_UART_MspInit+0x680>)
 80012fe:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001300:	4b9d      	ldr	r3, [pc, #628]	@ (8001578 <HAL_UART_MspInit+0x680>)
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	201d      	movs	r0, #29
 800130c:	f000 fb62 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8001310:	201d      	movs	r0, #29
 8001312:	f000 fb74 	bl	80019fe <HAL_NVIC_EnableIRQ>
}
 8001316:	e1db      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
  else if(uartHandle->Instance==USART4)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a98      	ldr	r2, [pc, #608]	@ (8001580 <HAL_UART_MspInit+0x688>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d000      	beq.n	8001324 <HAL_UART_MspInit+0x42c>
 8001322:	e08c      	b.n	800143e <HAL_UART_MspInit+0x546>
    __HAL_RCC_USART4_CLK_ENABLE();
 8001324:	4b90      	ldr	r3, [pc, #576]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001328:	4b8f      	ldr	r3, [pc, #572]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800132a:	2180      	movs	r1, #128	@ 0x80
 800132c:	0309      	lsls	r1, r1, #12
 800132e:	430a      	orrs	r2, r1
 8001330:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001332:	4b8d      	ldr	r3, [pc, #564]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001334:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001336:	2380      	movs	r3, #128	@ 0x80
 8001338:	031b      	lsls	r3, r3, #12
 800133a:	4013      	ands	r3, r2
 800133c:	61fb      	str	r3, [r7, #28]
 800133e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001340:	4b89      	ldr	r3, [pc, #548]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001344:	4b88      	ldr	r3, [pc, #544]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001346:	2101      	movs	r1, #1
 8001348:	430a      	orrs	r2, r1
 800134a:	635a      	str	r2, [r3, #52]	@ 0x34
 800134c:	4b86      	ldr	r3, [pc, #536]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800134e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001350:	2201      	movs	r2, #1
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
 8001356:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001358:	2184      	movs	r1, #132	@ 0x84
 800135a:	187b      	adds	r3, r7, r1
 800135c:	2203      	movs	r2, #3
 800135e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001360:	187b      	adds	r3, r7, r1
 8001362:	2202      	movs	r2, #2
 8001364:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	187b      	adds	r3, r7, r1
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	187b      	adds	r3, r7, r1
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8001372:	187b      	adds	r3, r7, r1
 8001374:	2204      	movs	r2, #4
 8001376:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001378:	187a      	adds	r2, r7, r1
 800137a:	23a0      	movs	r3, #160	@ 0xa0
 800137c:	05db      	lsls	r3, r3, #23
 800137e:	0011      	movs	r1, r2
 8001380:	0018      	movs	r0, r3
 8001382:	f000 fec1 	bl	8002108 <HAL_GPIO_Init>
    hdma_usart4_rx.Instance = DMA1_Channel7;
 8001386:	4b7f      	ldr	r3, [pc, #508]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 8001388:	4a7f      	ldr	r2, [pc, #508]	@ (8001588 <HAL_UART_MspInit+0x690>)
 800138a:	601a      	str	r2, [r3, #0]
    hdma_usart4_rx.Init.Request = DMA_REQUEST_USART4_RX;
 800138c:	4b7d      	ldr	r3, [pc, #500]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 800138e:	2238      	movs	r2, #56	@ 0x38
 8001390:	605a      	str	r2, [r3, #4]
    hdma_usart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001392:	4b7c      	ldr	r3, [pc, #496]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
    hdma_usart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001398:	4b7a      	ldr	r3, [pc, #488]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
    hdma_usart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800139e:	4b79      	ldr	r3, [pc, #484]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013a0:	2280      	movs	r2, #128	@ 0x80
 80013a2:	611a      	str	r2, [r3, #16]
    hdma_usart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013a4:	4b77      	ldr	r3, [pc, #476]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	615a      	str	r2, [r3, #20]
    hdma_usart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013aa:	4b76      	ldr	r3, [pc, #472]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
    hdma_usart4_rx.Init.Mode = DMA_CIRCULAR;
 80013b0:	4b74      	ldr	r3, [pc, #464]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013b2:	2220      	movs	r2, #32
 80013b4:	61da      	str	r2, [r3, #28]
    hdma_usart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013b6:	4b73      	ldr	r3, [pc, #460]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_rx) != HAL_OK)
 80013bc:	4b71      	ldr	r3, [pc, #452]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013be:	0018      	movs	r0, r3
 80013c0:	f000 fb3a 	bl	8001a38 <HAL_DMA_Init>
 80013c4:	1e03      	subs	r3, r0, #0
 80013c6:	d001      	beq.n	80013cc <HAL_UART_MspInit+0x4d4>
      Error_Handler();
 80013c8:	f7ff fb06 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart4_rx);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2180      	movs	r1, #128	@ 0x80
 80013d0:	4a6c      	ldr	r2, [pc, #432]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013d2:	505a      	str	r2, [r3, r1]
 80013d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001584 <HAL_UART_MspInit+0x68c>)
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart4_tx.Instance = DMA2_Channel1;
 80013da:	4b6c      	ldr	r3, [pc, #432]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013dc:	4a6c      	ldr	r2, [pc, #432]	@ (8001590 <HAL_UART_MspInit+0x698>)
 80013de:	601a      	str	r2, [r3, #0]
    hdma_usart4_tx.Init.Request = DMA_REQUEST_USART4_TX;
 80013e0:	4b6a      	ldr	r3, [pc, #424]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013e2:	2239      	movs	r2, #57	@ 0x39
 80013e4:	605a      	str	r2, [r3, #4]
    hdma_usart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013e6:	4b69      	ldr	r3, [pc, #420]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013e8:	2210      	movs	r2, #16
 80013ea:	609a      	str	r2, [r3, #8]
    hdma_usart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ec:	4b67      	ldr	r3, [pc, #412]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
    hdma_usart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013f2:	4b66      	ldr	r3, [pc, #408]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013f4:	2280      	movs	r2, #128	@ 0x80
 80013f6:	611a      	str	r2, [r3, #16]
    hdma_usart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013f8:	4b64      	ldr	r3, [pc, #400]	@ (800158c <HAL_UART_MspInit+0x694>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	615a      	str	r2, [r3, #20]
    hdma_usart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013fe:	4b63      	ldr	r3, [pc, #396]	@ (800158c <HAL_UART_MspInit+0x694>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
    hdma_usart4_tx.Init.Mode = DMA_CIRCULAR;
 8001404:	4b61      	ldr	r3, [pc, #388]	@ (800158c <HAL_UART_MspInit+0x694>)
 8001406:	2220      	movs	r2, #32
 8001408:	61da      	str	r2, [r3, #28]
    hdma_usart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800140a:	4b60      	ldr	r3, [pc, #384]	@ (800158c <HAL_UART_MspInit+0x694>)
 800140c:	2200      	movs	r2, #0
 800140e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_tx) != HAL_OK)
 8001410:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <HAL_UART_MspInit+0x694>)
 8001412:	0018      	movs	r0, r3
 8001414:	f000 fb10 	bl	8001a38 <HAL_DMA_Init>
 8001418:	1e03      	subs	r3, r0, #0
 800141a:	d001      	beq.n	8001420 <HAL_UART_MspInit+0x528>
      Error_Handler();
 800141c:	f7ff fadc 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart4_tx);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a5a      	ldr	r2, [pc, #360]	@ (800158c <HAL_UART_MspInit+0x694>)
 8001424:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001426:	4b59      	ldr	r3, [pc, #356]	@ (800158c <HAL_UART_MspInit+0x694>)
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 800142c:	2200      	movs	r2, #0
 800142e:	2100      	movs	r1, #0
 8001430:	201d      	movs	r0, #29
 8001432:	f000 facf 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8001436:	201d      	movs	r0, #29
 8001438:	f000 fae1 	bl	80019fe <HAL_NVIC_EnableIRQ>
}
 800143c:	e148      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
  else if(uartHandle->Instance==USART5)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a54      	ldr	r2, [pc, #336]	@ (8001594 <HAL_UART_MspInit+0x69c>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d000      	beq.n	800144a <HAL_UART_MspInit+0x552>
 8001448:	e0b0      	b.n	80015ac <HAL_UART_MspInit+0x6b4>
    __HAL_RCC_USART5_CLK_ENABLE();
 800144a:	4b47      	ldr	r3, [pc, #284]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800144c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800144e:	4b46      	ldr	r3, [pc, #280]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001450:	2180      	movs	r1, #128	@ 0x80
 8001452:	0049      	lsls	r1, r1, #1
 8001454:	430a      	orrs	r2, r1
 8001456:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001458:	4b43      	ldr	r3, [pc, #268]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800145a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800145c:	2380      	movs	r3, #128	@ 0x80
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4013      	ands	r3, r2
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001466:	4b40      	ldr	r3, [pc, #256]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001468:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800146a:	4b3f      	ldr	r3, [pc, #252]	@ (8001568 <HAL_UART_MspInit+0x670>)
 800146c:	2108      	movs	r1, #8
 800146e:	430a      	orrs	r2, r1
 8001470:	635a      	str	r2, [r3, #52]	@ 0x34
 8001472:	4b3d      	ldr	r3, [pc, #244]	@ (8001568 <HAL_UART_MspInit+0x670>)
 8001474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001476:	2208      	movs	r2, #8
 8001478:	4013      	ands	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800147e:	2184      	movs	r1, #132	@ 0x84
 8001480:	187b      	adds	r3, r7, r1
 8001482:	220c      	movs	r2, #12
 8001484:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2202      	movs	r2, #2
 800148a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	187b      	adds	r3, r7, r1
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	187b      	adds	r3, r7, r1
 8001494:	2200      	movs	r2, #0
 8001496:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8001498:	187b      	adds	r3, r7, r1
 800149a:	2203      	movs	r2, #3
 800149c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800149e:	187b      	adds	r3, r7, r1
 80014a0:	4a3d      	ldr	r2, [pc, #244]	@ (8001598 <HAL_UART_MspInit+0x6a0>)
 80014a2:	0019      	movs	r1, r3
 80014a4:	0010      	movs	r0, r2
 80014a6:	f000 fe2f 	bl	8002108 <HAL_GPIO_Init>
    hdma_usart5_rx.Instance = DMA2_Channel2;
 80014aa:	4b3c      	ldr	r3, [pc, #240]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014ac:	4a3c      	ldr	r2, [pc, #240]	@ (80015a0 <HAL_UART_MspInit+0x6a8>)
 80014ae:	601a      	str	r2, [r3, #0]
    hdma_usart5_rx.Init.Request = DMA_REQUEST_USART5_RX;
 80014b0:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014b2:	224a      	movs	r2, #74	@ 0x4a
 80014b4:	605a      	str	r2, [r3, #4]
    hdma_usart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b6:	4b39      	ldr	r3, [pc, #228]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
    hdma_usart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014bc:	4b37      	ldr	r3, [pc, #220]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
    hdma_usart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014c2:	4b36      	ldr	r3, [pc, #216]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014c4:	2280      	movs	r2, #128	@ 0x80
 80014c6:	611a      	str	r2, [r3, #16]
    hdma_usart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014c8:	4b34      	ldr	r3, [pc, #208]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
    hdma_usart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ce:	4b33      	ldr	r3, [pc, #204]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_usart5_rx.Init.Mode = DMA_CIRCULAR;
 80014d4:	4b31      	ldr	r3, [pc, #196]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014d6:	2220      	movs	r2, #32
 80014d8:	61da      	str	r2, [r3, #28]
    hdma_usart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014da:	4b30      	ldr	r3, [pc, #192]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart5_rx) != HAL_OK)
 80014e0:	4b2e      	ldr	r3, [pc, #184]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014e2:	0018      	movs	r0, r3
 80014e4:	f000 faa8 	bl	8001a38 <HAL_DMA_Init>
 80014e8:	1e03      	subs	r3, r0, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_UART_MspInit+0x5f8>
      Error_Handler();
 80014ec:	f7ff fa74 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart5_rx);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2180      	movs	r1, #128	@ 0x80
 80014f4:	4a29      	ldr	r2, [pc, #164]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014f6:	505a      	str	r2, [r3, r1]
 80014f8:	4b28      	ldr	r3, [pc, #160]	@ (800159c <HAL_UART_MspInit+0x6a4>)
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart5_tx.Instance = DMA2_Channel3;
 80014fe:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001500:	4a29      	ldr	r2, [pc, #164]	@ (80015a8 <HAL_UART_MspInit+0x6b0>)
 8001502:	601a      	str	r2, [r3, #0]
    hdma_usart5_tx.Init.Request = DMA_REQUEST_USART5_TX;
 8001504:	4b27      	ldr	r3, [pc, #156]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001506:	224b      	movs	r2, #75	@ 0x4b
 8001508:	605a      	str	r2, [r3, #4]
    hdma_usart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800150a:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 800150c:	2210      	movs	r2, #16
 800150e:	609a      	str	r2, [r3, #8]
    hdma_usart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001510:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
    hdma_usart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001516:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001518:	2280      	movs	r2, #128	@ 0x80
 800151a:	611a      	str	r2, [r3, #16]
    hdma_usart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800151c:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 800151e:	2200      	movs	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
    hdma_usart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
    hdma_usart5_tx.Init.Mode = DMA_CIRCULAR;
 8001528:	4b1e      	ldr	r3, [pc, #120]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 800152a:	2220      	movs	r2, #32
 800152c:	61da      	str	r2, [r3, #28]
    hdma_usart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800152e:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001530:	2200      	movs	r2, #0
 8001532:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart5_tx) != HAL_OK)
 8001534:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001536:	0018      	movs	r0, r3
 8001538:	f000 fa7e 	bl	8001a38 <HAL_DMA_Init>
 800153c:	1e03      	subs	r3, r0, #0
 800153e:	d001      	beq.n	8001544 <HAL_UART_MspInit+0x64c>
      Error_Handler();
 8001540:	f7ff fa4a 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart5_tx);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 8001548:	67da      	str	r2, [r3, #124]	@ 0x7c
 800154a:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <HAL_UART_MspInit+0x6ac>)
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	2100      	movs	r1, #0
 8001554:	201d      	movs	r0, #29
 8001556:	f000 fa3d 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800155a:	201d      	movs	r0, #29
 800155c:	f000 fa4f 	bl	80019fe <HAL_NVIC_EnableIRQ>
}
 8001560:	e0b6      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	40004800 	.word	0x40004800
 8001568:	40021000 	.word	0x40021000
 800156c:	50000400 	.word	0x50000400
 8001570:	20000604 	.word	0x20000604
 8001574:	40020058 	.word	0x40020058
 8001578:	20000664 	.word	0x20000664
 800157c:	4002006c 	.word	0x4002006c
 8001580:	40004c00 	.word	0x40004c00
 8001584:	200006c4 	.word	0x200006c4
 8001588:	40020080 	.word	0x40020080
 800158c:	20000724 	.word	0x20000724
 8001590:	40020408 	.word	0x40020408
 8001594:	40005000 	.word	0x40005000
 8001598:	50000c00 	.word	0x50000c00
 800159c:	20000784 	.word	0x20000784
 80015a0:	4002041c 	.word	0x4002041c
 80015a4:	200007e4 	.word	0x200007e4
 80015a8:	40020430 	.word	0x40020430
  else if(uartHandle->Instance==USART6)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a49      	ldr	r2, [pc, #292]	@ (80016d8 <HAL_UART_MspInit+0x7e0>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d000      	beq.n	80015b8 <HAL_UART_MspInit+0x6c0>
 80015b6:	e08b      	b.n	80016d0 <HAL_UART_MspInit+0x7d8>
    __HAL_RCC_USART6_CLK_ENABLE();
 80015b8:	4b48      	ldr	r3, [pc, #288]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015bc:	4b47      	ldr	r3, [pc, #284]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015be:	2180      	movs	r1, #128	@ 0x80
 80015c0:	0089      	lsls	r1, r1, #2
 80015c2:	430a      	orrs	r2, r1
 80015c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015c6:	4b45      	ldr	r3, [pc, #276]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4013      	ands	r3, r2
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b41      	ldr	r3, [pc, #260]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015d8:	4b40      	ldr	r3, [pc, #256]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015da:	2101      	movs	r1, #1
 80015dc:	430a      	orrs	r2, r1
 80015de:	635a      	str	r2, [r3, #52]	@ 0x34
 80015e0:	4b3e      	ldr	r3, [pc, #248]	@ (80016dc <HAL_UART_MspInit+0x7e4>)
 80015e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e4:	2201      	movs	r2, #1
 80015e6:	4013      	ands	r3, r2
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80015ec:	2184      	movs	r1, #132	@ 0x84
 80015ee:	187b      	adds	r3, r7, r1
 80015f0:	2230      	movs	r2, #48	@ 0x30
 80015f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	2202      	movs	r2, #2
 80015f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	187b      	adds	r3, r7, r1
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	187b      	adds	r3, r7, r1
 8001602:	2200      	movs	r2, #0
 8001604:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART6;
 8001606:	187b      	adds	r3, r7, r1
 8001608:	2203      	movs	r2, #3
 800160a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	187a      	adds	r2, r7, r1
 800160e:	23a0      	movs	r3, #160	@ 0xa0
 8001610:	05db      	lsls	r3, r3, #23
 8001612:	0011      	movs	r1, r2
 8001614:	0018      	movs	r0, r3
 8001616:	f000 fd77 	bl	8002108 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Channel4;
 800161a:	4b31      	ldr	r3, [pc, #196]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 800161c:	4a31      	ldr	r2, [pc, #196]	@ (80016e4 <HAL_UART_MspInit+0x7ec>)
 800161e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 8001620:	4b2f      	ldr	r3, [pc, #188]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001622:	224c      	movs	r2, #76	@ 0x4c
 8001624:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001626:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800162c:	4b2c      	ldr	r3, [pc, #176]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001632:	4b2b      	ldr	r3, [pc, #172]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001638:	4b29      	ldr	r3, [pc, #164]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 800163a:	2200      	movs	r2, #0
 800163c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800163e:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001644:	4b26      	ldr	r3, [pc, #152]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001646:	2220      	movs	r2, #32
 8001648:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800164a:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 800164c:	2200      	movs	r2, #0
 800164e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001650:	4b23      	ldr	r3, [pc, #140]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001652:	0018      	movs	r0, r3
 8001654:	f000 f9f0 	bl	8001a38 <HAL_DMA_Init>
 8001658:	1e03      	subs	r3, r0, #0
 800165a:	d001      	beq.n	8001660 <HAL_UART_MspInit+0x768>
      Error_Handler();
 800165c:	f7ff f9bc 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2180      	movs	r1, #128	@ 0x80
 8001664:	4a1e      	ldr	r2, [pc, #120]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 8001666:	505a      	str	r2, [r3, r1]
 8001668:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <HAL_UART_MspInit+0x7e8>)
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart6_tx.Instance = DMA2_Channel5;
 800166e:	4b1e      	ldr	r3, [pc, #120]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 8001670:	4a1e      	ldr	r2, [pc, #120]	@ (80016ec <HAL_UART_MspInit+0x7f4>)
 8001672:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8001674:	4b1c      	ldr	r3, [pc, #112]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 8001676:	224d      	movs	r2, #77	@ 0x4d
 8001678:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800167a:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 800167c:	2210      	movs	r2, #16
 800167e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001680:	4b19      	ldr	r3, [pc, #100]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 8001688:	2280      	movs	r2, #128	@ 0x80
 800168a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800168c:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 800168e:	2200      	movs	r2, #0
 8001690:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 8001698:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 800169a:	2220      	movs	r2, #32
 800169c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800169e:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80016a4:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 80016a6:	0018      	movs	r0, r3
 80016a8:	f000 f9c6 	bl	8001a38 <HAL_DMA_Init>
 80016ac:	1e03      	subs	r3, r0, #0
 80016ae:	d001      	beq.n	80016b4 <HAL_UART_MspInit+0x7bc>
      Error_Handler();
 80016b0:	f7ff f992 	bl	80009d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a0c      	ldr	r2, [pc, #48]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 80016b8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <HAL_UART_MspInit+0x7f0>)
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2100      	movs	r1, #0
 80016c4:	201d      	movs	r0, #29
 80016c6:	f000 f985 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 80016ca:	201d      	movs	r0, #29
 80016cc:	f000 f997 	bl	80019fe <HAL_NVIC_EnableIRQ>
}
 80016d0:	46c0      	nop			@ (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b027      	add	sp, #156	@ 0x9c
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	40013c00 	.word	0x40013c00
 80016dc:	40021000 	.word	0x40021000
 80016e0:	20000844 	.word	0x20000844
 80016e4:	40020444 	.word	0x40020444
 80016e8:	200008a4 	.word	0x200008a4
 80016ec:	40020458 	.word	0x40020458

080016f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016f4:	f7ff fa68 	bl	8000bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f8:	480c      	ldr	r0, [pc, #48]	@ (800172c <LoopForever+0x6>)
  ldr r1, =_edata
 80016fa:	490d      	ldr	r1, [pc, #52]	@ (8001730 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001734 <LoopForever+0xe>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001700:	e002      	b.n	8001708 <LoopCopyDataInit>

08001702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001706:	3304      	adds	r3, #4

08001708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800170a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800170c:	d3f9      	bcc.n	8001702 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800170e:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001710:	4c0a      	ldr	r4, [pc, #40]	@ (800173c <LoopForever+0x16>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001714:	e001      	b.n	800171a <LoopFillZerobss>

08001716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001718:	3204      	adds	r2, #4

0800171a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800171a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800171c:	d3fb      	bcc.n	8001716 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800171e:	f003 fbdb 	bl	8004ed8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001722:	f7ff f8e7 	bl	80008f4 <main>

08001726 <LoopForever>:

LoopForever:
  b LoopForever
 8001726:	e7fe      	b.n	8001726 <LoopForever>
  ldr   r0, =_estack
 8001728:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800172c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001730:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001734:	08004fe8 	.word	0x08004fe8
  ldr r2, =_sbss
 8001738:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800173c:	20000908 	.word	0x20000908

08001740 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001740:	e7fe      	b.n	8001740 <ADC1_COMP_IRQHandler>
	...

08001744 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <HAL_Init+0x3c>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <HAL_Init+0x3c>)
 8001756:	2180      	movs	r1, #128	@ 0x80
 8001758:	0049      	lsls	r1, r1, #1
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800175e:	2003      	movs	r0, #3
 8001760:	f000 f810 	bl	8001784 <HAL_InitTick>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d003      	beq.n	8001770 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001768:	1dfb      	adds	r3, r7, #7
 800176a:	2201      	movs	r2, #1
 800176c:	701a      	strb	r2, [r3, #0]
 800176e:	e001      	b.n	8001774 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7ff f938 	bl	80009e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001774:	1dfb      	adds	r3, r7, #7
 8001776:	781b      	ldrb	r3, [r3, #0]
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b002      	add	sp, #8
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40022000 	.word	0x40022000

08001784 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800178c:	230f      	movs	r3, #15
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001794:	4b1d      	ldr	r3, [pc, #116]	@ (800180c <HAL_InitTick+0x88>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d02b      	beq.n	80017f4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800179c:	4b1c      	ldr	r3, [pc, #112]	@ (8001810 <HAL_InitTick+0x8c>)
 800179e:	681c      	ldr	r4, [r3, #0]
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <HAL_InitTick+0x88>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	0019      	movs	r1, r3
 80017a6:	23fa      	movs	r3, #250	@ 0xfa
 80017a8:	0098      	lsls	r0, r3, #2
 80017aa:	f7fe fcab 	bl	8000104 <__udivsi3>
 80017ae:	0003      	movs	r3, r0
 80017b0:	0019      	movs	r1, r3
 80017b2:	0020      	movs	r0, r4
 80017b4:	f7fe fca6 	bl	8000104 <__udivsi3>
 80017b8:	0003      	movs	r3, r0
 80017ba:	0018      	movs	r0, r3
 80017bc:	f000 f92f 	bl	8001a1e <HAL_SYSTICK_Config>
 80017c0:	1e03      	subs	r3, r0, #0
 80017c2:	d112      	bne.n	80017ea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d80a      	bhi.n	80017e0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	2301      	movs	r3, #1
 80017ce:	425b      	negs	r3, r3
 80017d0:	2200      	movs	r2, #0
 80017d2:	0018      	movs	r0, r3
 80017d4:	f000 f8fe 	bl	80019d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_InitTick+0x90>)
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e00d      	b.n	80017fc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80017e0:	230f      	movs	r3, #15
 80017e2:	18fb      	adds	r3, r7, r3
 80017e4:	2201      	movs	r2, #1
 80017e6:	701a      	strb	r2, [r3, #0]
 80017e8:	e008      	b.n	80017fc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017ea:	230f      	movs	r3, #15
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	e003      	b.n	80017fc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017f4:	230f      	movs	r3, #15
 80017f6:	18fb      	adds	r3, r7, r3
 80017f8:	2201      	movs	r2, #1
 80017fa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80017fc:	230f      	movs	r3, #15
 80017fe:	18fb      	adds	r3, r7, r3
 8001800:	781b      	ldrb	r3, [r3, #0]
}
 8001802:	0018      	movs	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	b005      	add	sp, #20
 8001808:	bd90      	pop	{r4, r7, pc}
 800180a:	46c0      	nop			@ (mov r8, r8)
 800180c:	20000080 	.word	0x20000080
 8001810:	20000078 	.word	0x20000078
 8001814:	2000007c 	.word	0x2000007c

08001818 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <HAL_IncTick+0x1c>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	001a      	movs	r2, r3
 8001822:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <HAL_IncTick+0x20>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	18d2      	adds	r2, r2, r3
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <HAL_IncTick+0x20>)
 800182a:	601a      	str	r2, [r3, #0]
}
 800182c:	46c0      	nop			@ (mov r8, r8)
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	20000080 	.word	0x20000080
 8001838:	20000904 	.word	0x20000904

0800183c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  return uwTick;
 8001840:	4b02      	ldr	r3, [pc, #8]	@ (800184c <HAL_GetTick+0x10>)
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	0018      	movs	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	46c0      	nop			@ (mov r8, r8)
 800184c:	20000904 	.word	0x20000904

08001850 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001858:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a06      	ldr	r2, [pc, #24]	@ (8001878 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800185e:	4013      	ands	r3, r2
 8001860:	0019      	movs	r1, r3
 8001862:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	430a      	orrs	r2, r1
 8001868:	601a      	str	r2, [r3, #0]
}
 800186a:	46c0      	nop			@ (mov r8, r8)
 800186c:	46bd      	mov	sp, r7
 800186e:	b002      	add	sp, #8
 8001870:	bd80      	pop	{r7, pc}
 8001872:	46c0      	nop			@ (mov r8, r8)
 8001874:	40010000 	.word	0x40010000
 8001878:	fffff9ff 	.word	0xfffff9ff

0800187c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	0002      	movs	r2, r0
 8001884:	1dfb      	adds	r3, r7, #7
 8001886:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001888:	1dfb      	adds	r3, r7, #7
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b7f      	cmp	r3, #127	@ 0x7f
 800188e:	d809      	bhi.n	80018a4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001890:	1dfb      	adds	r3, r7, #7
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	001a      	movs	r2, r3
 8001896:	231f      	movs	r3, #31
 8001898:	401a      	ands	r2, r3
 800189a:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <__NVIC_EnableIRQ+0x30>)
 800189c:	2101      	movs	r1, #1
 800189e:	4091      	lsls	r1, r2
 80018a0:	000a      	movs	r2, r1
 80018a2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80018a4:	46c0      	nop			@ (mov r8, r8)
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b002      	add	sp, #8
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	e000e100 	.word	0xe000e100

080018b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	0002      	movs	r2, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80018c4:	d828      	bhi.n	8001918 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001984 <__NVIC_SetPriority+0xd4>)
 80018c8:	1dfb      	adds	r3, r7, #7
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	089b      	lsrs	r3, r3, #2
 80018d0:	33c0      	adds	r3, #192	@ 0xc0
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	589b      	ldr	r3, [r3, r2]
 80018d6:	1dfa      	adds	r2, r7, #7
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	0011      	movs	r1, r2
 80018dc:	2203      	movs	r2, #3
 80018de:	400a      	ands	r2, r1
 80018e0:	00d2      	lsls	r2, r2, #3
 80018e2:	21ff      	movs	r1, #255	@ 0xff
 80018e4:	4091      	lsls	r1, r2
 80018e6:	000a      	movs	r2, r1
 80018e8:	43d2      	mvns	r2, r2
 80018ea:	401a      	ands	r2, r3
 80018ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	019b      	lsls	r3, r3, #6
 80018f2:	22ff      	movs	r2, #255	@ 0xff
 80018f4:	401a      	ands	r2, r3
 80018f6:	1dfb      	adds	r3, r7, #7
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	0018      	movs	r0, r3
 80018fc:	2303      	movs	r3, #3
 80018fe:	4003      	ands	r3, r0
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001904:	481f      	ldr	r0, [pc, #124]	@ (8001984 <__NVIC_SetPriority+0xd4>)
 8001906:	1dfb      	adds	r3, r7, #7
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b25b      	sxtb	r3, r3
 800190c:	089b      	lsrs	r3, r3, #2
 800190e:	430a      	orrs	r2, r1
 8001910:	33c0      	adds	r3, #192	@ 0xc0
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001916:	e031      	b.n	800197c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001918:	4a1b      	ldr	r2, [pc, #108]	@ (8001988 <__NVIC_SetPriority+0xd8>)
 800191a:	1dfb      	adds	r3, r7, #7
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	0019      	movs	r1, r3
 8001920:	230f      	movs	r3, #15
 8001922:	400b      	ands	r3, r1
 8001924:	3b08      	subs	r3, #8
 8001926:	089b      	lsrs	r3, r3, #2
 8001928:	3306      	adds	r3, #6
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	18d3      	adds	r3, r2, r3
 800192e:	3304      	adds	r3, #4
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	1dfa      	adds	r2, r7, #7
 8001934:	7812      	ldrb	r2, [r2, #0]
 8001936:	0011      	movs	r1, r2
 8001938:	2203      	movs	r2, #3
 800193a:	400a      	ands	r2, r1
 800193c:	00d2      	lsls	r2, r2, #3
 800193e:	21ff      	movs	r1, #255	@ 0xff
 8001940:	4091      	lsls	r1, r2
 8001942:	000a      	movs	r2, r1
 8001944:	43d2      	mvns	r2, r2
 8001946:	401a      	ands	r2, r3
 8001948:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	019b      	lsls	r3, r3, #6
 800194e:	22ff      	movs	r2, #255	@ 0xff
 8001950:	401a      	ands	r2, r3
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	0018      	movs	r0, r3
 8001958:	2303      	movs	r3, #3
 800195a:	4003      	ands	r3, r0
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001960:	4809      	ldr	r0, [pc, #36]	@ (8001988 <__NVIC_SetPriority+0xd8>)
 8001962:	1dfb      	adds	r3, r7, #7
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	001c      	movs	r4, r3
 8001968:	230f      	movs	r3, #15
 800196a:	4023      	ands	r3, r4
 800196c:	3b08      	subs	r3, #8
 800196e:	089b      	lsrs	r3, r3, #2
 8001970:	430a      	orrs	r2, r1
 8001972:	3306      	adds	r3, #6
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	18c3      	adds	r3, r0, r3
 8001978:	3304      	adds	r3, #4
 800197a:	601a      	str	r2, [r3, #0]
}
 800197c:	46c0      	nop			@ (mov r8, r8)
 800197e:	46bd      	mov	sp, r7
 8001980:	b003      	add	sp, #12
 8001982:	bd90      	pop	{r4, r7, pc}
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	1e5a      	subs	r2, r3, #1
 8001998:	2380      	movs	r3, #128	@ 0x80
 800199a:	045b      	lsls	r3, r3, #17
 800199c:	429a      	cmp	r2, r3
 800199e:	d301      	bcc.n	80019a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019a0:	2301      	movs	r3, #1
 80019a2:	e010      	b.n	80019c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a4:	4b0a      	ldr	r3, [pc, #40]	@ (80019d0 <SysTick_Config+0x44>)
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	3a01      	subs	r2, #1
 80019aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ac:	2301      	movs	r3, #1
 80019ae:	425b      	negs	r3, r3
 80019b0:	2103      	movs	r1, #3
 80019b2:	0018      	movs	r0, r3
 80019b4:	f7ff ff7c 	bl	80018b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b8:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <SysTick_Config+0x44>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019be:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <SysTick_Config+0x44>)
 80019c0:	2207      	movs	r2, #7
 80019c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	0018      	movs	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	b002      	add	sp, #8
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	46c0      	nop			@ (mov r8, r8)
 80019d0:	e000e010 	.word	0xe000e010

080019d4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	607a      	str	r2, [r7, #4]
 80019de:	210f      	movs	r1, #15
 80019e0:	187b      	adds	r3, r7, r1
 80019e2:	1c02      	adds	r2, r0, #0
 80019e4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	187b      	adds	r3, r7, r1
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	0011      	movs	r1, r2
 80019f0:	0018      	movs	r0, r3
 80019f2:	f7ff ff5d 	bl	80018b0 <__NVIC_SetPriority>
}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b004      	add	sp, #16
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	0002      	movs	r2, r0
 8001a06:	1dfb      	adds	r3, r7, #7
 8001a08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	b25b      	sxtb	r3, r3
 8001a10:	0018      	movs	r0, r3
 8001a12:	f7ff ff33 	bl	800187c <__NVIC_EnableIRQ>
}
 8001a16:	46c0      	nop			@ (mov r8, r8)
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b002      	add	sp, #8
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f7ff ffaf 	bl	800198c <SysTick_Config>
 8001a2e:	0003      	movs	r3, r0
}
 8001a30:	0018      	movs	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	b002      	add	sp, #8
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e091      	b.n	8001b6e <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	001a      	movs	r2, r3
 8001a50:	4b49      	ldr	r3, [pc, #292]	@ (8001b78 <HAL_DMA_Init+0x140>)
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d810      	bhi.n	8001a78 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a48      	ldr	r2, [pc, #288]	@ (8001b7c <HAL_DMA_Init+0x144>)
 8001a5c:	4694      	mov	ip, r2
 8001a5e:	4463      	add	r3, ip
 8001a60:	2114      	movs	r1, #20
 8001a62:	0018      	movs	r0, r3
 8001a64:	f7fe fb4e 	bl	8000104 <__udivsi3>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	009a      	lsls	r2, r3, #2
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a43      	ldr	r2, [pc, #268]	@ (8001b80 <HAL_DMA_Init+0x148>)
 8001a74:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a76:	e00f      	b.n	8001a98 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a41      	ldr	r2, [pc, #260]	@ (8001b84 <HAL_DMA_Init+0x14c>)
 8001a7e:	4694      	mov	ip, r2
 8001a80:	4463      	add	r3, ip
 8001a82:	2114      	movs	r1, #20
 8001a84:	0018      	movs	r0, r3
 8001a86:	f7fe fb3d 	bl	8000104 <__udivsi3>
 8001a8a:	0003      	movs	r3, r0
 8001a8c:	009a      	lsls	r2, r3, #2
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a3c      	ldr	r2, [pc, #240]	@ (8001b88 <HAL_DMA_Init+0x150>)
 8001a96:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2225      	movs	r2, #37	@ 0x25
 8001a9c:	2102      	movs	r1, #2
 8001a9e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4938      	ldr	r1, [pc, #224]	@ (8001b8c <HAL_DMA_Init+0x154>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6819      	ldr	r1, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f000 fa9f 	bl	800202c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689a      	ldr	r2, [r3, #8]
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	01db      	lsls	r3, r3, #7
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d102      	bne.n	8001b00 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b08:	217f      	movs	r1, #127	@ 0x7f
 8001b0a:	400a      	ands	r2, r1
 8001b0c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b16:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d011      	beq.n	8001b44 <HAL_DMA_Init+0x10c>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d80d      	bhi.n	8001b44 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	f000 fac8 	bl	80020c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	e008      	b.n	8001b56 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2225      	movs	r2, #37	@ 0x25
 8001b60:	2101      	movs	r1, #1
 8001b62:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2224      	movs	r2, #36	@ 0x24
 8001b68:	2100      	movs	r1, #0
 8001b6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	0018      	movs	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b002      	add	sp, #8
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	46c0      	nop			@ (mov r8, r8)
 8001b78:	40020407 	.word	0x40020407
 8001b7c:	bffdfff8 	.word	0xbffdfff8
 8001b80:	40020000 	.word	0x40020000
 8001b84:	bffdfbf8 	.word	0xbffdfbf8
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	ffff800f 	.word	0xffff800f

08001b90 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b9e:	2317      	movs	r3, #23
 8001ba0:	18fb      	adds	r3, r7, r3
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2224      	movs	r2, #36	@ 0x24
 8001baa:	5c9b      	ldrb	r3, [r3, r2]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d101      	bne.n	8001bb4 <HAL_DMA_Start_IT+0x24>
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	e06f      	b.n	8001c94 <HAL_DMA_Start_IT+0x104>
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2224      	movs	r2, #36	@ 0x24
 8001bb8:	2101      	movs	r1, #1
 8001bba:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2225      	movs	r2, #37	@ 0x25
 8001bc0:	5c9b      	ldrb	r3, [r3, r2]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d157      	bne.n	8001c78 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2225      	movs	r2, #37	@ 0x25
 8001bcc:	2102      	movs	r1, #2
 8001bce:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2101      	movs	r1, #1
 8001be2:	438a      	bics	r2, r1
 8001be4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	68b9      	ldr	r1, [r7, #8]
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f000 f9e1 	bl	8001fb4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d008      	beq.n	8001c0c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	210e      	movs	r1, #14
 8001c06:	430a      	orrs	r2, r1
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	e00f      	b.n	8001c2c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2104      	movs	r1, #4
 8001c18:	438a      	bics	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	210a      	movs	r1, #10
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	2380      	movs	r3, #128	@ 0x80
 8001c34:	025b      	lsls	r3, r3, #9
 8001c36:	4013      	ands	r3, r2
 8001c38:	d008      	beq.n	8001c4c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c44:	2180      	movs	r1, #128	@ 0x80
 8001c46:	0049      	lsls	r1, r1, #1
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5e:	2180      	movs	r1, #128	@ 0x80
 8001c60:	0049      	lsls	r1, r1, #1
 8001c62:	430a      	orrs	r2, r1
 8001c64:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2101      	movs	r1, #1
 8001c72:	430a      	orrs	r2, r1
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e00a      	b.n	8001c8e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2280      	movs	r2, #128	@ 0x80
 8001c7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2224      	movs	r2, #36	@ 0x24
 8001c82:	2100      	movs	r1, #0
 8001c84:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001c86:	2317      	movs	r3, #23
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001c8e:	2317      	movs	r3, #23
 8001c90:	18fb      	adds	r3, r7, r3
 8001c92:	781b      	ldrb	r3, [r3, #0]
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b006      	add	sp, #24
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e04f      	b.n	8001d4e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2225      	movs	r2, #37	@ 0x25
 8001cb2:	5c9b      	ldrb	r3, [r3, r2]
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d008      	beq.n	8001ccc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2224      	movs	r2, #36	@ 0x24
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e040      	b.n	8001d4e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	210e      	movs	r1, #14
 8001cd8:	438a      	bics	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce6:	491c      	ldr	r1, [pc, #112]	@ (8001d58 <HAL_DMA_Abort+0xbc>)
 8001ce8:	400a      	ands	r2, r1
 8001cea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	438a      	bics	r2, r1
 8001cfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d00:	221c      	movs	r2, #28
 8001d02:	401a      	ands	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d08:	2101      	movs	r1, #1
 8001d0a:	4091      	lsls	r1, r2
 8001d0c:	000a      	movs	r2, r1
 8001d0e:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00c      	beq.n	8001d3c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d2c:	490a      	ldr	r1, [pc, #40]	@ (8001d58 <HAL_DMA_Abort+0xbc>)
 8001d2e:	400a      	ands	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2225      	movs	r2, #37	@ 0x25
 8001d40:	2101      	movs	r1, #1
 8001d42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2224      	movs	r2, #36	@ 0x24
 8001d48:	2100      	movs	r1, #0
 8001d4a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	0018      	movs	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	b002      	add	sp, #8
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	fffffeff 	.word	0xfffffeff

08001d5c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d64:	210f      	movs	r1, #15
 8001d66:	187b      	adds	r3, r7, r1
 8001d68:	2200      	movs	r2, #0
 8001d6a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2225      	movs	r2, #37	@ 0x25
 8001d70:	5c9b      	ldrb	r3, [r3, r2]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d006      	beq.n	8001d86 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2204      	movs	r2, #4
 8001d7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001d7e:	187b      	adds	r3, r7, r1
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	e048      	b.n	8001e18 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	210e      	movs	r1, #14
 8001d92:	438a      	bics	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2101      	movs	r1, #1
 8001da2:	438a      	bics	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db0:	491d      	ldr	r1, [pc, #116]	@ (8001e28 <HAL_DMA_Abort_IT+0xcc>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dba:	221c      	movs	r2, #28
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	4091      	lsls	r1, r2
 8001dc6:	000a      	movs	r2, r1
 8001dc8:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dd2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d00c      	beq.n	8001df6 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de6:	4910      	ldr	r1, [pc, #64]	@ (8001e28 <HAL_DMA_Abort_IT+0xcc>)
 8001de8:	400a      	ands	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001df4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2225      	movs	r2, #37	@ 0x25
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2224      	movs	r2, #36	@ 0x24
 8001e02:	2100      	movs	r1, #0
 8001e04:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	0010      	movs	r0, r2
 8001e16:	4798      	blx	r3
    }
  }
  return status;
 8001e18:	230f      	movs	r3, #15
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	781b      	ldrb	r3, [r3, #0]
}
 8001e1e:	0018      	movs	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b004      	add	sp, #16
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	46c0      	nop			@ (mov r8, r8)
 8001e28:	fffffeff 	.word	0xfffffeff

08001e2c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e48:	221c      	movs	r2, #28
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	0013      	movs	r3, r2
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	4013      	ands	r3, r2
 8001e56:	d026      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x7a>
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d022      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2220      	movs	r2, #32
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d107      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2104      	movs	r1, #4
 8001e78:	438a      	bics	r2, r1
 8001e7a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e80:	221c      	movs	r2, #28
 8001e82:	401a      	ands	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	2104      	movs	r1, #4
 8001e8a:	4091      	lsls	r1, r2
 8001e8c:	000a      	movs	r2, r1
 8001e8e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d100      	bne.n	8001e9a <HAL_DMA_IRQHandler+0x6e>
 8001e98:	e080      	b.n	8001f9c <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	0010      	movs	r0, r2
 8001ea2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001ea4:	e07a      	b.n	8001f9c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	221c      	movs	r2, #28
 8001eac:	4013      	ands	r3, r2
 8001eae:	2202      	movs	r2, #2
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	0013      	movs	r3, r2
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d03c      	beq.n	8001f34 <HAL_DMA_IRQHandler+0x108>
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	d038      	beq.n	8001f34 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d10b      	bne.n	8001ee6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	210a      	movs	r1, #10
 8001eda:	438a      	bics	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2225      	movs	r2, #37	@ 0x25
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	001a      	movs	r2, r3
 8001eec:	4b2e      	ldr	r3, [pc, #184]	@ (8001fa8 <HAL_DMA_IRQHandler+0x17c>)
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d909      	bls.n	8001f06 <HAL_DMA_IRQHandler+0xda>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	221c      	movs	r2, #28
 8001ef8:	401a      	ands	r2, r3
 8001efa:	4b2c      	ldr	r3, [pc, #176]	@ (8001fac <HAL_DMA_IRQHandler+0x180>)
 8001efc:	2102      	movs	r1, #2
 8001efe:	4091      	lsls	r1, r2
 8001f00:	000a      	movs	r2, r1
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	e008      	b.n	8001f18 <HAL_DMA_IRQHandler+0xec>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0a:	221c      	movs	r2, #28
 8001f0c:	401a      	ands	r2, r3
 8001f0e:	4b28      	ldr	r3, [pc, #160]	@ (8001fb0 <HAL_DMA_IRQHandler+0x184>)
 8001f10:	2102      	movs	r1, #2
 8001f12:	4091      	lsls	r1, r2
 8001f14:	000a      	movs	r2, r1
 8001f16:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2224      	movs	r2, #36	@ 0x24
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d039      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	0010      	movs	r0, r2
 8001f30:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001f32:	e033      	b.n	8001f9c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f38:	221c      	movs	r2, #28
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	409a      	lsls	r2, r3
 8001f40:	0013      	movs	r3, r2
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4013      	ands	r3, r2
 8001f46:	d02a      	beq.n	8001f9e <HAL_DMA_IRQHandler+0x172>
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	2208      	movs	r2, #8
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d026      	beq.n	8001f9e <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	210e      	movs	r1, #14
 8001f5c:	438a      	bics	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f64:	221c      	movs	r2, #28
 8001f66:	401a      	ands	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	4091      	lsls	r1, r2
 8001f70:	000a      	movs	r2, r1
 8001f72:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2225      	movs	r2, #37	@ 0x25
 8001f7e:	2101      	movs	r1, #1
 8001f80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2224      	movs	r2, #36	@ 0x24
 8001f86:	2100      	movs	r1, #0
 8001f88:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	0010      	movs	r0, r2
 8001f9a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f9c:	46c0      	nop			@ (mov r8, r8)
 8001f9e:	46c0      	nop			@ (mov r8, r8)
}
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	b004      	add	sp, #16
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			@ (mov r8, r8)
 8001fa8:	40020080 	.word	0x40020080
 8001fac:	40020400 	.word	0x40020400
 8001fb0:	40020000 	.word	0x40020000

08001fb4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d004      	beq.n	8001fde <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fdc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe2:	221c      	movs	r2, #28
 8001fe4:	401a      	ands	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	2101      	movs	r1, #1
 8001fec:	4091      	lsls	r1, r2
 8001fee:	000a      	movs	r2, r1
 8001ff0:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b10      	cmp	r3, #16
 8002000:	d108      	bne.n	8002014 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002012:	e007      	b.n	8002024 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]
}
 8002024:	46c0      	nop			@ (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b004      	add	sp, #16
 800202a:	bd80      	pop	{r7, pc}

0800202c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	001a      	movs	r2, r3
 800203a:	4b1d      	ldr	r3, [pc, #116]	@ (80020b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800203c:	429a      	cmp	r2, r3
 800203e:	d814      	bhi.n	800206a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002044:	089b      	lsrs	r3, r3, #2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4a1a      	ldr	r2, [pc, #104]	@ (80020b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800204a:	189a      	adds	r2, r3, r2
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	001a      	movs	r2, r3
 8002056:	23ff      	movs	r3, #255	@ 0xff
 8002058:	4013      	ands	r3, r2
 800205a:	3b08      	subs	r3, #8
 800205c:	2114      	movs	r1, #20
 800205e:	0018      	movs	r0, r3
 8002060:	f7fe f850 	bl	8000104 <__udivsi3>
 8002064:	0003      	movs	r3, r0
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	e014      	b.n	8002094 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	089b      	lsrs	r3, r3, #2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4a11      	ldr	r2, [pc, #68]	@ (80020b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002074:	189a      	adds	r2, r3, r2
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	001a      	movs	r2, r3
 8002080:	23ff      	movs	r3, #255	@ 0xff
 8002082:	4013      	ands	r3, r2
 8002084:	3b08      	subs	r3, #8
 8002086:	2114      	movs	r1, #20
 8002088:	0018      	movs	r0, r3
 800208a:	f7fe f83b 	bl	8000104 <__udivsi3>
 800208e:	0003      	movs	r3, r0
 8002090:	3307      	adds	r3, #7
 8002092:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a09      	ldr	r2, [pc, #36]	@ (80020bc <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8002098:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	221f      	movs	r2, #31
 800209e:	4013      	ands	r3, r2
 80020a0:	2201      	movs	r2, #1
 80020a2:	409a      	lsls	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80020a8:	46c0      	nop			@ (mov r8, r8)
 80020aa:	46bd      	mov	sp, r7
 80020ac:	b004      	add	sp, #16
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40020407 	.word	0x40020407
 80020b4:	40020800 	.word	0x40020800
 80020b8:	4002081c 	.word	0x4002081c
 80020bc:	40020880 	.word	0x40020880

080020c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	227f      	movs	r2, #127	@ 0x7f
 80020ce:	4013      	ands	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80020d6:	4694      	mov	ip, r2
 80020d8:	4463      	add	r3, ip
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	001a      	movs	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a07      	ldr	r2, [pc, #28]	@ (8002104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80020e6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	4013      	ands	r3, r2
 80020f0:	2201      	movs	r2, #1
 80020f2:	409a      	lsls	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80020f8:	46c0      	nop			@ (mov r8, r8)
 80020fa:	46bd      	mov	sp, r7
 80020fc:	b004      	add	sp, #16
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	1000823f 	.word	0x1000823f
 8002104:	40020940 	.word	0x40020940

08002108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002116:	e14d      	b.n	80023b4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2101      	movs	r1, #1
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	4091      	lsls	r1, r2
 8002122:	000a      	movs	r2, r1
 8002124:	4013      	ands	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d100      	bne.n	8002130 <HAL_GPIO_Init+0x28>
 800212e:	e13e      	b.n	80023ae <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2203      	movs	r2, #3
 8002136:	4013      	ands	r3, r2
 8002138:	2b01      	cmp	r3, #1
 800213a:	d005      	beq.n	8002148 <HAL_GPIO_Init+0x40>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2203      	movs	r2, #3
 8002142:	4013      	ands	r3, r2
 8002144:	2b02      	cmp	r3, #2
 8002146:	d130      	bne.n	80021aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	409a      	lsls	r2, r3
 8002156:	0013      	movs	r3, r2
 8002158:	43da      	mvns	r2, r3
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	409a      	lsls	r2, r3
 800216a:	0013      	movs	r3, r2
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	4313      	orrs	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800217e:	2201      	movs	r2, #1
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
 8002184:	0013      	movs	r3, r2
 8002186:	43da      	mvns	r2, r3
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4013      	ands	r3, r2
 800218c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	091b      	lsrs	r3, r3, #4
 8002194:	2201      	movs	r2, #1
 8002196:	401a      	ands	r2, r3
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	409a      	lsls	r2, r3
 800219c:	0013      	movs	r3, r2
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2203      	movs	r2, #3
 80021b0:	4013      	ands	r3, r2
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d017      	beq.n	80021e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	2203      	movs	r2, #3
 80021c2:	409a      	lsls	r2, r3
 80021c4:	0013      	movs	r3, r2
 80021c6:	43da      	mvns	r2, r3
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	4013      	ands	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	409a      	lsls	r2, r3
 80021d8:	0013      	movs	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2203      	movs	r2, #3
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d123      	bne.n	800223a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	08da      	lsrs	r2, r3, #3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	3208      	adds	r2, #8
 80021fa:	0092      	lsls	r2, r2, #2
 80021fc:	58d3      	ldr	r3, [r2, r3]
 80021fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	2207      	movs	r2, #7
 8002204:	4013      	ands	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	220f      	movs	r2, #15
 800220a:	409a      	lsls	r2, r3
 800220c:	0013      	movs	r3, r2
 800220e:	43da      	mvns	r2, r3
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	691a      	ldr	r2, [r3, #16]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2107      	movs	r1, #7
 800221e:	400b      	ands	r3, r1
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	409a      	lsls	r2, r3
 8002224:	0013      	movs	r3, r2
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	08da      	lsrs	r2, r3, #3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3208      	adds	r2, #8
 8002234:	0092      	lsls	r2, r2, #2
 8002236:	6939      	ldr	r1, [r7, #16]
 8002238:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	2203      	movs	r2, #3
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	43da      	mvns	r2, r3
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2203      	movs	r2, #3
 8002258:	401a      	ands	r2, r3
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	409a      	lsls	r2, r3
 8002260:	0013      	movs	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	23c0      	movs	r3, #192	@ 0xc0
 8002274:	029b      	lsls	r3, r3, #10
 8002276:	4013      	ands	r3, r2
 8002278:	d100      	bne.n	800227c <HAL_GPIO_Init+0x174>
 800227a:	e098      	b.n	80023ae <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800227c:	4a53      	ldr	r2, [pc, #332]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	089b      	lsrs	r3, r3, #2
 8002282:	3318      	adds	r3, #24
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	589b      	ldr	r3, [r3, r2]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	2203      	movs	r2, #3
 800228e:	4013      	ands	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	220f      	movs	r2, #15
 8002294:	409a      	lsls	r2, r3
 8002296:	0013      	movs	r3, r2
 8002298:	43da      	mvns	r2, r3
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	23a0      	movs	r3, #160	@ 0xa0
 80022a4:	05db      	lsls	r3, r3, #23
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d019      	beq.n	80022de <HAL_GPIO_Init+0x1d6>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a48      	ldr	r2, [pc, #288]	@ (80023d0 <HAL_GPIO_Init+0x2c8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d013      	beq.n	80022da <HAL_GPIO_Init+0x1d2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a47      	ldr	r2, [pc, #284]	@ (80023d4 <HAL_GPIO_Init+0x2cc>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d00d      	beq.n	80022d6 <HAL_GPIO_Init+0x1ce>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a46      	ldr	r2, [pc, #280]	@ (80023d8 <HAL_GPIO_Init+0x2d0>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d007      	beq.n	80022d2 <HAL_GPIO_Init+0x1ca>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a45      	ldr	r2, [pc, #276]	@ (80023dc <HAL_GPIO_Init+0x2d4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d101      	bne.n	80022ce <HAL_GPIO_Init+0x1c6>
 80022ca:	2304      	movs	r3, #4
 80022cc:	e008      	b.n	80022e0 <HAL_GPIO_Init+0x1d8>
 80022ce:	2305      	movs	r3, #5
 80022d0:	e006      	b.n	80022e0 <HAL_GPIO_Init+0x1d8>
 80022d2:	2303      	movs	r3, #3
 80022d4:	e004      	b.n	80022e0 <HAL_GPIO_Init+0x1d8>
 80022d6:	2302      	movs	r3, #2
 80022d8:	e002      	b.n	80022e0 <HAL_GPIO_Init+0x1d8>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_GPIO_Init+0x1d8>
 80022de:	2300      	movs	r3, #0
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	2103      	movs	r1, #3
 80022e4:	400a      	ands	r2, r1
 80022e6:	00d2      	lsls	r2, r2, #3
 80022e8:	4093      	lsls	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80022f0:	4936      	ldr	r1, [pc, #216]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	3318      	adds	r3, #24
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022fe:	4b33      	ldr	r3, [pc, #204]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	43da      	mvns	r2, r3
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4013      	ands	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685a      	ldr	r2, [r3, #4]
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	035b      	lsls	r3, r3, #13
 8002316:	4013      	ands	r3, r2
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002322:	4b2a      	ldr	r3, [pc, #168]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002328:	4b28      	ldr	r3, [pc, #160]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	43da      	mvns	r2, r3
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4013      	ands	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685a      	ldr	r2, [r3, #4]
 800233c:	2380      	movs	r3, #128	@ 0x80
 800233e:	039b      	lsls	r3, r3, #14
 8002340:	4013      	ands	r3, r2
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4313      	orrs	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800234c:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002352:	4a1e      	ldr	r2, [pc, #120]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 8002354:	2384      	movs	r3, #132	@ 0x84
 8002356:	58d3      	ldr	r3, [r2, r3]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	43da      	mvns	r2, r3
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	2380      	movs	r3, #128	@ 0x80
 800236a:	029b      	lsls	r3, r3, #10
 800236c:	4013      	ands	r3, r2
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002378:	4914      	ldr	r1, [pc, #80]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 800237a:	2284      	movs	r2, #132	@ 0x84
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002380:	4a12      	ldr	r2, [pc, #72]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 8002382:	2380      	movs	r3, #128	@ 0x80
 8002384:	58d3      	ldr	r3, [r2, r3]
 8002386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	43da      	mvns	r2, r3
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	2380      	movs	r3, #128	@ 0x80
 8002398:	025b      	lsls	r3, r3, #9
 800239a:	4013      	ands	r3, r2
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023a6:	4909      	ldr	r1, [pc, #36]	@ (80023cc <HAL_GPIO_Init+0x2c4>)
 80023a8:	2280      	movs	r2, #128	@ 0x80
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	3301      	adds	r3, #1
 80023b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	40da      	lsrs	r2, r3
 80023bc:	1e13      	subs	r3, r2, #0
 80023be:	d000      	beq.n	80023c2 <HAL_GPIO_Init+0x2ba>
 80023c0:	e6aa      	b.n	8002118 <HAL_GPIO_Init+0x10>
  }
}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	46c0      	nop			@ (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b006      	add	sp, #24
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40021800 	.word	0x40021800
 80023d0:	50000400 	.word	0x50000400
 80023d4:	50000800 	.word	0x50000800
 80023d8:	50000c00 	.word	0x50000c00
 80023dc:	50001000 	.word	0x50001000

080023e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	0008      	movs	r0, r1
 80023ea:	0011      	movs	r1, r2
 80023ec:	1cbb      	adds	r3, r7, #2
 80023ee:	1c02      	adds	r2, r0, #0
 80023f0:	801a      	strh	r2, [r3, #0]
 80023f2:	1c7b      	adds	r3, r7, #1
 80023f4:	1c0a      	adds	r2, r1, #0
 80023f6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023f8:	1c7b      	adds	r3, r7, #1
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d004      	beq.n	800240a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002400:	1cbb      	adds	r3, r7, #2
 8002402:	881a      	ldrh	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002408:	e003      	b.n	8002412 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800240a:	1cbb      	adds	r3, r7, #2
 800240c:	881a      	ldrh	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	46bd      	mov	sp, r7
 8002416:	b002      	add	sp, #8
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002424:	4b19      	ldr	r3, [pc, #100]	@ (800248c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a19      	ldr	r2, [pc, #100]	@ (8002490 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800242a:	4013      	ands	r3, r2
 800242c:	0019      	movs	r1, r3
 800242e:	4b17      	ldr	r3, [pc, #92]	@ (800248c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	430a      	orrs	r2, r1
 8002434:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	429a      	cmp	r2, r3
 800243e:	d11f      	bne.n	8002480 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002440:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	0013      	movs	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	189b      	adds	r3, r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4912      	ldr	r1, [pc, #72]	@ (8002498 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800244e:	0018      	movs	r0, r3
 8002450:	f7fd fe58 	bl	8000104 <__udivsi3>
 8002454:	0003      	movs	r3, r0
 8002456:	3301      	adds	r3, #1
 8002458:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800245a:	e008      	b.n	800246e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	3b01      	subs	r3, #1
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	e001      	b.n	800246e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e009      	b.n	8002482 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800246e:	4b07      	ldr	r3, [pc, #28]	@ (800248c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002470:	695a      	ldr	r2, [r3, #20]
 8002472:	2380      	movs	r3, #128	@ 0x80
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	401a      	ands	r2, r3
 8002478:	2380      	movs	r3, #128	@ 0x80
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	429a      	cmp	r2, r3
 800247e:	d0ed      	beq.n	800245c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	0018      	movs	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	b004      	add	sp, #16
 8002488:	bd80      	pop	{r7, pc}
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	40007000 	.word	0x40007000
 8002490:	fffff9ff 	.word	0xfffff9ff
 8002494:	20000078 	.word	0x20000078
 8002498:	000f4240 	.word	0x000f4240

0800249c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80024a0:	4b03      	ldr	r3, [pc, #12]	@ (80024b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	23e0      	movs	r3, #224	@ 0xe0
 80024a6:	01db      	lsls	r3, r3, #7
 80024a8:	4013      	ands	r3, r2
}
 80024aa:	0018      	movs	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000

080024b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d102      	bne.n	80024c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	f000 fb50 	bl	8002b68 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2201      	movs	r2, #1
 80024ce:	4013      	ands	r3, r2
 80024d0:	d100      	bne.n	80024d4 <HAL_RCC_OscConfig+0x20>
 80024d2:	e07c      	b.n	80025ce <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d4:	4bc3      	ldr	r3, [pc, #780]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2238      	movs	r2, #56	@ 0x38
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024de:	4bc1      	ldr	r3, [pc, #772]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2203      	movs	r2, #3
 80024e4:	4013      	ands	r3, r2
 80024e6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	2b10      	cmp	r3, #16
 80024ec:	d102      	bne.n	80024f4 <HAL_RCC_OscConfig+0x40>
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	d002      	beq.n	80024fa <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d10b      	bne.n	8002512 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fa:	4bba      	ldr	r3, [pc, #744]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	2380      	movs	r3, #128	@ 0x80
 8002500:	029b      	lsls	r3, r3, #10
 8002502:	4013      	ands	r3, r2
 8002504:	d062      	beq.n	80025cc <HAL_RCC_OscConfig+0x118>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d15e      	bne.n	80025cc <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e32a      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	2380      	movs	r3, #128	@ 0x80
 8002518:	025b      	lsls	r3, r3, #9
 800251a:	429a      	cmp	r2, r3
 800251c:	d107      	bne.n	800252e <HAL_RCC_OscConfig+0x7a>
 800251e:	4bb1      	ldr	r3, [pc, #708]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	4bb0      	ldr	r3, [pc, #704]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002524:	2180      	movs	r1, #128	@ 0x80
 8002526:	0249      	lsls	r1, r1, #9
 8002528:	430a      	orrs	r2, r1
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	e020      	b.n	8002570 <HAL_RCC_OscConfig+0xbc>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	23a0      	movs	r3, #160	@ 0xa0
 8002534:	02db      	lsls	r3, r3, #11
 8002536:	429a      	cmp	r2, r3
 8002538:	d10e      	bne.n	8002558 <HAL_RCC_OscConfig+0xa4>
 800253a:	4baa      	ldr	r3, [pc, #680]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	4ba9      	ldr	r3, [pc, #676]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002540:	2180      	movs	r1, #128	@ 0x80
 8002542:	02c9      	lsls	r1, r1, #11
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	4ba6      	ldr	r3, [pc, #664]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4ba5      	ldr	r3, [pc, #660]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800254e:	2180      	movs	r1, #128	@ 0x80
 8002550:	0249      	lsls	r1, r1, #9
 8002552:	430a      	orrs	r2, r1
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0xbc>
 8002558:	4ba2      	ldr	r3, [pc, #648]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4ba1      	ldr	r3, [pc, #644]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800255e:	49a2      	ldr	r1, [pc, #648]	@ (80027e8 <HAL_RCC_OscConfig+0x334>)
 8002560:	400a      	ands	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	4b9f      	ldr	r3, [pc, #636]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b9e      	ldr	r3, [pc, #632]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800256a:	49a0      	ldr	r1, [pc, #640]	@ (80027ec <HAL_RCC_OscConfig+0x338>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d014      	beq.n	80025a2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7ff f960 	bl	800183c <HAL_GetTick>
 800257c:	0003      	movs	r3, r0
 800257e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002582:	f7ff f95b 	bl	800183c <HAL_GetTick>
 8002586:	0002      	movs	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b64      	cmp	r3, #100	@ 0x64
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e2e9      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002594:	4b93      	ldr	r3, [pc, #588]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	029b      	lsls	r3, r3, #10
 800259c:	4013      	ands	r3, r2
 800259e:	d0f0      	beq.n	8002582 <HAL_RCC_OscConfig+0xce>
 80025a0:	e015      	b.n	80025ce <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7ff f94b 	bl	800183c <HAL_GetTick>
 80025a6:	0003      	movs	r3, r0
 80025a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ac:	f7ff f946 	bl	800183c <HAL_GetTick>
 80025b0:	0002      	movs	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b64      	cmp	r3, #100	@ 0x64
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e2d4      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025be:	4b89      	ldr	r3, [pc, #548]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	2380      	movs	r3, #128	@ 0x80
 80025c4:	029b      	lsls	r3, r3, #10
 80025c6:	4013      	ands	r3, r2
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0xf8>
 80025ca:	e000      	b.n	80025ce <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025cc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2202      	movs	r2, #2
 80025d4:	4013      	ands	r3, r2
 80025d6:	d100      	bne.n	80025da <HAL_RCC_OscConfig+0x126>
 80025d8:	e099      	b.n	800270e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025da:	4b82      	ldr	r3, [pc, #520]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2238      	movs	r2, #56	@ 0x38
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025e4:	4b7f      	ldr	r3, [pc, #508]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	2203      	movs	r2, #3
 80025ea:	4013      	ands	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	2b10      	cmp	r3, #16
 80025f2:	d102      	bne.n	80025fa <HAL_RCC_OscConfig+0x146>
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d002      	beq.n	8002600 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d135      	bne.n	800266c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002600:	4b78      	ldr	r3, [pc, #480]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	2380      	movs	r3, #128	@ 0x80
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	4013      	ands	r3, r2
 800260a:	d005      	beq.n	8002618 <HAL_RCC_OscConfig+0x164>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e2a7      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002618:	4b72      	ldr	r3, [pc, #456]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	4a74      	ldr	r2, [pc, #464]	@ (80027f0 <HAL_RCC_OscConfig+0x33c>)
 800261e:	4013      	ands	r3, r2
 8002620:	0019      	movs	r1, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	021a      	lsls	r2, r3, #8
 8002628:	4b6e      	ldr	r3, [pc, #440]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800262a:	430a      	orrs	r2, r1
 800262c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d112      	bne.n	800265a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002634:	4b6b      	ldr	r3, [pc, #428]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a6e      	ldr	r2, [pc, #440]	@ (80027f4 <HAL_RCC_OscConfig+0x340>)
 800263a:	4013      	ands	r3, r2
 800263c:	0019      	movs	r1, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691a      	ldr	r2, [r3, #16]
 8002642:	4b68      	ldr	r3, [pc, #416]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002644:	430a      	orrs	r2, r1
 8002646:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002648:	4b66      	ldr	r3, [pc, #408]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	0adb      	lsrs	r3, r3, #11
 800264e:	2207      	movs	r2, #7
 8002650:	4013      	ands	r3, r2
 8002652:	4a69      	ldr	r2, [pc, #420]	@ (80027f8 <HAL_RCC_OscConfig+0x344>)
 8002654:	40da      	lsrs	r2, r3
 8002656:	4b69      	ldr	r3, [pc, #420]	@ (80027fc <HAL_RCC_OscConfig+0x348>)
 8002658:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800265a:	4b69      	ldr	r3, [pc, #420]	@ (8002800 <HAL_RCC_OscConfig+0x34c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0018      	movs	r0, r3
 8002660:	f7ff f890 	bl	8001784 <HAL_InitTick>
 8002664:	1e03      	subs	r3, r0, #0
 8002666:	d051      	beq.n	800270c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e27d      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d030      	beq.n	80026d6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002674:	4b5b      	ldr	r3, [pc, #364]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a5e      	ldr	r2, [pc, #376]	@ (80027f4 <HAL_RCC_OscConfig+0x340>)
 800267a:	4013      	ands	r3, r2
 800267c:	0019      	movs	r1, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	4b58      	ldr	r3, [pc, #352]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002688:	4b56      	ldr	r3, [pc, #344]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b55      	ldr	r3, [pc, #340]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	0049      	lsls	r1, r1, #1
 8002692:	430a      	orrs	r2, r1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002696:	f7ff f8d1 	bl	800183c <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a0:	f7ff f8cc 	bl	800183c <HAL_GetTick>
 80026a4:	0002      	movs	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e25a      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026b2:	4b4c      	ldr	r3, [pc, #304]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	2380      	movs	r3, #128	@ 0x80
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4013      	ands	r3, r2
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026be:	4b49      	ldr	r3, [pc, #292]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	4a4b      	ldr	r2, [pc, #300]	@ (80027f0 <HAL_RCC_OscConfig+0x33c>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	021a      	lsls	r2, r3, #8
 80026ce:	4b45      	ldr	r3, [pc, #276]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80026d0:	430a      	orrs	r2, r1
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	e01b      	b.n	800270e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80026d6:	4b43      	ldr	r3, [pc, #268]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	4b42      	ldr	r3, [pc, #264]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80026dc:	4949      	ldr	r1, [pc, #292]	@ (8002804 <HAL_RCC_OscConfig+0x350>)
 80026de:	400a      	ands	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e2:	f7ff f8ab 	bl	800183c <HAL_GetTick>
 80026e6:	0003      	movs	r3, r0
 80026e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ec:	f7ff f8a6 	bl	800183c <HAL_GetTick>
 80026f0:	0002      	movs	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e234      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026fe:	4b39      	ldr	r3, [pc, #228]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	4013      	ands	r3, r2
 8002708:	d1f0      	bne.n	80026ec <HAL_RCC_OscConfig+0x238>
 800270a:	e000      	b.n	800270e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800270c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2208      	movs	r2, #8
 8002714:	4013      	ands	r3, r2
 8002716:	d047      	beq.n	80027a8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002718:	4b32      	ldr	r3, [pc, #200]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2238      	movs	r2, #56	@ 0x38
 800271e:	4013      	ands	r3, r2
 8002720:	2b18      	cmp	r3, #24
 8002722:	d10a      	bne.n	800273a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002724:	4b2f      	ldr	r3, [pc, #188]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002728:	2202      	movs	r2, #2
 800272a:	4013      	ands	r3, r2
 800272c:	d03c      	beq.n	80027a8 <HAL_RCC_OscConfig+0x2f4>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d138      	bne.n	80027a8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e216      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d019      	beq.n	8002776 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002742:	4b28      	ldr	r3, [pc, #160]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002744:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002746:	4b27      	ldr	r3, [pc, #156]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002748:	2101      	movs	r1, #1
 800274a:	430a      	orrs	r2, r1
 800274c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7ff f875 	bl	800183c <HAL_GetTick>
 8002752:	0003      	movs	r3, r0
 8002754:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002758:	f7ff f870 	bl	800183c <HAL_GetTick>
 800275c:	0002      	movs	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e1fe      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800276a:	4b1e      	ldr	r3, [pc, #120]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800276c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276e:	2202      	movs	r2, #2
 8002770:	4013      	ands	r3, r2
 8002772:	d0f1      	beq.n	8002758 <HAL_RCC_OscConfig+0x2a4>
 8002774:	e018      	b.n	80027a8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002776:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 8002778:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800277a:	4b1a      	ldr	r3, [pc, #104]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 800277c:	2101      	movs	r1, #1
 800277e:	438a      	bics	r2, r1
 8002780:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002782:	f7ff f85b 	bl	800183c <HAL_GetTick>
 8002786:	0003      	movs	r3, r0
 8002788:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800278c:	f7ff f856 	bl	800183c <HAL_GetTick>
 8002790:	0002      	movs	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e1e4      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800279e:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80027a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a2:	2202      	movs	r2, #2
 80027a4:	4013      	ands	r3, r2
 80027a6:	d1f1      	bne.n	800278c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2204      	movs	r2, #4
 80027ae:	4013      	ands	r3, r2
 80027b0:	d100      	bne.n	80027b4 <HAL_RCC_OscConfig+0x300>
 80027b2:	e0c7      	b.n	8002944 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b4:	231f      	movs	r3, #31
 80027b6:	18fb      	adds	r3, r7, r3
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80027bc:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2238      	movs	r2, #56	@ 0x38
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b20      	cmp	r3, #32
 80027c6:	d11f      	bne.n	8002808 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80027c8:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <HAL_RCC_OscConfig+0x330>)
 80027ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027cc:	2202      	movs	r2, #2
 80027ce:	4013      	ands	r3, r2
 80027d0:	d100      	bne.n	80027d4 <HAL_RCC_OscConfig+0x320>
 80027d2:	e0b7      	b.n	8002944 <HAL_RCC_OscConfig+0x490>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d000      	beq.n	80027de <HAL_RCC_OscConfig+0x32a>
 80027dc:	e0b2      	b.n	8002944 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e1c2      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
 80027e2:	46c0      	nop			@ (mov r8, r8)
 80027e4:	40021000 	.word	0x40021000
 80027e8:	fffeffff 	.word	0xfffeffff
 80027ec:	fffbffff 	.word	0xfffbffff
 80027f0:	ffff80ff 	.word	0xffff80ff
 80027f4:	ffffc7ff 	.word	0xffffc7ff
 80027f8:	00f42400 	.word	0x00f42400
 80027fc:	20000078 	.word	0x20000078
 8002800:	2000007c 	.word	0x2000007c
 8002804:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002808:	4bb5      	ldr	r3, [pc, #724]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800280a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	055b      	lsls	r3, r3, #21
 8002810:	4013      	ands	r3, r2
 8002812:	d101      	bne.n	8002818 <HAL_RCC_OscConfig+0x364>
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <HAL_RCC_OscConfig+0x366>
 8002818:	2300      	movs	r3, #0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d011      	beq.n	8002842 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800281e:	4bb0      	ldr	r3, [pc, #704]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002822:	4baf      	ldr	r3, [pc, #700]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002824:	2180      	movs	r1, #128	@ 0x80
 8002826:	0549      	lsls	r1, r1, #21
 8002828:	430a      	orrs	r2, r1
 800282a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800282c:	4bac      	ldr	r3, [pc, #688]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800282e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002830:	2380      	movs	r3, #128	@ 0x80
 8002832:	055b      	lsls	r3, r3, #21
 8002834:	4013      	ands	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800283a:	231f      	movs	r3, #31
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	2201      	movs	r2, #1
 8002840:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002842:	4ba8      	ldr	r3, [pc, #672]	@ (8002ae4 <HAL_RCC_OscConfig+0x630>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	2380      	movs	r3, #128	@ 0x80
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	4013      	ands	r3, r2
 800284c:	d11a      	bne.n	8002884 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800284e:	4ba5      	ldr	r3, [pc, #660]	@ (8002ae4 <HAL_RCC_OscConfig+0x630>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	4ba4      	ldr	r3, [pc, #656]	@ (8002ae4 <HAL_RCC_OscConfig+0x630>)
 8002854:	2180      	movs	r1, #128	@ 0x80
 8002856:	0049      	lsls	r1, r1, #1
 8002858:	430a      	orrs	r2, r1
 800285a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800285c:	f7fe ffee 	bl	800183c <HAL_GetTick>
 8002860:	0003      	movs	r3, r0
 8002862:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002866:	f7fe ffe9 	bl	800183c <HAL_GetTick>
 800286a:	0002      	movs	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e177      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002878:	4b9a      	ldr	r3, [pc, #616]	@ (8002ae4 <HAL_RCC_OscConfig+0x630>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	2380      	movs	r3, #128	@ 0x80
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4013      	ands	r3, r2
 8002882:	d0f0      	beq.n	8002866 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d106      	bne.n	800289a <HAL_RCC_OscConfig+0x3e6>
 800288c:	4b94      	ldr	r3, [pc, #592]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800288e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002890:	4b93      	ldr	r3, [pc, #588]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002892:	2101      	movs	r1, #1
 8002894:	430a      	orrs	r2, r1
 8002896:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002898:	e01c      	b.n	80028d4 <HAL_RCC_OscConfig+0x420>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b05      	cmp	r3, #5
 80028a0:	d10c      	bne.n	80028bc <HAL_RCC_OscConfig+0x408>
 80028a2:	4b8f      	ldr	r3, [pc, #572]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028a6:	4b8e      	ldr	r3, [pc, #568]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028a8:	2104      	movs	r1, #4
 80028aa:	430a      	orrs	r2, r1
 80028ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028ae:	4b8c      	ldr	r3, [pc, #560]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028b2:	4b8b      	ldr	r3, [pc, #556]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028b4:	2101      	movs	r1, #1
 80028b6:	430a      	orrs	r2, r1
 80028b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028ba:	e00b      	b.n	80028d4 <HAL_RCC_OscConfig+0x420>
 80028bc:	4b88      	ldr	r3, [pc, #544]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028c0:	4b87      	ldr	r3, [pc, #540]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028c2:	2101      	movs	r1, #1
 80028c4:	438a      	bics	r2, r1
 80028c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028c8:	4b85      	ldr	r3, [pc, #532]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028cc:	4b84      	ldr	r3, [pc, #528]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028ce:	2104      	movs	r1, #4
 80028d0:	438a      	bics	r2, r1
 80028d2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d014      	beq.n	8002906 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028dc:	f7fe ffae 	bl	800183c <HAL_GetTick>
 80028e0:	0003      	movs	r3, r0
 80028e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e4:	e009      	b.n	80028fa <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e6:	f7fe ffa9 	bl	800183c <HAL_GetTick>
 80028ea:	0002      	movs	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	4a7d      	ldr	r2, [pc, #500]	@ (8002ae8 <HAL_RCC_OscConfig+0x634>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e136      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028fa:	4b79      	ldr	r3, [pc, #484]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80028fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028fe:	2202      	movs	r2, #2
 8002900:	4013      	ands	r3, r2
 8002902:	d0f0      	beq.n	80028e6 <HAL_RCC_OscConfig+0x432>
 8002904:	e013      	b.n	800292e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002906:	f7fe ff99 	bl	800183c <HAL_GetTick>
 800290a:	0003      	movs	r3, r0
 800290c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800290e:	e009      	b.n	8002924 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002910:	f7fe ff94 	bl	800183c <HAL_GetTick>
 8002914:	0002      	movs	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	4a73      	ldr	r2, [pc, #460]	@ (8002ae8 <HAL_RCC_OscConfig+0x634>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e121      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002924:	4b6e      	ldr	r3, [pc, #440]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2202      	movs	r2, #2
 800292a:	4013      	ands	r3, r2
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800292e:	231f      	movs	r3, #31
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d105      	bne.n	8002944 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002938:	4b69      	ldr	r3, [pc, #420]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800293a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800293c:	4b68      	ldr	r3, [pc, #416]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800293e:	496b      	ldr	r1, [pc, #428]	@ (8002aec <HAL_RCC_OscConfig+0x638>)
 8002940:	400a      	ands	r2, r1
 8002942:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2220      	movs	r2, #32
 800294a:	4013      	ands	r3, r2
 800294c:	d039      	beq.n	80029c2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d01b      	beq.n	800298e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002956:	4b62      	ldr	r3, [pc, #392]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	4b61      	ldr	r3, [pc, #388]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 800295c:	2180      	movs	r1, #128	@ 0x80
 800295e:	03c9      	lsls	r1, r1, #15
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002964:	f7fe ff6a 	bl	800183c <HAL_GetTick>
 8002968:	0003      	movs	r3, r0
 800296a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800296e:	f7fe ff65 	bl	800183c <HAL_GetTick>
 8002972:	0002      	movs	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e0f3      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002980:	4b57      	ldr	r3, [pc, #348]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	@ 0x80
 8002986:	041b      	lsls	r3, r3, #16
 8002988:	4013      	ands	r3, r2
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x4ba>
 800298c:	e019      	b.n	80029c2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800298e:	4b54      	ldr	r3, [pc, #336]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	4b53      	ldr	r3, [pc, #332]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002994:	4956      	ldr	r1, [pc, #344]	@ (8002af0 <HAL_RCC_OscConfig+0x63c>)
 8002996:	400a      	ands	r2, r1
 8002998:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299a:	f7fe ff4f 	bl	800183c <HAL_GetTick>
 800299e:	0003      	movs	r3, r0
 80029a0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a4:	f7fe ff4a 	bl	800183c <HAL_GetTick>
 80029a8:	0002      	movs	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e0d8      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80029b6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	2380      	movs	r3, #128	@ 0x80
 80029bc:	041b      	lsls	r3, r3, #16
 80029be:	4013      	ands	r3, r2
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d100      	bne.n	80029cc <HAL_RCC_OscConfig+0x518>
 80029ca:	e0cc      	b.n	8002b66 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029cc:	4b44      	ldr	r3, [pc, #272]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2238      	movs	r2, #56	@ 0x38
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b10      	cmp	r3, #16
 80029d6:	d100      	bne.n	80029da <HAL_RCC_OscConfig+0x526>
 80029d8:	e07b      	b.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d156      	bne.n	8002a90 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 80029e8:	4942      	ldr	r1, [pc, #264]	@ (8002af4 <HAL_RCC_OscConfig+0x640>)
 80029ea:	400a      	ands	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ee:	f7fe ff25 	bl	800183c <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe ff20 	bl	800183c <HAL_GetTick>
 80029fc:	0002      	movs	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e0ae      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a0a:	4b35      	ldr	r3, [pc, #212]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	2380      	movs	r3, #128	@ 0x80
 8002a10:	049b      	lsls	r3, r3, #18
 8002a12:	4013      	ands	r3, r2
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a16:	4b32      	ldr	r3, [pc, #200]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	4a37      	ldr	r2, [pc, #220]	@ (8002af8 <HAL_RCC_OscConfig+0x644>)
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	431a      	orrs	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	431a      	orrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a42:	431a      	orrs	r2, r3
 8002a44:	4b26      	ldr	r3, [pc, #152]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a46:	430a      	orrs	r2, r1
 8002a48:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a4a:	4b25      	ldr	r3, [pc, #148]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	4b24      	ldr	r3, [pc, #144]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a50:	2180      	movs	r1, #128	@ 0x80
 8002a52:	0449      	lsls	r1, r1, #17
 8002a54:	430a      	orrs	r2, r1
 8002a56:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	4b20      	ldr	r3, [pc, #128]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a5e:	2180      	movs	r1, #128	@ 0x80
 8002a60:	0549      	lsls	r1, r1, #21
 8002a62:	430a      	orrs	r2, r1
 8002a64:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a66:	f7fe fee9 	bl	800183c <HAL_GetTick>
 8002a6a:	0003      	movs	r3, r0
 8002a6c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a70:	f7fe fee4 	bl	800183c <HAL_GetTick>
 8002a74:	0002      	movs	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e072      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a82:	4b17      	ldr	r3, [pc, #92]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	2380      	movs	r3, #128	@ 0x80
 8002a88:	049b      	lsls	r3, r3, #18
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d0f0      	beq.n	8002a70 <HAL_RCC_OscConfig+0x5bc>
 8002a8e:	e06a      	b.n	8002b66 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a90:	4b13      	ldr	r3, [pc, #76]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4b12      	ldr	r3, [pc, #72]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a96:	4917      	ldr	r1, [pc, #92]	@ (8002af4 <HAL_RCC_OscConfig+0x640>)
 8002a98:	400a      	ands	r2, r1
 8002a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9c:	f7fe fece 	bl	800183c <HAL_GetTick>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa6:	f7fe fec9 	bl	800183c <HAL_GetTick>
 8002aaa:	0002      	movs	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e057      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab8:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	2380      	movs	r3, #128	@ 0x80
 8002abe:	049b      	lsls	r3, r3, #18
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d1f0      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002ac4:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002ac6:	68da      	ldr	r2, [r3, #12]
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002aca:	490c      	ldr	r1, [pc, #48]	@ (8002afc <HAL_RCC_OscConfig+0x648>)
 8002acc:	400a      	ands	r2, r1
 8002ace:	60da      	str	r2, [r3, #12]
 8002ad0:	e049      	b.n	8002b66 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d112      	bne.n	8002b00 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e044      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	00001388 	.word	0x00001388
 8002aec:	efffffff 	.word	0xefffffff
 8002af0:	ffbfffff 	.word	0xffbfffff
 8002af4:	feffffff 	.word	0xfeffffff
 8002af8:	11c1808c 	.word	0x11c1808c
 8002afc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002b00:	4b1b      	ldr	r3, [pc, #108]	@ (8002b70 <HAL_RCC_OscConfig+0x6bc>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2203      	movs	r2, #3
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d126      	bne.n	8002b62 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2270      	movs	r2, #112	@ 0x70
 8002b18:	401a      	ands	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d11f      	bne.n	8002b62 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	23fe      	movs	r3, #254	@ 0xfe
 8002b26:	01db      	lsls	r3, r3, #7
 8002b28:	401a      	ands	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d116      	bne.n	8002b62 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	23f8      	movs	r3, #248	@ 0xf8
 8002b38:	039b      	lsls	r3, r3, #14
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d10e      	bne.n	8002b62 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	23e0      	movs	r3, #224	@ 0xe0
 8002b48:	051b      	lsls	r3, r3, #20
 8002b4a:	401a      	ands	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d106      	bne.n	8002b62 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	0f5b      	lsrs	r3, r3, #29
 8002b58:	075a      	lsls	r2, r3, #29
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d001      	beq.n	8002b66 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	0018      	movs	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b008      	add	sp, #32
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40021000 	.word	0x40021000

08002b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e0e9      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b88:	4b76      	ldr	r3, [pc, #472]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2207      	movs	r2, #7
 8002b8e:	4013      	ands	r3, r2
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d91e      	bls.n	8002bd4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b73      	ldr	r3, [pc, #460]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2207      	movs	r2, #7
 8002b9c:	4393      	bics	r3, r2
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	4b70      	ldr	r3, [pc, #448]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ba8:	f7fe fe48 	bl	800183c <HAL_GetTick>
 8002bac:	0003      	movs	r3, r0
 8002bae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bb0:	e009      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb2:	f7fe fe43 	bl	800183c <HAL_GetTick>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f4>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e0ca      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bc6:	4b67      	ldr	r3, [pc, #412]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2207      	movs	r2, #7
 8002bcc:	4013      	ands	r3, r2
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d1ee      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2202      	movs	r2, #2
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d015      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2204      	movs	r2, #4
 8002be4:	4013      	ands	r3, r2
 8002be6:	d006      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002be8:	4b60      	ldr	r3, [pc, #384]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	4b5f      	ldr	r3, [pc, #380]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002bee:	21e0      	movs	r1, #224	@ 0xe0
 8002bf0:	01c9      	lsls	r1, r1, #7
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	4a5d      	ldr	r2, [pc, #372]	@ (8002d70 <HAL_RCC_ClockConfig+0x1fc>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	4b59      	ldr	r3, [pc, #356]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	4013      	ands	r3, r2
 8002c12:	d057      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1c:	4b53      	ldr	r3, [pc, #332]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	029b      	lsls	r3, r3, #10
 8002c24:	4013      	ands	r3, r2
 8002c26:	d12b      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e097      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c34:	4b4d      	ldr	r3, [pc, #308]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	2380      	movs	r3, #128	@ 0x80
 8002c3a:	049b      	lsls	r3, r3, #18
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d11f      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e08b      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c4c:	4b47      	ldr	r3, [pc, #284]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	2380      	movs	r3, #128	@ 0x80
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	4013      	ands	r3, r2
 8002c56:	d113      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e07f      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d106      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c64:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c68:	2202      	movs	r2, #2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d108      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e074      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c72:	4b3e      	ldr	r3, [pc, #248]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c76:	2202      	movs	r2, #2
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e06d      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c80:	4b3a      	ldr	r3, [pc, #232]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	2207      	movs	r2, #7
 8002c86:	4393      	bics	r3, r2
 8002c88:	0019      	movs	r1, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	4b37      	ldr	r3, [pc, #220]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c90:	430a      	orrs	r2, r1
 8002c92:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c94:	f7fe fdd2 	bl	800183c <HAL_GetTick>
 8002c98:	0003      	movs	r3, r0
 8002c9a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9c:	e009      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9e:	f7fe fdcd 	bl	800183c <HAL_GetTick>
 8002ca2:	0002      	movs	r2, r0
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f4>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e054      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	2238      	movs	r2, #56	@ 0x38
 8002cb8:	401a      	ands	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d1ec      	bne.n	8002c9e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cc4:	4b27      	ldr	r3, [pc, #156]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2207      	movs	r2, #7
 8002cca:	4013      	ands	r3, r2
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d21e      	bcs.n	8002d10 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd2:	4b24      	ldr	r3, [pc, #144]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2207      	movs	r2, #7
 8002cd8:	4393      	bics	r3, r2
 8002cda:	0019      	movs	r1, r3
 8002cdc:	4b21      	ldr	r3, [pc, #132]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ce4:	f7fe fdaa 	bl	800183c <HAL_GetTick>
 8002ce8:	0003      	movs	r3, r0
 8002cea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cec:	e009      	b.n	8002d02 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cee:	f7fe fda5 	bl	800183c <HAL_GetTick>
 8002cf2:	0002      	movs	r2, r0
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f4>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e02c      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d02:	4b18      	ldr	r3, [pc, #96]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2207      	movs	r2, #7
 8002d08:	4013      	ands	r3, r2
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d1ee      	bne.n	8002cee <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2204      	movs	r2, #4
 8002d16:	4013      	ands	r3, r2
 8002d18:	d009      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d1a:	4b14      	ldr	r3, [pc, #80]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	4a15      	ldr	r2, [pc, #84]	@ (8002d74 <HAL_RCC_ClockConfig+0x200>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	4b10      	ldr	r3, [pc, #64]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d2e:	f000 f829 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 8002d32:	0001      	movs	r1, r0
 8002d34:	4b0d      	ldr	r3, [pc, #52]	@ (8002d6c <HAL_RCC_ClockConfig+0x1f8>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	220f      	movs	r2, #15
 8002d3c:	401a      	ands	r2, r3
 8002d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d78 <HAL_RCC_ClockConfig+0x204>)
 8002d40:	0092      	lsls	r2, r2, #2
 8002d42:	58d3      	ldr	r3, [r2, r3]
 8002d44:	221f      	movs	r2, #31
 8002d46:	4013      	ands	r3, r2
 8002d48:	000a      	movs	r2, r1
 8002d4a:	40da      	lsrs	r2, r3
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <HAL_RCC_ClockConfig+0x208>)
 8002d4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d50:	4b0b      	ldr	r3, [pc, #44]	@ (8002d80 <HAL_RCC_ClockConfig+0x20c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f7fe fd15 	bl	8001784 <HAL_InitTick>
 8002d5a:	0003      	movs	r3, r0
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b004      	add	sp, #16
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40022000 	.word	0x40022000
 8002d68:	00001388 	.word	0x00001388
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	fffff0ff 	.word	0xfffff0ff
 8002d74:	ffff8fff 	.word	0xffff8fff
 8002d78:	08004f50 	.word	0x08004f50
 8002d7c:	20000078 	.word	0x20000078
 8002d80:	2000007c 	.word	0x2000007c

08002d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d8a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2238      	movs	r2, #56	@ 0x38
 8002d90:	4013      	ands	r3, r2
 8002d92:	d10f      	bne.n	8002db4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002d94:	4b39      	ldr	r3, [pc, #228]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	0adb      	lsrs	r3, r3, #11
 8002d9a:	2207      	movs	r2, #7
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	2201      	movs	r2, #1
 8002da0:	409a      	lsls	r2, r3
 8002da2:	0013      	movs	r3, r2
 8002da4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002da6:	6839      	ldr	r1, [r7, #0]
 8002da8:	4835      	ldr	r0, [pc, #212]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002daa:	f7fd f9ab 	bl	8000104 <__udivsi3>
 8002dae:	0003      	movs	r3, r0
 8002db0:	613b      	str	r3, [r7, #16]
 8002db2:	e05d      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002db4:	4b31      	ldr	r3, [pc, #196]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2238      	movs	r2, #56	@ 0x38
 8002dba:	4013      	ands	r3, r2
 8002dbc:	2b08      	cmp	r3, #8
 8002dbe:	d102      	bne.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002dc0:	4b30      	ldr	r3, [pc, #192]	@ (8002e84 <HAL_RCC_GetSysClockFreq+0x100>)
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	e054      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2238      	movs	r2, #56	@ 0x38
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b10      	cmp	r3, #16
 8002dd0:	d138      	bne.n	8002e44 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ddc:	4b27      	ldr	r3, [pc, #156]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	2207      	movs	r2, #7
 8002de4:	4013      	ands	r3, r2
 8002de6:	3301      	adds	r3, #1
 8002de8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d10d      	bne.n	8002e0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002df0:	68b9      	ldr	r1, [r7, #8]
 8002df2:	4824      	ldr	r0, [pc, #144]	@ (8002e84 <HAL_RCC_GetSysClockFreq+0x100>)
 8002df4:	f7fd f986 	bl	8000104 <__udivsi3>
 8002df8:	0003      	movs	r3, r0
 8002dfa:	0019      	movs	r1, r3
 8002dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	0a1b      	lsrs	r3, r3, #8
 8002e02:	227f      	movs	r2, #127	@ 0x7f
 8002e04:	4013      	ands	r3, r2
 8002e06:	434b      	muls	r3, r1
 8002e08:	617b      	str	r3, [r7, #20]
        break;
 8002e0a:	e00d      	b.n	8002e28 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	481c      	ldr	r0, [pc, #112]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e10:	f7fd f978 	bl	8000104 <__udivsi3>
 8002e14:	0003      	movs	r3, r0
 8002e16:	0019      	movs	r1, r3
 8002e18:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	0a1b      	lsrs	r3, r3, #8
 8002e1e:	227f      	movs	r2, #127	@ 0x7f
 8002e20:	4013      	ands	r3, r2
 8002e22:	434b      	muls	r3, r1
 8002e24:	617b      	str	r3, [r7, #20]
        break;
 8002e26:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e28:	4b14      	ldr	r3, [pc, #80]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	0f5b      	lsrs	r3, r3, #29
 8002e2e:	2207      	movs	r2, #7
 8002e30:	4013      	ands	r3, r2
 8002e32:	3301      	adds	r3, #1
 8002e34:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	6978      	ldr	r0, [r7, #20]
 8002e3a:	f7fd f963 	bl	8000104 <__udivsi3>
 8002e3e:	0003      	movs	r3, r0
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	e015      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e44:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2238      	movs	r2, #56	@ 0x38
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b20      	cmp	r3, #32
 8002e4e:	d103      	bne.n	8002e58 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002e50:	2380      	movs	r3, #128	@ 0x80
 8002e52:	021b      	lsls	r3, r3, #8
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	e00b      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e58:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2238      	movs	r2, #56	@ 0x38
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b18      	cmp	r3, #24
 8002e62:	d103      	bne.n	8002e6c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e64:	23fa      	movs	r3, #250	@ 0xfa
 8002e66:	01db      	lsls	r3, r3, #7
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	e001      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e70:	693b      	ldr	r3, [r7, #16]
}
 8002e72:	0018      	movs	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b006      	add	sp, #24
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	00f42400 	.word	0x00f42400
 8002e84:	007a1200 	.word	0x007a1200

08002e88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e8c:	4b02      	ldr	r3, [pc, #8]	@ (8002e98 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
}
 8002e90:	0018      	movs	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	20000078 	.word	0x20000078

08002e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e9c:	b5b0      	push	{r4, r5, r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002ea0:	f7ff fff2 	bl	8002e88 <HAL_RCC_GetHCLKFreq>
 8002ea4:	0004      	movs	r4, r0
 8002ea6:	f7ff faf9 	bl	800249c <LL_RCC_GetAPB1Prescaler>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	0b1a      	lsrs	r2, r3, #12
 8002eae:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eb0:	0092      	lsls	r2, r2, #2
 8002eb2:	58d3      	ldr	r3, [r2, r3]
 8002eb4:	221f      	movs	r2, #31
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	40dc      	lsrs	r4, r3
 8002eba:	0023      	movs	r3, r4
}
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	08004f90 	.word	0x08004f90

08002ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002ed0:	2313      	movs	r3, #19
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ed8:	2312      	movs	r3, #18
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	2380      	movs	r3, #128	@ 0x80
 8002ee6:	029b      	lsls	r3, r3, #10
 8002ee8:	4013      	ands	r3, r2
 8002eea:	d100      	bne.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002eec:	e0ad      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eee:	2011      	movs	r0, #17
 8002ef0:	183b      	adds	r3, r7, r0
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ef6:	4b47      	ldr	r3, [pc, #284]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002ef8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002efa:	2380      	movs	r3, #128	@ 0x80
 8002efc:	055b      	lsls	r3, r3, #21
 8002efe:	4013      	ands	r3, r2
 8002f00:	d110      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f02:	4b44      	ldr	r3, [pc, #272]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f06:	4b43      	ldr	r3, [pc, #268]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f08:	2180      	movs	r1, #128	@ 0x80
 8002f0a:	0549      	lsls	r1, r1, #21
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f10:	4b40      	ldr	r3, [pc, #256]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f14:	2380      	movs	r3, #128	@ 0x80
 8002f16:	055b      	lsls	r3, r3, #21
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1e:	183b      	adds	r3, r7, r0
 8002f20:	2201      	movs	r2, #1
 8002f22:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f24:	4b3c      	ldr	r3, [pc, #240]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	4b3b      	ldr	r3, [pc, #236]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002f2a:	2180      	movs	r1, #128	@ 0x80
 8002f2c:	0049      	lsls	r1, r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f32:	f7fe fc83 	bl	800183c <HAL_GetTick>
 8002f36:	0003      	movs	r3, r0
 8002f38:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f3c:	f7fe fc7e 	bl	800183c <HAL_GetTick>
 8002f40:	0002      	movs	r2, r0
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d904      	bls.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002f4a:	2313      	movs	r3, #19
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	2203      	movs	r2, #3
 8002f50:	701a      	strb	r2, [r3, #0]
        break;
 8002f52:	e005      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f54:	4b30      	ldr	r3, [pc, #192]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d0ed      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002f60:	2313      	movs	r3, #19
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d15e      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f6e:	23c0      	movs	r3, #192	@ 0xc0
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4013      	ands	r3, r2
 8002f74:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d019      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d014      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f86:	4b23      	ldr	r3, [pc, #140]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	4a24      	ldr	r2, [pc, #144]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f90:	4b20      	ldr	r3, [pc, #128]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f94:	4b1f      	ldr	r3, [pc, #124]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f96:	2180      	movs	r1, #128	@ 0x80
 8002f98:	0249      	lsls	r1, r1, #9
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002fa0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002fa4:	491e      	ldr	r1, [pc, #120]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002faa:	4b1a      	ldr	r3, [pc, #104]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d016      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb8:	f7fe fc40 	bl	800183c <HAL_GetTick>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fc0:	e00c      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc2:	f7fe fc3b 	bl	800183c <HAL_GetTick>
 8002fc6:	0002      	movs	r2, r0
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	4a15      	ldr	r2, [pc, #84]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d904      	bls.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002fd2:	2313      	movs	r3, #19
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	701a      	strb	r2, [r3, #0]
            break;
 8002fda:	e004      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d0ed      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002fe6:	2313      	movs	r3, #19
 8002fe8:	18fb      	adds	r3, r7, r3
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10a      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff4:	4a09      	ldr	r2, [pc, #36]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	0019      	movs	r1, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ffe:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003000:	430a      	orrs	r2, r1
 8003002:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003004:	e016      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003006:	2312      	movs	r3, #18
 8003008:	18fb      	adds	r3, r7, r3
 800300a:	2213      	movs	r2, #19
 800300c:	18ba      	adds	r2, r7, r2
 800300e:	7812      	ldrb	r2, [r2, #0]
 8003010:	701a      	strb	r2, [r3, #0]
 8003012:	e00f      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003014:	40021000 	.word	0x40021000
 8003018:	40007000 	.word	0x40007000
 800301c:	fffffcff 	.word	0xfffffcff
 8003020:	fffeffff 	.word	0xfffeffff
 8003024:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003028:	2312      	movs	r3, #18
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	2213      	movs	r2, #19
 800302e:	18ba      	adds	r2, r7, r2
 8003030:	7812      	ldrb	r2, [r2, #0]
 8003032:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003034:	2311      	movs	r3, #17
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d105      	bne.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303e:	4bb6      	ldr	r3, [pc, #728]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003040:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003042:	4bb5      	ldr	r3, [pc, #724]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003044:	49b5      	ldr	r1, [pc, #724]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8003046:	400a      	ands	r2, r1
 8003048:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2201      	movs	r2, #1
 8003050:	4013      	ands	r3, r2
 8003052:	d009      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003054:	4bb0      	ldr	r3, [pc, #704]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003058:	2203      	movs	r2, #3
 800305a:	4393      	bics	r3, r2
 800305c:	0019      	movs	r1, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	4bad      	ldr	r3, [pc, #692]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003064:	430a      	orrs	r2, r1
 8003066:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2202      	movs	r2, #2
 800306e:	4013      	ands	r3, r2
 8003070:	d009      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003072:	4ba9      	ldr	r3, [pc, #676]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003076:	220c      	movs	r2, #12
 8003078:	4393      	bics	r3, r2
 800307a:	0019      	movs	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	4ba5      	ldr	r3, [pc, #660]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003082:	430a      	orrs	r2, r1
 8003084:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2204      	movs	r2, #4
 800308c:	4013      	ands	r3, r2
 800308e:	d009      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003090:	4ba1      	ldr	r3, [pc, #644]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003094:	2230      	movs	r2, #48	@ 0x30
 8003096:	4393      	bics	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	4b9e      	ldr	r3, [pc, #632]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030a0:	430a      	orrs	r2, r1
 80030a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2210      	movs	r2, #16
 80030aa:	4013      	ands	r3, r2
 80030ac:	d009      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030ae:	4b9a      	ldr	r3, [pc, #616]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b2:	4a9b      	ldr	r2, [pc, #620]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	0019      	movs	r1, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	4b96      	ldr	r3, [pc, #600]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030be:	430a      	orrs	r2, r1
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	2380      	movs	r3, #128	@ 0x80
 80030c8:	015b      	lsls	r3, r3, #5
 80030ca:	4013      	ands	r3, r2
 80030cc:	d009      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80030ce:	4b92      	ldr	r3, [pc, #584]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d2:	4a94      	ldr	r2, [pc, #592]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	0019      	movs	r1, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030de:	430a      	orrs	r2, r1
 80030e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	2380      	movs	r3, #128	@ 0x80
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4013      	ands	r3, r2
 80030ec:	d009      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030ee:	4b8a      	ldr	r3, [pc, #552]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f2:	4a8d      	ldr	r2, [pc, #564]	@ (8003328 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	0019      	movs	r1, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030fc:	4b86      	ldr	r3, [pc, #536]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030fe:	430a      	orrs	r2, r1
 8003100:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4013      	ands	r3, r2
 800310c:	d009      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800310e:	4b82      	ldr	r3, [pc, #520]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003112:	4a86      	ldr	r2, [pc, #536]	@ (800332c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003114:	4013      	ands	r3, r2
 8003116:	0019      	movs	r1, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311c:	4b7e      	ldr	r3, [pc, #504]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800311e:	430a      	orrs	r2, r1
 8003120:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2220      	movs	r2, #32
 8003128:	4013      	ands	r3, r2
 800312a:	d009      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800312c:	4b7a      	ldr	r3, [pc, #488]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800312e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003130:	4a7f      	ldr	r2, [pc, #508]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003132:	4013      	ands	r3, r2
 8003134:	0019      	movs	r1, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	699a      	ldr	r2, [r3, #24]
 800313a:	4b77      	ldr	r3, [pc, #476]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800313c:	430a      	orrs	r2, r1
 800313e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2240      	movs	r2, #64	@ 0x40
 8003146:	4013      	ands	r3, r2
 8003148:	d009      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800314a:	4b73      	ldr	r3, [pc, #460]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800314c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800314e:	4a79      	ldr	r2, [pc, #484]	@ (8003334 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003150:	4013      	ands	r3, r2
 8003152:	0019      	movs	r1, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69da      	ldr	r2, [r3, #28]
 8003158:	4b6f      	ldr	r3, [pc, #444]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800315a:	430a      	orrs	r2, r1
 800315c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	2380      	movs	r3, #128	@ 0x80
 8003164:	01db      	lsls	r3, r3, #7
 8003166:	4013      	ands	r3, r2
 8003168:	d015      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800316a:	4b6b      	ldr	r3, [pc, #428]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800316c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	0899      	lsrs	r1, r3, #2
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003176:	4b68      	ldr	r3, [pc, #416]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003178:	430a      	orrs	r2, r1
 800317a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003180:	2380      	movs	r3, #128	@ 0x80
 8003182:	05db      	lsls	r3, r3, #23
 8003184:	429a      	cmp	r2, r3
 8003186:	d106      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003188:	4b63      	ldr	r3, [pc, #396]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	4b62      	ldr	r3, [pc, #392]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800318e:	2180      	movs	r1, #128	@ 0x80
 8003190:	0249      	lsls	r1, r1, #9
 8003192:	430a      	orrs	r2, r1
 8003194:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	2380      	movs	r3, #128	@ 0x80
 800319c:	031b      	lsls	r3, r3, #12
 800319e:	4013      	ands	r3, r2
 80031a0:	d009      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a6:	2240      	movs	r2, #64	@ 0x40
 80031a8:	4393      	bics	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031b0:	4b59      	ldr	r3, [pc, #356]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031b2:	430a      	orrs	r2, r1
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	039b      	lsls	r3, r3, #14
 80031be:	4013      	ands	r3, r2
 80031c0:	d016      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80031c2:	4b55      	ldr	r3, [pc, #340]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c6:	4a5c      	ldr	r2, [pc, #368]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	0019      	movs	r1, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031d0:	4b51      	ldr	r3, [pc, #324]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031d2:	430a      	orrs	r2, r1
 80031d4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031da:	2380      	movs	r3, #128	@ 0x80
 80031dc:	03db      	lsls	r3, r3, #15
 80031de:	429a      	cmp	r2, r3
 80031e0:	d106      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80031e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031e8:	2180      	movs	r1, #128	@ 0x80
 80031ea:	0449      	lsls	r1, r1, #17
 80031ec:	430a      	orrs	r2, r1
 80031ee:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	2380      	movs	r3, #128	@ 0x80
 80031f6:	03db      	lsls	r3, r3, #15
 80031f8:	4013      	ands	r3, r2
 80031fa:	d016      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80031fc:	4b46      	ldr	r3, [pc, #280]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80031fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003200:	4a4e      	ldr	r2, [pc, #312]	@ (800333c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003202:	4013      	ands	r3, r2
 8003204:	0019      	movs	r1, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800320a:	4b43      	ldr	r3, [pc, #268]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800320c:	430a      	orrs	r2, r1
 800320e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003214:	2380      	movs	r3, #128	@ 0x80
 8003216:	045b      	lsls	r3, r3, #17
 8003218:	429a      	cmp	r2, r3
 800321a:	d106      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800321c:	4b3e      	ldr	r3, [pc, #248]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800321e:	68da      	ldr	r2, [r3, #12]
 8003220:	4b3d      	ldr	r3, [pc, #244]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003222:	2180      	movs	r1, #128	@ 0x80
 8003224:	0449      	lsls	r1, r1, #17
 8003226:	430a      	orrs	r2, r1
 8003228:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	2380      	movs	r3, #128	@ 0x80
 8003230:	011b      	lsls	r3, r3, #4
 8003232:	4013      	ands	r3, r2
 8003234:	d014      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003236:	4b38      	ldr	r3, [pc, #224]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	2203      	movs	r2, #3
 800323c:	4393      	bics	r3, r2
 800323e:	0019      	movs	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1a      	ldr	r2, [r3, #32]
 8003244:	4b34      	ldr	r3, [pc, #208]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003246:	430a      	orrs	r2, r1
 8003248:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d106      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003252:	4b31      	ldr	r3, [pc, #196]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003254:	68da      	ldr	r2, [r3, #12]
 8003256:	4b30      	ldr	r3, [pc, #192]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003258:	2180      	movs	r1, #128	@ 0x80
 800325a:	0249      	lsls	r1, r1, #9
 800325c:	430a      	orrs	r2, r1
 800325e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	2380      	movs	r3, #128	@ 0x80
 8003266:	019b      	lsls	r3, r3, #6
 8003268:	4013      	ands	r3, r2
 800326a:	d014      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800326c:	4b2a      	ldr	r3, [pc, #168]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800326e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003270:	220c      	movs	r2, #12
 8003272:	4393      	bics	r3, r2
 8003274:	0019      	movs	r1, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800327a:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800327c:	430a      	orrs	r2, r1
 800327e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003284:	2b04      	cmp	r3, #4
 8003286:	d106      	bne.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003288:	4b23      	ldr	r3, [pc, #140]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800328a:	68da      	ldr	r2, [r3, #12]
 800328c:	4b22      	ldr	r3, [pc, #136]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800328e:	2180      	movs	r1, #128	@ 0x80
 8003290:	0249      	lsls	r1, r1, #9
 8003292:	430a      	orrs	r2, r1
 8003294:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	2380      	movs	r3, #128	@ 0x80
 800329c:	045b      	lsls	r3, r3, #17
 800329e:	4013      	ands	r3, r2
 80032a0:	d016      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a6:	4a22      	ldr	r2, [pc, #136]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	0019      	movs	r1, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032b0:	4b19      	ldr	r3, [pc, #100]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032b2:	430a      	orrs	r2, r1
 80032b4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ba:	2380      	movs	r3, #128	@ 0x80
 80032bc:	019b      	lsls	r3, r3, #6
 80032be:	429a      	cmp	r2, r3
 80032c0:	d106      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80032c2:	4b15      	ldr	r3, [pc, #84]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	4b14      	ldr	r3, [pc, #80]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032c8:	2180      	movs	r1, #128	@ 0x80
 80032ca:	0449      	lsls	r1, r1, #17
 80032cc:	430a      	orrs	r2, r1
 80032ce:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	2380      	movs	r3, #128	@ 0x80
 80032d6:	049b      	lsls	r3, r3, #18
 80032d8:	4013      	ands	r3, r2
 80032da:	d016      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e0:	4a10      	ldr	r2, [pc, #64]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	0019      	movs	r1, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032ec:	430a      	orrs	r2, r1
 80032ee:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032f4:	2380      	movs	r3, #128	@ 0x80
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d106      	bne.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80032fc:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032fe:	68da      	ldr	r2, [r3, #12]
 8003300:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003302:	2180      	movs	r1, #128	@ 0x80
 8003304:	0449      	lsls	r1, r1, #17
 8003306:	430a      	orrs	r2, r1
 8003308:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800330a:	2312      	movs	r3, #18
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	781b      	ldrb	r3, [r3, #0]
}
 8003310:	0018      	movs	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	b006      	add	sp, #24
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40021000 	.word	0x40021000
 800331c:	efffffff 	.word	0xefffffff
 8003320:	fffff3ff 	.word	0xfffff3ff
 8003324:	fffffcff 	.word	0xfffffcff
 8003328:	fff3ffff 	.word	0xfff3ffff
 800332c:	ffcfffff 	.word	0xffcfffff
 8003330:	ffffcfff 	.word	0xffffcfff
 8003334:	ffff3fff 	.word	0xffff3fff
 8003338:	ffbfffff 	.word	0xffbfffff
 800333c:	feffffff 	.word	0xfeffffff

08003340 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e046      	b.n	80033e0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2288      	movs	r2, #136	@ 0x88
 8003356:	589b      	ldr	r3, [r3, r2]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d107      	bne.n	800336c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2284      	movs	r2, #132	@ 0x84
 8003360:	2100      	movs	r1, #0
 8003362:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	0018      	movs	r0, r3
 8003368:	f7fd fdc6 	bl	8000ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2288      	movs	r2, #136	@ 0x88
 8003370:	2124      	movs	r1, #36	@ 0x24
 8003372:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2101      	movs	r1, #1
 8003380:	438a      	bics	r2, r1
 8003382:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	0018      	movs	r0, r3
 8003390:	f000 ff4a 	bl	8004228 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	0018      	movs	r0, r3
 8003398:	f000 fbf0 	bl	8003b7c <UART_SetConfig>
 800339c:	0003      	movs	r3, r0
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e01c      	b.n	80033e0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	490d      	ldr	r1, [pc, #52]	@ (80033e8 <HAL_UART_Init+0xa8>)
 80033b2:	400a      	ands	r2, r1
 80033b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	212a      	movs	r1, #42	@ 0x2a
 80033c2:	438a      	bics	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2101      	movs	r1, #1
 80033d2:	430a      	orrs	r2, r1
 80033d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	0018      	movs	r0, r3
 80033da:	f000 ffd9 	bl	8004390 <UART_CheckIdleState>
 80033de:	0003      	movs	r3, r0
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b002      	add	sp, #8
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	ffffb7ff 	.word	0xffffb7ff

080033ec <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	1dbb      	adds	r3, r7, #6
 80033f8:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2288      	movs	r2, #136	@ 0x88
 80033fe:	589b      	ldr	r3, [r3, r2]
 8003400:	2b20      	cmp	r3, #32
 8003402:	d000      	beq.n	8003406 <HAL_UART_Transmit_DMA+0x1a>
 8003404:	e079      	b.n	80034fa <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <HAL_UART_Transmit_DMA+0x28>
 800340c:	1dbb      	adds	r3, r7, #6
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e071      	b.n	80034fc <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	2380      	movs	r3, #128	@ 0x80
 800341e:	015b      	lsls	r3, r3, #5
 8003420:	429a      	cmp	r2, r3
 8003422:	d109      	bne.n	8003438 <HAL_UART_Transmit_DMA+0x4c>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d105      	bne.n	8003438 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2201      	movs	r2, #1
 8003430:	4013      	ands	r3, r2
 8003432:	d001      	beq.n	8003438 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e061      	b.n	80034fc <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1dba      	adds	r2, r7, #6
 8003442:	2154      	movs	r1, #84	@ 0x54
 8003444:	8812      	ldrh	r2, [r2, #0]
 8003446:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	1dba      	adds	r2, r7, #6
 800344c:	2156      	movs	r1, #86	@ 0x56
 800344e:	8812      	ldrh	r2, [r2, #0]
 8003450:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2290      	movs	r2, #144	@ 0x90
 8003456:	2100      	movs	r1, #0
 8003458:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2288      	movs	r2, #136	@ 0x88
 800345e:	2121      	movs	r1, #33	@ 0x21
 8003460:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003466:	2b00      	cmp	r3, #0
 8003468:	d028      	beq.n	80034bc <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800346e:	4a25      	ldr	r2, [pc, #148]	@ (8003504 <HAL_UART_Transmit_DMA+0x118>)
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003476:	4a24      	ldr	r2, [pc, #144]	@ (8003508 <HAL_UART_Transmit_DMA+0x11c>)
 8003478:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800347e:	4a23      	ldr	r2, [pc, #140]	@ (800350c <HAL_UART_Transmit_DMA+0x120>)
 8003480:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003486:	2200      	movs	r2, #0
 8003488:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003492:	0019      	movs	r1, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3328      	adds	r3, #40	@ 0x28
 800349a:	001a      	movs	r2, r3
 800349c:	1dbb      	adds	r3, r7, #6
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	f7fe fb76 	bl	8001b90 <HAL_DMA_Start_IT>
 80034a4:	1e03      	subs	r3, r0, #0
 80034a6:	d009      	beq.n	80034bc <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2290      	movs	r2, #144	@ 0x90
 80034ac:	2110      	movs	r1, #16
 80034ae:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2288      	movs	r2, #136	@ 0x88
 80034b4:	2120      	movs	r1, #32
 80034b6:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e01f      	b.n	80034fc <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2240      	movs	r2, #64	@ 0x40
 80034c2:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8310 	mrs	r3, PRIMASK
 80034c8:	613b      	str	r3, [r7, #16]
  return(result);
 80034ca:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	2301      	movs	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f383 8810 	msr	PRIMASK, r3
}
 80034d8:	46c0      	nop			@ (mov r8, r8)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2180      	movs	r1, #128	@ 0x80
 80034e6:	430a      	orrs	r2, r1
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	f383 8810 	msr	PRIMASK, r3
}
 80034f4:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e000      	b.n	80034fc <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	0018      	movs	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	b008      	add	sp, #32
 8003502:	bd80      	pop	{r7, pc}
 8003504:	0800485d 	.word	0x0800485d
 8003508:	080048f5 	.word	0x080048f5
 800350c:	08004a87 	.word	0x08004a87

08003510 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003510:	b5b0      	push	{r4, r5, r7, lr}
 8003512:	b0aa      	sub	sp, #168	@ 0xa8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	22a4      	movs	r2, #164	@ 0xa4
 8003520:	18b9      	adds	r1, r7, r2
 8003522:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	20a0      	movs	r0, #160	@ 0xa0
 800352c:	1839      	adds	r1, r7, r0
 800352e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	249c      	movs	r4, #156	@ 0x9c
 8003538:	1939      	adds	r1, r7, r4
 800353a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800353c:	0011      	movs	r1, r2
 800353e:	18bb      	adds	r3, r7, r2
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4aa2      	ldr	r2, [pc, #648]	@ (80037cc <HAL_UART_IRQHandler+0x2bc>)
 8003544:	4013      	ands	r3, r2
 8003546:	2298      	movs	r2, #152	@ 0x98
 8003548:	18bd      	adds	r5, r7, r2
 800354a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800354c:	18bb      	adds	r3, r7, r2
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d11a      	bne.n	800358a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003554:	187b      	adds	r3, r7, r1
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2220      	movs	r2, #32
 800355a:	4013      	ands	r3, r2
 800355c:	d015      	beq.n	800358a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800355e:	183b      	adds	r3, r7, r0
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2220      	movs	r2, #32
 8003564:	4013      	ands	r3, r2
 8003566:	d105      	bne.n	8003574 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003568:	193b      	adds	r3, r7, r4
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	2380      	movs	r3, #128	@ 0x80
 800356e:	055b      	lsls	r3, r3, #21
 8003570:	4013      	ands	r3, r2
 8003572:	d00a      	beq.n	800358a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003578:	2b00      	cmp	r3, #0
 800357a:	d100      	bne.n	800357e <HAL_UART_IRQHandler+0x6e>
 800357c:	e2dc      	b.n	8003b38 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	0010      	movs	r0, r2
 8003586:	4798      	blx	r3
      }
      return;
 8003588:	e2d6      	b.n	8003b38 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800358a:	2398      	movs	r3, #152	@ 0x98
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d100      	bne.n	8003596 <HAL_UART_IRQHandler+0x86>
 8003594:	e122      	b.n	80037dc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003596:	239c      	movs	r3, #156	@ 0x9c
 8003598:	18fb      	adds	r3, r7, r3
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a8c      	ldr	r2, [pc, #560]	@ (80037d0 <HAL_UART_IRQHandler+0x2c0>)
 800359e:	4013      	ands	r3, r2
 80035a0:	d106      	bne.n	80035b0 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80035a2:	23a0      	movs	r3, #160	@ 0xa0
 80035a4:	18fb      	adds	r3, r7, r3
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a8a      	ldr	r2, [pc, #552]	@ (80037d4 <HAL_UART_IRQHandler+0x2c4>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	d100      	bne.n	80035b0 <HAL_UART_IRQHandler+0xa0>
 80035ae:	e115      	b.n	80037dc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80035b0:	23a4      	movs	r3, #164	@ 0xa4
 80035b2:	18fb      	adds	r3, r7, r3
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2201      	movs	r2, #1
 80035b8:	4013      	ands	r3, r2
 80035ba:	d012      	beq.n	80035e2 <HAL_UART_IRQHandler+0xd2>
 80035bc:	23a0      	movs	r3, #160	@ 0xa0
 80035be:	18fb      	adds	r3, r7, r3
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	2380      	movs	r3, #128	@ 0x80
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	4013      	ands	r3, r2
 80035c8:	d00b      	beq.n	80035e2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2201      	movs	r2, #1
 80035d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2290      	movs	r2, #144	@ 0x90
 80035d6:	589b      	ldr	r3, [r3, r2]
 80035d8:	2201      	movs	r2, #1
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2190      	movs	r1, #144	@ 0x90
 80035e0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035e2:	23a4      	movs	r3, #164	@ 0xa4
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2202      	movs	r2, #2
 80035ea:	4013      	ands	r3, r2
 80035ec:	d011      	beq.n	8003612 <HAL_UART_IRQHandler+0x102>
 80035ee:	239c      	movs	r3, #156	@ 0x9c
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2201      	movs	r2, #1
 80035f6:	4013      	ands	r3, r2
 80035f8:	d00b      	beq.n	8003612 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2202      	movs	r2, #2
 8003600:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2290      	movs	r2, #144	@ 0x90
 8003606:	589b      	ldr	r3, [r3, r2]
 8003608:	2204      	movs	r2, #4
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2190      	movs	r1, #144	@ 0x90
 8003610:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003612:	23a4      	movs	r3, #164	@ 0xa4
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2204      	movs	r2, #4
 800361a:	4013      	ands	r3, r2
 800361c:	d011      	beq.n	8003642 <HAL_UART_IRQHandler+0x132>
 800361e:	239c      	movs	r3, #156	@ 0x9c
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2201      	movs	r2, #1
 8003626:	4013      	ands	r3, r2
 8003628:	d00b      	beq.n	8003642 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2204      	movs	r2, #4
 8003630:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2290      	movs	r2, #144	@ 0x90
 8003636:	589b      	ldr	r3, [r3, r2]
 8003638:	2202      	movs	r2, #2
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2190      	movs	r1, #144	@ 0x90
 8003640:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003642:	23a4      	movs	r3, #164	@ 0xa4
 8003644:	18fb      	adds	r3, r7, r3
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2208      	movs	r2, #8
 800364a:	4013      	ands	r3, r2
 800364c:	d017      	beq.n	800367e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800364e:	23a0      	movs	r3, #160	@ 0xa0
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2220      	movs	r2, #32
 8003656:	4013      	ands	r3, r2
 8003658:	d105      	bne.n	8003666 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800365a:	239c      	movs	r3, #156	@ 0x9c
 800365c:	18fb      	adds	r3, r7, r3
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a5b      	ldr	r2, [pc, #364]	@ (80037d0 <HAL_UART_IRQHandler+0x2c0>)
 8003662:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003664:	d00b      	beq.n	800367e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2208      	movs	r2, #8
 800366c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2290      	movs	r2, #144	@ 0x90
 8003672:	589b      	ldr	r3, [r3, r2]
 8003674:	2208      	movs	r2, #8
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2190      	movs	r1, #144	@ 0x90
 800367c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800367e:	23a4      	movs	r3, #164	@ 0xa4
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	2380      	movs	r3, #128	@ 0x80
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	4013      	ands	r3, r2
 800368a:	d013      	beq.n	80036b4 <HAL_UART_IRQHandler+0x1a4>
 800368c:	23a0      	movs	r3, #160	@ 0xa0
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	2380      	movs	r3, #128	@ 0x80
 8003694:	04db      	lsls	r3, r3, #19
 8003696:	4013      	ands	r3, r2
 8003698:	d00c      	beq.n	80036b4 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2280      	movs	r2, #128	@ 0x80
 80036a0:	0112      	lsls	r2, r2, #4
 80036a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2290      	movs	r2, #144	@ 0x90
 80036a8:	589b      	ldr	r3, [r3, r2]
 80036aa:	2220      	movs	r2, #32
 80036ac:	431a      	orrs	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2190      	movs	r1, #144	@ 0x90
 80036b2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2290      	movs	r2, #144	@ 0x90
 80036b8:	589b      	ldr	r3, [r3, r2]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d100      	bne.n	80036c0 <HAL_UART_IRQHandler+0x1b0>
 80036be:	e23d      	b.n	8003b3c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80036c0:	23a4      	movs	r3, #164	@ 0xa4
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2220      	movs	r2, #32
 80036c8:	4013      	ands	r3, r2
 80036ca:	d015      	beq.n	80036f8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80036cc:	23a0      	movs	r3, #160	@ 0xa0
 80036ce:	18fb      	adds	r3, r7, r3
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2220      	movs	r2, #32
 80036d4:	4013      	ands	r3, r2
 80036d6:	d106      	bne.n	80036e6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80036d8:	239c      	movs	r3, #156	@ 0x9c
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	2380      	movs	r3, #128	@ 0x80
 80036e0:	055b      	lsls	r3, r3, #21
 80036e2:	4013      	ands	r3, r2
 80036e4:	d008      	beq.n	80036f8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d004      	beq.n	80036f8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	0010      	movs	r0, r2
 80036f6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2290      	movs	r2, #144	@ 0x90
 80036fc:	589b      	ldr	r3, [r3, r2]
 80036fe:	2194      	movs	r1, #148	@ 0x94
 8003700:	187a      	adds	r2, r7, r1
 8003702:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	2240      	movs	r2, #64	@ 0x40
 800370c:	4013      	ands	r3, r2
 800370e:	2b40      	cmp	r3, #64	@ 0x40
 8003710:	d004      	beq.n	800371c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003712:	187b      	adds	r3, r7, r1
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2228      	movs	r2, #40	@ 0x28
 8003718:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800371a:	d04c      	beq.n	80037b6 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	0018      	movs	r0, r3
 8003720:	f001 f836 	bl	8004790 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2240      	movs	r2, #64	@ 0x40
 800372c:	4013      	ands	r3, r2
 800372e:	2b40      	cmp	r3, #64	@ 0x40
 8003730:	d13c      	bne.n	80037ac <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003732:	f3ef 8310 	mrs	r3, PRIMASK
 8003736:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800373a:	2090      	movs	r0, #144	@ 0x90
 800373c:	183a      	adds	r2, r7, r0
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	2301      	movs	r3, #1
 8003742:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003746:	f383 8810 	msr	PRIMASK, r3
}
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2140      	movs	r1, #64	@ 0x40
 8003758:	438a      	bics	r2, r1
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	183b      	adds	r3, r7, r0
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003762:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003764:	f383 8810 	msr	PRIMASK, r3
}
 8003768:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2280      	movs	r2, #128	@ 0x80
 800376e:	589b      	ldr	r3, [r3, r2]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d016      	beq.n	80037a2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2280      	movs	r2, #128	@ 0x80
 8003778:	589b      	ldr	r3, [r3, r2]
 800377a:	4a17      	ldr	r2, [pc, #92]	@ (80037d8 <HAL_UART_IRQHandler+0x2c8>)
 800377c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2280      	movs	r2, #128	@ 0x80
 8003782:	589b      	ldr	r3, [r3, r2]
 8003784:	0018      	movs	r0, r3
 8003786:	f7fe fae9 	bl	8001d5c <HAL_DMA_Abort_IT>
 800378a:	1e03      	subs	r3, r0, #0
 800378c:	d01c      	beq.n	80037c8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2280      	movs	r2, #128	@ 0x80
 8003792:	589b      	ldr	r3, [r3, r2]
 8003794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	2180      	movs	r1, #128	@ 0x80
 800379a:	5852      	ldr	r2, [r2, r1]
 800379c:	0010      	movs	r0, r2
 800379e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a0:	e012      	b.n	80037c8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	0018      	movs	r0, r3
 80037a6:	f000 f9e1 	bl	8003b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037aa:	e00d      	b.n	80037c8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	0018      	movs	r0, r3
 80037b0:	f000 f9dc 	bl	8003b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b4:	e008      	b.n	80037c8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 f9d7 	bl	8003b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2290      	movs	r2, #144	@ 0x90
 80037c2:	2100      	movs	r1, #0
 80037c4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80037c6:	e1b9      	b.n	8003b3c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037c8:	46c0      	nop			@ (mov r8, r8)
    return;
 80037ca:	e1b7      	b.n	8003b3c <HAL_UART_IRQHandler+0x62c>
 80037cc:	0000080f 	.word	0x0000080f
 80037d0:	10000001 	.word	0x10000001
 80037d4:	04000120 	.word	0x04000120
 80037d8:	08004b0d 	.word	0x08004b0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d000      	beq.n	80037e6 <HAL_UART_IRQHandler+0x2d6>
 80037e4:	e13e      	b.n	8003a64 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80037e6:	23a4      	movs	r3, #164	@ 0xa4
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2210      	movs	r2, #16
 80037ee:	4013      	ands	r3, r2
 80037f0:	d100      	bne.n	80037f4 <HAL_UART_IRQHandler+0x2e4>
 80037f2:	e137      	b.n	8003a64 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80037f4:	23a0      	movs	r3, #160	@ 0xa0
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2210      	movs	r2, #16
 80037fc:	4013      	ands	r3, r2
 80037fe:	d100      	bne.n	8003802 <HAL_UART_IRQHandler+0x2f2>
 8003800:	e130      	b.n	8003a64 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2210      	movs	r2, #16
 8003808:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2240      	movs	r2, #64	@ 0x40
 8003812:	4013      	ands	r3, r2
 8003814:	2b40      	cmp	r3, #64	@ 0x40
 8003816:	d000      	beq.n	800381a <HAL_UART_IRQHandler+0x30a>
 8003818:	e0a4      	b.n	8003964 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2280      	movs	r2, #128	@ 0x80
 800381e:	589b      	ldr	r3, [r3, r2]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	217e      	movs	r1, #126	@ 0x7e
 8003826:	187b      	adds	r3, r7, r1
 8003828:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800382a:	187b      	adds	r3, r7, r1
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d100      	bne.n	8003834 <HAL_UART_IRQHandler+0x324>
 8003832:	e185      	b.n	8003b40 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	225c      	movs	r2, #92	@ 0x5c
 8003838:	5a9b      	ldrh	r3, [r3, r2]
 800383a:	187a      	adds	r2, r7, r1
 800383c:	8812      	ldrh	r2, [r2, #0]
 800383e:	429a      	cmp	r2, r3
 8003840:	d300      	bcc.n	8003844 <HAL_UART_IRQHandler+0x334>
 8003842:	e17d      	b.n	8003b40 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	187a      	adds	r2, r7, r1
 8003848:	215e      	movs	r1, #94	@ 0x5e
 800384a:	8812      	ldrh	r2, [r2, #0]
 800384c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2280      	movs	r2, #128	@ 0x80
 8003852:	589b      	ldr	r3, [r3, r2]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2220      	movs	r2, #32
 800385a:	4013      	ands	r3, r2
 800385c:	d170      	bne.n	8003940 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800385e:	f3ef 8310 	mrs	r3, PRIMASK
 8003862:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003866:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003868:	2301      	movs	r3, #1
 800386a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800386e:	f383 8810 	msr	PRIMASK, r3
}
 8003872:	46c0      	nop			@ (mov r8, r8)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	49b4      	ldr	r1, [pc, #720]	@ (8003b50 <HAL_UART_IRQHandler+0x640>)
 8003880:	400a      	ands	r2, r1
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003886:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800388a:	f383 8810 	msr	PRIMASK, r3
}
 800388e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003890:	f3ef 8310 	mrs	r3, PRIMASK
 8003894:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8003896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003898:	677b      	str	r3, [r7, #116]	@ 0x74
 800389a:	2301      	movs	r3, #1
 800389c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038a0:	f383 8810 	msr	PRIMASK, r3
}
 80038a4:	46c0      	nop			@ (mov r8, r8)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2101      	movs	r1, #1
 80038b2:	438a      	bics	r2, r1
 80038b4:	609a      	str	r2, [r3, #8]
 80038b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038b8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038bc:	f383 8810 	msr	PRIMASK, r3
}
 80038c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c2:	f3ef 8310 	mrs	r3, PRIMASK
 80038c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80038c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80038cc:	2301      	movs	r3, #1
 80038ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038d2:	f383 8810 	msr	PRIMASK, r3
}
 80038d6:	46c0      	nop			@ (mov r8, r8)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2140      	movs	r1, #64	@ 0x40
 80038e4:	438a      	bics	r2, r1
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038ea:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038ee:	f383 8810 	msr	PRIMASK, r3
}
 80038f2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	228c      	movs	r2, #140	@ 0x8c
 80038f8:	2120      	movs	r1, #32
 80038fa:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003902:	f3ef 8310 	mrs	r3, PRIMASK
 8003906:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003908:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800390a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800390c:	2301      	movs	r3, #1
 800390e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003910:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003912:	f383 8810 	msr	PRIMASK, r3
}
 8003916:	46c0      	nop			@ (mov r8, r8)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2110      	movs	r1, #16
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800392a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800392e:	f383 8810 	msr	PRIMASK, r3
}
 8003932:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2280      	movs	r2, #128	@ 0x80
 8003938:	589b      	ldr	r3, [r3, r2]
 800393a:	0018      	movs	r0, r3
 800393c:	f7fe f9ae 	bl	8001c9c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	225c      	movs	r2, #92	@ 0x5c
 800394a:	5a9a      	ldrh	r2, [r3, r2]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	215e      	movs	r1, #94	@ 0x5e
 8003950:	5a5b      	ldrh	r3, [r3, r1]
 8003952:	b29b      	uxth	r3, r3
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	b29a      	uxth	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	0011      	movs	r1, r2
 800395c:	0018      	movs	r0, r3
 800395e:	f7fc fecf 	bl	8000700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003962:	e0ed      	b.n	8003b40 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	225c      	movs	r2, #92	@ 0x5c
 8003968:	5a99      	ldrh	r1, [r3, r2]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	225e      	movs	r2, #94	@ 0x5e
 800396e:	5a9b      	ldrh	r3, [r3, r2]
 8003970:	b29a      	uxth	r2, r3
 8003972:	208e      	movs	r0, #142	@ 0x8e
 8003974:	183b      	adds	r3, r7, r0
 8003976:	1a8a      	subs	r2, r1, r2
 8003978:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	225e      	movs	r2, #94	@ 0x5e
 800397e:	5a9b      	ldrh	r3, [r3, r2]
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d100      	bne.n	8003988 <HAL_UART_IRQHandler+0x478>
 8003986:	e0dd      	b.n	8003b44 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003988:	183b      	adds	r3, r7, r0
 800398a:	881b      	ldrh	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d100      	bne.n	8003992 <HAL_UART_IRQHandler+0x482>
 8003990:	e0d8      	b.n	8003b44 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003992:	f3ef 8310 	mrs	r3, PRIMASK
 8003996:	60fb      	str	r3, [r7, #12]
  return(result);
 8003998:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800399a:	2488      	movs	r4, #136	@ 0x88
 800399c:	193a      	adds	r2, r7, r4
 800399e:	6013      	str	r3, [r2, #0]
 80039a0:	2301      	movs	r3, #1
 80039a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f383 8810 	msr	PRIMASK, r3
}
 80039aa:	46c0      	nop			@ (mov r8, r8)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4967      	ldr	r1, [pc, #412]	@ (8003b54 <HAL_UART_IRQHandler+0x644>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	193b      	adds	r3, r7, r4
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f383 8810 	msr	PRIMASK, r3
}
 80039c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039ca:	f3ef 8310 	mrs	r3, PRIMASK
 80039ce:	61bb      	str	r3, [r7, #24]
  return(result);
 80039d0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039d2:	2484      	movs	r4, #132	@ 0x84
 80039d4:	193a      	adds	r2, r7, r4
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	2301      	movs	r3, #1
 80039da:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f383 8810 	msr	PRIMASK, r3
}
 80039e2:	46c0      	nop			@ (mov r8, r8)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	495a      	ldr	r1, [pc, #360]	@ (8003b58 <HAL_UART_IRQHandler+0x648>)
 80039f0:	400a      	ands	r2, r1
 80039f2:	609a      	str	r2, [r3, #8]
 80039f4:	193b      	adds	r3, r7, r4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	f383 8810 	msr	PRIMASK, r3
}
 8003a00:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	228c      	movs	r2, #140	@ 0x8c
 8003a06:	2120      	movs	r1, #32
 8003a08:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a16:	f3ef 8310 	mrs	r3, PRIMASK
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a1e:	2480      	movs	r4, #128	@ 0x80
 8003a20:	193a      	adds	r2, r7, r4
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	2301      	movs	r3, #1
 8003a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a2a:	f383 8810 	msr	PRIMASK, r3
}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2110      	movs	r1, #16
 8003a3c:	438a      	bics	r2, r1
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	193b      	adds	r3, r7, r4
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a48:	f383 8810 	msr	PRIMASK, r3
}
 8003a4c:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2202      	movs	r2, #2
 8003a52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a54:	183b      	adds	r3, r7, r0
 8003a56:	881a      	ldrh	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	0011      	movs	r1, r2
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f7fc fe4f 	bl	8000700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a62:	e06f      	b.n	8003b44 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a64:	23a4      	movs	r3, #164	@ 0xa4
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	2380      	movs	r3, #128	@ 0x80
 8003a6c:	035b      	lsls	r3, r3, #13
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d010      	beq.n	8003a94 <HAL_UART_IRQHandler+0x584>
 8003a72:	239c      	movs	r3, #156	@ 0x9c
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	2380      	movs	r3, #128	@ 0x80
 8003a7a:	03db      	lsls	r3, r3, #15
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d009      	beq.n	8003a94 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2280      	movs	r2, #128	@ 0x80
 8003a86:	0352      	lsls	r2, r2, #13
 8003a88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	f001 f880 	bl	8004b92 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a92:	e05a      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a94:	23a4      	movs	r3, #164	@ 0xa4
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d016      	beq.n	8003ace <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003aa0:	23a0      	movs	r3, #160	@ 0xa0
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2280      	movs	r2, #128	@ 0x80
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d106      	bne.n	8003aba <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003aac:	239c      	movs	r3, #156	@ 0x9c
 8003aae:	18fb      	adds	r3, r7, r3
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	2380      	movs	r3, #128	@ 0x80
 8003ab4:	041b      	lsls	r3, r3, #16
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d009      	beq.n	8003ace <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d042      	beq.n	8003b48 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	0010      	movs	r0, r2
 8003aca:	4798      	blx	r3
    }
    return;
 8003acc:	e03c      	b.n	8003b48 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003ace:	23a4      	movs	r3, #164	@ 0xa4
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2240      	movs	r2, #64	@ 0x40
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d00a      	beq.n	8003af0 <HAL_UART_IRQHandler+0x5e0>
 8003ada:	23a0      	movs	r3, #160	@ 0xa0
 8003adc:	18fb      	adds	r3, r7, r3
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2240      	movs	r2, #64	@ 0x40
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d004      	beq.n	8003af0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f001 f826 	bl	8004b3a <UART_EndTransmit_IT>
    return;
 8003aee:	e02c      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003af0:	23a4      	movs	r3, #164	@ 0xa4
 8003af2:	18fb      	adds	r3, r7, r3
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	2380      	movs	r3, #128	@ 0x80
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	4013      	ands	r3, r2
 8003afc:	d00b      	beq.n	8003b16 <HAL_UART_IRQHandler+0x606>
 8003afe:	23a0      	movs	r3, #160	@ 0xa0
 8003b00:	18fb      	adds	r3, r7, r3
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	2380      	movs	r3, #128	@ 0x80
 8003b06:	05db      	lsls	r3, r3, #23
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d004      	beq.n	8003b16 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f001 f84f 	bl	8004bb2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b14:	e019      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003b16:	23a4      	movs	r3, #164	@ 0xa4
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	2380      	movs	r3, #128	@ 0x80
 8003b1e:	045b      	lsls	r3, r3, #17
 8003b20:	4013      	ands	r3, r2
 8003b22:	d012      	beq.n	8003b4a <HAL_UART_IRQHandler+0x63a>
 8003b24:	23a0      	movs	r3, #160	@ 0xa0
 8003b26:	18fb      	adds	r3, r7, r3
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	da0d      	bge.n	8003b4a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	0018      	movs	r0, r3
 8003b32:	f001 f836 	bl	8004ba2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b36:	e008      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
      return;
 8003b38:	46c0      	nop			@ (mov r8, r8)
 8003b3a:	e006      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
    return;
 8003b3c:	46c0      	nop			@ (mov r8, r8)
 8003b3e:	e004      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
      return;
 8003b40:	46c0      	nop			@ (mov r8, r8)
 8003b42:	e002      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
      return;
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	e000      	b.n	8003b4a <HAL_UART_IRQHandler+0x63a>
    return;
 8003b48:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b02a      	add	sp, #168	@ 0xa8
 8003b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003b50:	fffffeff 	.word	0xfffffeff
 8003b54:	fffffedf 	.word	0xfffffedf
 8003b58:	effffffe 	.word	0xeffffffe

08003b5c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b002      	add	sp, #8
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b74:	46c0      	nop			@ (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b002      	add	sp, #8
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b7c:	b5b0      	push	{r4, r5, r7, lr}
 8003b7e:	b090      	sub	sp, #64	@ 0x40
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b84:	231a      	movs	r3, #26
 8003b86:	2220      	movs	r2, #32
 8003b88:	189b      	adds	r3, r3, r2
 8003b8a:	19db      	adds	r3, r3, r7
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4ac1      	ldr	r2, [pc, #772]	@ (8003eb4 <UART_SetConfig+0x338>)
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	0019      	movs	r1, r3
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bba:	430b      	orrs	r3, r1
 8003bbc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4abc      	ldr	r2, [pc, #752]	@ (8003eb8 <UART_SetConfig+0x33c>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	0018      	movs	r0, r3
 8003bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bcc:	68d9      	ldr	r1, [r3, #12]
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	0003      	movs	r3, r0
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4ab6      	ldr	r2, [pc, #728]	@ (8003ebc <UART_SetConfig+0x340>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d009      	beq.n	8003bfc <UART_SetConfig+0x80>
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4ab4      	ldr	r2, [pc, #720]	@ (8003ec0 <UART_SetConfig+0x344>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d004      	beq.n	8003bfc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	4ab0      	ldr	r2, [pc, #704]	@ (8003ec4 <UART_SetConfig+0x348>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	0019      	movs	r1, r3
 8003c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c18:	220f      	movs	r2, #15
 8003c1a:	4393      	bics	r3, r2
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	0003      	movs	r3, r0
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4aa5      	ldr	r2, [pc, #660]	@ (8003ec8 <UART_SetConfig+0x34c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d131      	bne.n	8003c9a <UART_SetConfig+0x11e>
 8003c36:	4ba5      	ldr	r3, [pc, #660]	@ (8003ecc <UART_SetConfig+0x350>)
 8003c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	2b03      	cmp	r3, #3
 8003c40:	d01d      	beq.n	8003c7e <UART_SetConfig+0x102>
 8003c42:	d823      	bhi.n	8003c8c <UART_SetConfig+0x110>
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d00c      	beq.n	8003c62 <UART_SetConfig+0xe6>
 8003c48:	d820      	bhi.n	8003c8c <UART_SetConfig+0x110>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <UART_SetConfig+0xd8>
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d00e      	beq.n	8003c70 <UART_SetConfig+0xf4>
 8003c52:	e01b      	b.n	8003c8c <UART_SetConfig+0x110>
 8003c54:	231b      	movs	r3, #27
 8003c56:	2220      	movs	r2, #32
 8003c58:	189b      	adds	r3, r3, r2
 8003c5a:	19db      	adds	r3, r3, r7
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	e154      	b.n	8003f0c <UART_SetConfig+0x390>
 8003c62:	231b      	movs	r3, #27
 8003c64:	2220      	movs	r2, #32
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	19db      	adds	r3, r3, r7
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	701a      	strb	r2, [r3, #0]
 8003c6e:	e14d      	b.n	8003f0c <UART_SetConfig+0x390>
 8003c70:	231b      	movs	r3, #27
 8003c72:	2220      	movs	r2, #32
 8003c74:	189b      	adds	r3, r3, r2
 8003c76:	19db      	adds	r3, r3, r7
 8003c78:	2204      	movs	r2, #4
 8003c7a:	701a      	strb	r2, [r3, #0]
 8003c7c:	e146      	b.n	8003f0c <UART_SetConfig+0x390>
 8003c7e:	231b      	movs	r3, #27
 8003c80:	2220      	movs	r2, #32
 8003c82:	189b      	adds	r3, r3, r2
 8003c84:	19db      	adds	r3, r3, r7
 8003c86:	2208      	movs	r2, #8
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	e13f      	b.n	8003f0c <UART_SetConfig+0x390>
 8003c8c:	231b      	movs	r3, #27
 8003c8e:	2220      	movs	r2, #32
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	19db      	adds	r3, r3, r7
 8003c94:	2210      	movs	r2, #16
 8003c96:	701a      	strb	r2, [r3, #0]
 8003c98:	e138      	b.n	8003f0c <UART_SetConfig+0x390>
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a8c      	ldr	r2, [pc, #560]	@ (8003ed0 <UART_SetConfig+0x354>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d131      	bne.n	8003d08 <UART_SetConfig+0x18c>
 8003ca4:	4b89      	ldr	r3, [pc, #548]	@ (8003ecc <UART_SetConfig+0x350>)
 8003ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca8:	220c      	movs	r2, #12
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b0c      	cmp	r3, #12
 8003cae:	d01d      	beq.n	8003cec <UART_SetConfig+0x170>
 8003cb0:	d823      	bhi.n	8003cfa <UART_SetConfig+0x17e>
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d00c      	beq.n	8003cd0 <UART_SetConfig+0x154>
 8003cb6:	d820      	bhi.n	8003cfa <UART_SetConfig+0x17e>
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <UART_SetConfig+0x146>
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d00e      	beq.n	8003cde <UART_SetConfig+0x162>
 8003cc0:	e01b      	b.n	8003cfa <UART_SetConfig+0x17e>
 8003cc2:	231b      	movs	r3, #27
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	189b      	adds	r3, r3, r2
 8003cc8:	19db      	adds	r3, r3, r7
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
 8003cce:	e11d      	b.n	8003f0c <UART_SetConfig+0x390>
 8003cd0:	231b      	movs	r3, #27
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	189b      	adds	r3, r3, r2
 8003cd6:	19db      	adds	r3, r3, r7
 8003cd8:	2202      	movs	r2, #2
 8003cda:	701a      	strb	r2, [r3, #0]
 8003cdc:	e116      	b.n	8003f0c <UART_SetConfig+0x390>
 8003cde:	231b      	movs	r3, #27
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	189b      	adds	r3, r3, r2
 8003ce4:	19db      	adds	r3, r3, r7
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e10f      	b.n	8003f0c <UART_SetConfig+0x390>
 8003cec:	231b      	movs	r3, #27
 8003cee:	2220      	movs	r2, #32
 8003cf0:	189b      	adds	r3, r3, r2
 8003cf2:	19db      	adds	r3, r3, r7
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	701a      	strb	r2, [r3, #0]
 8003cf8:	e108      	b.n	8003f0c <UART_SetConfig+0x390>
 8003cfa:	231b      	movs	r3, #27
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	189b      	adds	r3, r3, r2
 8003d00:	19db      	adds	r3, r3, r7
 8003d02:	2210      	movs	r2, #16
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	e101      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a71      	ldr	r2, [pc, #452]	@ (8003ed4 <UART_SetConfig+0x358>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d131      	bne.n	8003d76 <UART_SetConfig+0x1fa>
 8003d12:	4b6e      	ldr	r3, [pc, #440]	@ (8003ecc <UART_SetConfig+0x350>)
 8003d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d16:	2230      	movs	r2, #48	@ 0x30
 8003d18:	4013      	ands	r3, r2
 8003d1a:	2b30      	cmp	r3, #48	@ 0x30
 8003d1c:	d01d      	beq.n	8003d5a <UART_SetConfig+0x1de>
 8003d1e:	d823      	bhi.n	8003d68 <UART_SetConfig+0x1ec>
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d00c      	beq.n	8003d3e <UART_SetConfig+0x1c2>
 8003d24:	d820      	bhi.n	8003d68 <UART_SetConfig+0x1ec>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <UART_SetConfig+0x1b4>
 8003d2a:	2b10      	cmp	r3, #16
 8003d2c:	d00e      	beq.n	8003d4c <UART_SetConfig+0x1d0>
 8003d2e:	e01b      	b.n	8003d68 <UART_SetConfig+0x1ec>
 8003d30:	231b      	movs	r3, #27
 8003d32:	2220      	movs	r2, #32
 8003d34:	189b      	adds	r3, r3, r2
 8003d36:	19db      	adds	r3, r3, r7
 8003d38:	2200      	movs	r2, #0
 8003d3a:	701a      	strb	r2, [r3, #0]
 8003d3c:	e0e6      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d3e:	231b      	movs	r3, #27
 8003d40:	2220      	movs	r2, #32
 8003d42:	189b      	adds	r3, r3, r2
 8003d44:	19db      	adds	r3, r3, r7
 8003d46:	2202      	movs	r2, #2
 8003d48:	701a      	strb	r2, [r3, #0]
 8003d4a:	e0df      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d4c:	231b      	movs	r3, #27
 8003d4e:	2220      	movs	r2, #32
 8003d50:	189b      	adds	r3, r3, r2
 8003d52:	19db      	adds	r3, r3, r7
 8003d54:	2204      	movs	r2, #4
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	e0d8      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d5a:	231b      	movs	r3, #27
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	189b      	adds	r3, r3, r2
 8003d60:	19db      	adds	r3, r3, r7
 8003d62:	2208      	movs	r2, #8
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	e0d1      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d68:	231b      	movs	r3, #27
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	189b      	adds	r3, r3, r2
 8003d6e:	19db      	adds	r3, r3, r7
 8003d70:	2210      	movs	r2, #16
 8003d72:	701a      	strb	r2, [r3, #0]
 8003d74:	e0ca      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a57      	ldr	r2, [pc, #348]	@ (8003ed8 <UART_SetConfig+0x35c>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d106      	bne.n	8003d8e <UART_SetConfig+0x212>
 8003d80:	231b      	movs	r3, #27
 8003d82:	2220      	movs	r2, #32
 8003d84:	189b      	adds	r3, r3, r2
 8003d86:	19db      	adds	r3, r3, r7
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e0be      	b.n	8003f0c <UART_SetConfig+0x390>
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a52      	ldr	r2, [pc, #328]	@ (8003edc <UART_SetConfig+0x360>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d106      	bne.n	8003da6 <UART_SetConfig+0x22a>
 8003d98:	231b      	movs	r3, #27
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	189b      	adds	r3, r3, r2
 8003d9e:	19db      	adds	r3, r3, r7
 8003da0:	2200      	movs	r2, #0
 8003da2:	701a      	strb	r2, [r3, #0]
 8003da4:	e0b2      	b.n	8003f0c <UART_SetConfig+0x390>
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a4d      	ldr	r2, [pc, #308]	@ (8003ee0 <UART_SetConfig+0x364>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d106      	bne.n	8003dbe <UART_SetConfig+0x242>
 8003db0:	231b      	movs	r3, #27
 8003db2:	2220      	movs	r2, #32
 8003db4:	189b      	adds	r3, r3, r2
 8003db6:	19db      	adds	r3, r3, r7
 8003db8:	2200      	movs	r2, #0
 8003dba:	701a      	strb	r2, [r3, #0]
 8003dbc:	e0a6      	b.n	8003f0c <UART_SetConfig+0x390>
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a3e      	ldr	r2, [pc, #248]	@ (8003ebc <UART_SetConfig+0x340>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d13e      	bne.n	8003e46 <UART_SetConfig+0x2ca>
 8003dc8:	4b40      	ldr	r3, [pc, #256]	@ (8003ecc <UART_SetConfig+0x350>)
 8003dca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003dcc:	23c0      	movs	r3, #192	@ 0xc0
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	22c0      	movs	r2, #192	@ 0xc0
 8003dd4:	0112      	lsls	r2, r2, #4
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d027      	beq.n	8003e2a <UART_SetConfig+0x2ae>
 8003dda:	22c0      	movs	r2, #192	@ 0xc0
 8003ddc:	0112      	lsls	r2, r2, #4
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d82a      	bhi.n	8003e38 <UART_SetConfig+0x2bc>
 8003de2:	2280      	movs	r2, #128	@ 0x80
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d011      	beq.n	8003e0e <UART_SetConfig+0x292>
 8003dea:	2280      	movs	r2, #128	@ 0x80
 8003dec:	0112      	lsls	r2, r2, #4
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d822      	bhi.n	8003e38 <UART_SetConfig+0x2bc>
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d004      	beq.n	8003e00 <UART_SetConfig+0x284>
 8003df6:	2280      	movs	r2, #128	@ 0x80
 8003df8:	00d2      	lsls	r2, r2, #3
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00e      	beq.n	8003e1c <UART_SetConfig+0x2a0>
 8003dfe:	e01b      	b.n	8003e38 <UART_SetConfig+0x2bc>
 8003e00:	231b      	movs	r3, #27
 8003e02:	2220      	movs	r2, #32
 8003e04:	189b      	adds	r3, r3, r2
 8003e06:	19db      	adds	r3, r3, r7
 8003e08:	2200      	movs	r2, #0
 8003e0a:	701a      	strb	r2, [r3, #0]
 8003e0c:	e07e      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e0e:	231b      	movs	r3, #27
 8003e10:	2220      	movs	r2, #32
 8003e12:	189b      	adds	r3, r3, r2
 8003e14:	19db      	adds	r3, r3, r7
 8003e16:	2202      	movs	r2, #2
 8003e18:	701a      	strb	r2, [r3, #0]
 8003e1a:	e077      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e1c:	231b      	movs	r3, #27
 8003e1e:	2220      	movs	r2, #32
 8003e20:	189b      	adds	r3, r3, r2
 8003e22:	19db      	adds	r3, r3, r7
 8003e24:	2204      	movs	r2, #4
 8003e26:	701a      	strb	r2, [r3, #0]
 8003e28:	e070      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e2a:	231b      	movs	r3, #27
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	189b      	adds	r3, r3, r2
 8003e30:	19db      	adds	r3, r3, r7
 8003e32:	2208      	movs	r2, #8
 8003e34:	701a      	strb	r2, [r3, #0]
 8003e36:	e069      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e38:	231b      	movs	r3, #27
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	189b      	adds	r3, r3, r2
 8003e3e:	19db      	adds	r3, r3, r7
 8003e40:	2210      	movs	r2, #16
 8003e42:	701a      	strb	r2, [r3, #0]
 8003e44:	e062      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec0 <UART_SetConfig+0x344>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d157      	bne.n	8003f00 <UART_SetConfig+0x384>
 8003e50:	4b1e      	ldr	r3, [pc, #120]	@ (8003ecc <UART_SetConfig+0x350>)
 8003e52:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e54:	23c0      	movs	r3, #192	@ 0xc0
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4013      	ands	r3, r2
 8003e5a:	22c0      	movs	r2, #192	@ 0xc0
 8003e5c:	0092      	lsls	r2, r2, #2
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d040      	beq.n	8003ee4 <UART_SetConfig+0x368>
 8003e62:	22c0      	movs	r2, #192	@ 0xc0
 8003e64:	0092      	lsls	r2, r2, #2
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d843      	bhi.n	8003ef2 <UART_SetConfig+0x376>
 8003e6a:	2280      	movs	r2, #128	@ 0x80
 8003e6c:	0092      	lsls	r2, r2, #2
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d011      	beq.n	8003e96 <UART_SetConfig+0x31a>
 8003e72:	2280      	movs	r2, #128	@ 0x80
 8003e74:	0092      	lsls	r2, r2, #2
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d83b      	bhi.n	8003ef2 <UART_SetConfig+0x376>
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <UART_SetConfig+0x30c>
 8003e7e:	2280      	movs	r2, #128	@ 0x80
 8003e80:	0052      	lsls	r2, r2, #1
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d00e      	beq.n	8003ea4 <UART_SetConfig+0x328>
 8003e86:	e034      	b.n	8003ef2 <UART_SetConfig+0x376>
 8003e88:	231b      	movs	r3, #27
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	189b      	adds	r3, r3, r2
 8003e8e:	19db      	adds	r3, r3, r7
 8003e90:	2200      	movs	r2, #0
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e03a      	b.n	8003f0c <UART_SetConfig+0x390>
 8003e96:	231b      	movs	r3, #27
 8003e98:	2220      	movs	r2, #32
 8003e9a:	189b      	adds	r3, r3, r2
 8003e9c:	19db      	adds	r3, r3, r7
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	701a      	strb	r2, [r3, #0]
 8003ea2:	e033      	b.n	8003f0c <UART_SetConfig+0x390>
 8003ea4:	231b      	movs	r3, #27
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	189b      	adds	r3, r3, r2
 8003eaa:	19db      	adds	r3, r3, r7
 8003eac:	2204      	movs	r2, #4
 8003eae:	701a      	strb	r2, [r3, #0]
 8003eb0:	e02c      	b.n	8003f0c <UART_SetConfig+0x390>
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	cfff69f3 	.word	0xcfff69f3
 8003eb8:	ffffcfff 	.word	0xffffcfff
 8003ebc:	40008000 	.word	0x40008000
 8003ec0:	40008400 	.word	0x40008400
 8003ec4:	11fff4ff 	.word	0x11fff4ff
 8003ec8:	40013800 	.word	0x40013800
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40004400 	.word	0x40004400
 8003ed4:	40004800 	.word	0x40004800
 8003ed8:	40004c00 	.word	0x40004c00
 8003edc:	40005000 	.word	0x40005000
 8003ee0:	40013c00 	.word	0x40013c00
 8003ee4:	231b      	movs	r3, #27
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	189b      	adds	r3, r3, r2
 8003eea:	19db      	adds	r3, r3, r7
 8003eec:	2208      	movs	r2, #8
 8003eee:	701a      	strb	r2, [r3, #0]
 8003ef0:	e00c      	b.n	8003f0c <UART_SetConfig+0x390>
 8003ef2:	231b      	movs	r3, #27
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	189b      	adds	r3, r3, r2
 8003ef8:	19db      	adds	r3, r3, r7
 8003efa:	2210      	movs	r2, #16
 8003efc:	701a      	strb	r2, [r3, #0]
 8003efe:	e005      	b.n	8003f0c <UART_SetConfig+0x390>
 8003f00:	231b      	movs	r3, #27
 8003f02:	2220      	movs	r2, #32
 8003f04:	189b      	adds	r3, r3, r2
 8003f06:	19db      	adds	r3, r3, r7
 8003f08:	2210      	movs	r2, #16
 8003f0a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4ac1      	ldr	r2, [pc, #772]	@ (8004218 <UART_SetConfig+0x69c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d005      	beq.n	8003f22 <UART_SetConfig+0x3a6>
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4ac0      	ldr	r2, [pc, #768]	@ (800421c <UART_SetConfig+0x6a0>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d000      	beq.n	8003f22 <UART_SetConfig+0x3a6>
 8003f20:	e093      	b.n	800404a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f22:	231b      	movs	r3, #27
 8003f24:	2220      	movs	r2, #32
 8003f26:	189b      	adds	r3, r3, r2
 8003f28:	19db      	adds	r3, r3, r7
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b08      	cmp	r3, #8
 8003f2e:	d015      	beq.n	8003f5c <UART_SetConfig+0x3e0>
 8003f30:	dc18      	bgt.n	8003f64 <UART_SetConfig+0x3e8>
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d00d      	beq.n	8003f52 <UART_SetConfig+0x3d6>
 8003f36:	dc15      	bgt.n	8003f64 <UART_SetConfig+0x3e8>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <UART_SetConfig+0x3c6>
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d005      	beq.n	8003f4c <UART_SetConfig+0x3d0>
 8003f40:	e010      	b.n	8003f64 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f42:	f7fe ffab 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 8003f46:	0003      	movs	r3, r0
 8003f48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f4a:	e014      	b.n	8003f76 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f4c:	4bb4      	ldr	r3, [pc, #720]	@ (8004220 <UART_SetConfig+0x6a4>)
 8003f4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f50:	e011      	b.n	8003f76 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f52:	f7fe ff17 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 8003f56:	0003      	movs	r3, r0
 8003f58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f5a:	e00c      	b.n	8003f76 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f5c:	2380      	movs	r3, #128	@ 0x80
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f62:	e008      	b.n	8003f76 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003f68:	231a      	movs	r3, #26
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	189b      	adds	r3, r3, r2
 8003f6e:	19db      	adds	r3, r3, r7
 8003f70:	2201      	movs	r2, #1
 8003f72:	701a      	strb	r2, [r3, #0]
        break;
 8003f74:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d100      	bne.n	8003f7e <UART_SetConfig+0x402>
 8003f7c:	e135      	b.n	80041ea <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f82:	4ba8      	ldr	r3, [pc, #672]	@ (8004224 <UART_SetConfig+0x6a8>)
 8003f84:	0052      	lsls	r2, r2, #1
 8003f86:	5ad3      	ldrh	r3, [r2, r3]
 8003f88:	0019      	movs	r1, r3
 8003f8a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f8c:	f7fc f8ba 	bl	8000104 <__udivsi3>
 8003f90:	0003      	movs	r3, r0
 8003f92:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	0013      	movs	r3, r2
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	189b      	adds	r3, r3, r2
 8003f9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d305      	bcc.n	8003fb0 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003faa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d906      	bls.n	8003fbe <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8003fb0:	231a      	movs	r3, #26
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	189b      	adds	r3, r3, r2
 8003fb6:	19db      	adds	r3, r3, r7
 8003fb8:	2201      	movs	r2, #1
 8003fba:	701a      	strb	r2, [r3, #0]
 8003fbc:	e044      	b.n	8004048 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc0:	61bb      	str	r3, [r7, #24]
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fca:	4b96      	ldr	r3, [pc, #600]	@ (8004224 <UART_SetConfig+0x6a8>)
 8003fcc:	0052      	lsls	r2, r2, #1
 8003fce:	5ad3      	ldrh	r3, [r2, r3]
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	69b8      	ldr	r0, [r7, #24]
 8003fdc:	69f9      	ldr	r1, [r7, #28]
 8003fde:	f7fc fa07 	bl	80003f0 <__aeabi_uldivmod>
 8003fe2:	0002      	movs	r2, r0
 8003fe4:	000b      	movs	r3, r1
 8003fe6:	0e11      	lsrs	r1, r2, #24
 8003fe8:	021d      	lsls	r5, r3, #8
 8003fea:	430d      	orrs	r5, r1
 8003fec:	0214      	lsls	r4, r2, #8
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	085b      	lsrs	r3, r3, #1
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	68b8      	ldr	r0, [r7, #8]
 8003ffc:	68f9      	ldr	r1, [r7, #12]
 8003ffe:	1900      	adds	r0, r0, r4
 8004000:	4169      	adcs	r1, r5
 8004002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	2300      	movs	r3, #0
 800400a:	607b      	str	r3, [r7, #4]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f7fc f9ee 	bl	80003f0 <__aeabi_uldivmod>
 8004014:	0002      	movs	r2, r0
 8004016:	000b      	movs	r3, r1
 8004018:	0013      	movs	r3, r2
 800401a:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800401c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800401e:	23c0      	movs	r3, #192	@ 0xc0
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	429a      	cmp	r2, r3
 8004024:	d309      	bcc.n	800403a <UART_SetConfig+0x4be>
 8004026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004028:	2380      	movs	r3, #128	@ 0x80
 800402a:	035b      	lsls	r3, r3, #13
 800402c:	429a      	cmp	r2, r3
 800402e:	d204      	bcs.n	800403a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8004030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004036:	60da      	str	r2, [r3, #12]
 8004038:	e006      	b.n	8004048 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800403a:	231a      	movs	r3, #26
 800403c:	2220      	movs	r2, #32
 800403e:	189b      	adds	r3, r3, r2
 8004040:	19db      	adds	r3, r3, r7
 8004042:	2201      	movs	r2, #1
 8004044:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8004046:	e0d0      	b.n	80041ea <UART_SetConfig+0x66e>
 8004048:	e0cf      	b.n	80041ea <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	69da      	ldr	r2, [r3, #28]
 800404e:	2380      	movs	r3, #128	@ 0x80
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	429a      	cmp	r2, r3
 8004054:	d000      	beq.n	8004058 <UART_SetConfig+0x4dc>
 8004056:	e070      	b.n	800413a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8004058:	231b      	movs	r3, #27
 800405a:	2220      	movs	r2, #32
 800405c:	189b      	adds	r3, r3, r2
 800405e:	19db      	adds	r3, r3, r7
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d015      	beq.n	8004092 <UART_SetConfig+0x516>
 8004066:	dc18      	bgt.n	800409a <UART_SetConfig+0x51e>
 8004068:	2b04      	cmp	r3, #4
 800406a:	d00d      	beq.n	8004088 <UART_SetConfig+0x50c>
 800406c:	dc15      	bgt.n	800409a <UART_SetConfig+0x51e>
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <UART_SetConfig+0x4fc>
 8004072:	2b02      	cmp	r3, #2
 8004074:	d005      	beq.n	8004082 <UART_SetConfig+0x506>
 8004076:	e010      	b.n	800409a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004078:	f7fe ff10 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 800407c:	0003      	movs	r3, r0
 800407e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004080:	e014      	b.n	80040ac <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004082:	4b67      	ldr	r3, [pc, #412]	@ (8004220 <UART_SetConfig+0x6a4>)
 8004084:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004086:	e011      	b.n	80040ac <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004088:	f7fe fe7c 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 800408c:	0003      	movs	r3, r0
 800408e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004090:	e00c      	b.n	80040ac <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004092:	2380      	movs	r3, #128	@ 0x80
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004098:	e008      	b.n	80040ac <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800409a:	2300      	movs	r3, #0
 800409c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800409e:	231a      	movs	r3, #26
 80040a0:	2220      	movs	r2, #32
 80040a2:	189b      	adds	r3, r3, r2
 80040a4:	19db      	adds	r3, r3, r7
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]
        break;
 80040aa:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d100      	bne.n	80040b4 <UART_SetConfig+0x538>
 80040b2:	e09a      	b.n	80041ea <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040b8:	4b5a      	ldr	r3, [pc, #360]	@ (8004224 <UART_SetConfig+0x6a8>)
 80040ba:	0052      	lsls	r2, r2, #1
 80040bc:	5ad3      	ldrh	r3, [r2, r3]
 80040be:	0019      	movs	r1, r3
 80040c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80040c2:	f7fc f81f 	bl	8000104 <__udivsi3>
 80040c6:	0003      	movs	r3, r0
 80040c8:	005a      	lsls	r2, r3, #1
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	085b      	lsrs	r3, r3, #1
 80040d0:	18d2      	adds	r2, r2, r3
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	0019      	movs	r1, r3
 80040d8:	0010      	movs	r0, r2
 80040da:	f7fc f813 	bl	8000104 <__udivsi3>
 80040de:	0003      	movs	r3, r0
 80040e0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e4:	2b0f      	cmp	r3, #15
 80040e6:	d921      	bls.n	800412c <UART_SetConfig+0x5b0>
 80040e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ea:	2380      	movs	r3, #128	@ 0x80
 80040ec:	025b      	lsls	r3, r3, #9
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d21c      	bcs.n	800412c <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	200e      	movs	r0, #14
 80040f8:	2420      	movs	r4, #32
 80040fa:	1903      	adds	r3, r0, r4
 80040fc:	19db      	adds	r3, r3, r7
 80040fe:	210f      	movs	r1, #15
 8004100:	438a      	bics	r2, r1
 8004102:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004106:	085b      	lsrs	r3, r3, #1
 8004108:	b29b      	uxth	r3, r3
 800410a:	2207      	movs	r2, #7
 800410c:	4013      	ands	r3, r2
 800410e:	b299      	uxth	r1, r3
 8004110:	1903      	adds	r3, r0, r4
 8004112:	19db      	adds	r3, r3, r7
 8004114:	1902      	adds	r2, r0, r4
 8004116:	19d2      	adds	r2, r2, r7
 8004118:	8812      	ldrh	r2, [r2, #0]
 800411a:	430a      	orrs	r2, r1
 800411c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800411e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	1902      	adds	r2, r0, r4
 8004124:	19d2      	adds	r2, r2, r7
 8004126:	8812      	ldrh	r2, [r2, #0]
 8004128:	60da      	str	r2, [r3, #12]
 800412a:	e05e      	b.n	80041ea <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800412c:	231a      	movs	r3, #26
 800412e:	2220      	movs	r2, #32
 8004130:	189b      	adds	r3, r3, r2
 8004132:	19db      	adds	r3, r3, r7
 8004134:	2201      	movs	r2, #1
 8004136:	701a      	strb	r2, [r3, #0]
 8004138:	e057      	b.n	80041ea <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800413a:	231b      	movs	r3, #27
 800413c:	2220      	movs	r2, #32
 800413e:	189b      	adds	r3, r3, r2
 8004140:	19db      	adds	r3, r3, r7
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b08      	cmp	r3, #8
 8004146:	d015      	beq.n	8004174 <UART_SetConfig+0x5f8>
 8004148:	dc18      	bgt.n	800417c <UART_SetConfig+0x600>
 800414a:	2b04      	cmp	r3, #4
 800414c:	d00d      	beq.n	800416a <UART_SetConfig+0x5ee>
 800414e:	dc15      	bgt.n	800417c <UART_SetConfig+0x600>
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <UART_SetConfig+0x5de>
 8004154:	2b02      	cmp	r3, #2
 8004156:	d005      	beq.n	8004164 <UART_SetConfig+0x5e8>
 8004158:	e010      	b.n	800417c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800415a:	f7fe fe9f 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 800415e:	0003      	movs	r3, r0
 8004160:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004162:	e014      	b.n	800418e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004164:	4b2e      	ldr	r3, [pc, #184]	@ (8004220 <UART_SetConfig+0x6a4>)
 8004166:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004168:	e011      	b.n	800418e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800416a:	f7fe fe0b 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 800416e:	0003      	movs	r3, r0
 8004170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004172:	e00c      	b.n	800418e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004174:	2380      	movs	r3, #128	@ 0x80
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800417a:	e008      	b.n	800418e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004180:	231a      	movs	r3, #26
 8004182:	2220      	movs	r2, #32
 8004184:	189b      	adds	r3, r3, r2
 8004186:	19db      	adds	r3, r3, r7
 8004188:	2201      	movs	r2, #1
 800418a:	701a      	strb	r2, [r3, #0]
        break;
 800418c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800418e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004190:	2b00      	cmp	r3, #0
 8004192:	d02a      	beq.n	80041ea <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004198:	4b22      	ldr	r3, [pc, #136]	@ (8004224 <UART_SetConfig+0x6a8>)
 800419a:	0052      	lsls	r2, r2, #1
 800419c:	5ad3      	ldrh	r3, [r2, r3]
 800419e:	0019      	movs	r1, r3
 80041a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80041a2:	f7fb ffaf 	bl	8000104 <__udivsi3>
 80041a6:	0003      	movs	r3, r0
 80041a8:	001a      	movs	r2, r3
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	085b      	lsrs	r3, r3, #1
 80041b0:	18d2      	adds	r2, r2, r3
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	0019      	movs	r1, r3
 80041b8:	0010      	movs	r0, r2
 80041ba:	f7fb ffa3 	bl	8000104 <__udivsi3>
 80041be:	0003      	movs	r3, r0
 80041c0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c4:	2b0f      	cmp	r3, #15
 80041c6:	d90a      	bls.n	80041de <UART_SetConfig+0x662>
 80041c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041ca:	2380      	movs	r3, #128	@ 0x80
 80041cc:	025b      	lsls	r3, r3, #9
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d205      	bcs.n	80041de <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60da      	str	r2, [r3, #12]
 80041dc:	e005      	b.n	80041ea <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80041de:	231a      	movs	r3, #26
 80041e0:	2220      	movs	r2, #32
 80041e2:	189b      	adds	r3, r3, r2
 80041e4:	19db      	adds	r3, r3, r7
 80041e6:	2201      	movs	r2, #1
 80041e8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80041ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ec:	226a      	movs	r2, #106	@ 0x6a
 80041ee:	2101      	movs	r1, #1
 80041f0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f4:	2268      	movs	r2, #104	@ 0x68
 80041f6:	2101      	movs	r1, #1
 80041f8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	2200      	movs	r2, #0
 80041fe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004202:	2200      	movs	r2, #0
 8004204:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004206:	231a      	movs	r3, #26
 8004208:	2220      	movs	r2, #32
 800420a:	189b      	adds	r3, r3, r2
 800420c:	19db      	adds	r3, r3, r7
 800420e:	781b      	ldrb	r3, [r3, #0]
}
 8004210:	0018      	movs	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	b010      	add	sp, #64	@ 0x40
 8004216:	bdb0      	pop	{r4, r5, r7, pc}
 8004218:	40008000 	.word	0x40008000
 800421c:	40008400 	.word	0x40008400
 8004220:	00f42400 	.word	0x00f42400
 8004224:	08004fb0 	.word	0x08004fb0

08004228 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004234:	2208      	movs	r2, #8
 8004236:	4013      	ands	r3, r2
 8004238:	d00b      	beq.n	8004252 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	4a4a      	ldr	r2, [pc, #296]	@ (800436c <UART_AdvFeatureConfig+0x144>)
 8004242:	4013      	ands	r3, r2
 8004244:	0019      	movs	r1, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	430a      	orrs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004256:	2201      	movs	r2, #1
 8004258:	4013      	ands	r3, r2
 800425a:	d00b      	beq.n	8004274 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	4a43      	ldr	r2, [pc, #268]	@ (8004370 <UART_AdvFeatureConfig+0x148>)
 8004264:	4013      	ands	r3, r2
 8004266:	0019      	movs	r1, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004278:	2202      	movs	r2, #2
 800427a:	4013      	ands	r3, r2
 800427c:	d00b      	beq.n	8004296 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	4a3b      	ldr	r2, [pc, #236]	@ (8004374 <UART_AdvFeatureConfig+0x14c>)
 8004286:	4013      	ands	r3, r2
 8004288:	0019      	movs	r1, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429a:	2204      	movs	r2, #4
 800429c:	4013      	ands	r3, r2
 800429e:	d00b      	beq.n	80042b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4a34      	ldr	r2, [pc, #208]	@ (8004378 <UART_AdvFeatureConfig+0x150>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	0019      	movs	r1, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042bc:	2210      	movs	r2, #16
 80042be:	4013      	ands	r3, r2
 80042c0:	d00b      	beq.n	80042da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	4a2c      	ldr	r2, [pc, #176]	@ (800437c <UART_AdvFeatureConfig+0x154>)
 80042ca:	4013      	ands	r3, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042de:	2220      	movs	r2, #32
 80042e0:	4013      	ands	r3, r2
 80042e2:	d00b      	beq.n	80042fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	4a25      	ldr	r2, [pc, #148]	@ (8004380 <UART_AdvFeatureConfig+0x158>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	0019      	movs	r1, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	2240      	movs	r2, #64	@ 0x40
 8004302:	4013      	ands	r3, r2
 8004304:	d01d      	beq.n	8004342 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	4a1d      	ldr	r2, [pc, #116]	@ (8004384 <UART_AdvFeatureConfig+0x15c>)
 800430e:	4013      	ands	r3, r2
 8004310:	0019      	movs	r1, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004322:	2380      	movs	r3, #128	@ 0x80
 8004324:	035b      	lsls	r3, r3, #13
 8004326:	429a      	cmp	r2, r3
 8004328:	d10b      	bne.n	8004342 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a15      	ldr	r2, [pc, #84]	@ (8004388 <UART_AdvFeatureConfig+0x160>)
 8004332:	4013      	ands	r3, r2
 8004334:	0019      	movs	r1, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004346:	2280      	movs	r2, #128	@ 0x80
 8004348:	4013      	ands	r3, r2
 800434a:	d00b      	beq.n	8004364 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	4a0e      	ldr	r2, [pc, #56]	@ (800438c <UART_AdvFeatureConfig+0x164>)
 8004354:	4013      	ands	r3, r2
 8004356:	0019      	movs	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	605a      	str	r2, [r3, #4]
  }
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b002      	add	sp, #8
 800436a:	bd80      	pop	{r7, pc}
 800436c:	ffff7fff 	.word	0xffff7fff
 8004370:	fffdffff 	.word	0xfffdffff
 8004374:	fffeffff 	.word	0xfffeffff
 8004378:	fffbffff 	.word	0xfffbffff
 800437c:	ffffefff 	.word	0xffffefff
 8004380:	ffffdfff 	.word	0xffffdfff
 8004384:	ffefffff 	.word	0xffefffff
 8004388:	ff9fffff 	.word	0xff9fffff
 800438c:	fff7ffff 	.word	0xfff7ffff

08004390 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b092      	sub	sp, #72	@ 0x48
 8004394:	af02      	add	r7, sp, #8
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2290      	movs	r2, #144	@ 0x90
 800439c:	2100      	movs	r1, #0
 800439e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043a0:	f7fd fa4c 	bl	800183c <HAL_GetTick>
 80043a4:	0003      	movs	r3, r0
 80043a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2208      	movs	r2, #8
 80043b0:	4013      	ands	r3, r2
 80043b2:	2b08      	cmp	r3, #8
 80043b4:	d12d      	bne.n	8004412 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b8:	2280      	movs	r2, #128	@ 0x80
 80043ba:	0391      	lsls	r1, r2, #14
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	4a47      	ldr	r2, [pc, #284]	@ (80044dc <UART_CheckIdleState+0x14c>)
 80043c0:	9200      	str	r2, [sp, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f000 f88e 	bl	80044e4 <UART_WaitOnFlagUntilTimeout>
 80043c8:	1e03      	subs	r3, r0, #0
 80043ca:	d022      	beq.n	8004412 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043cc:	f3ef 8310 	mrs	r3, PRIMASK
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80043d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043d6:	2301      	movs	r3, #1
 80043d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043dc:	f383 8810 	msr	PRIMASK, r3
}
 80043e0:	46c0      	nop			@ (mov r8, r8)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2180      	movs	r1, #128	@ 0x80
 80043ee:	438a      	bics	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	f383 8810 	msr	PRIMASK, r3
}
 80043fc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2288      	movs	r2, #136	@ 0x88
 8004402:	2120      	movs	r1, #32
 8004404:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2284      	movs	r2, #132	@ 0x84
 800440a:	2100      	movs	r1, #0
 800440c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e060      	b.n	80044d4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2204      	movs	r2, #4
 800441a:	4013      	ands	r3, r2
 800441c:	2b04      	cmp	r3, #4
 800441e:	d146      	bne.n	80044ae <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004422:	2280      	movs	r2, #128	@ 0x80
 8004424:	03d1      	lsls	r1, r2, #15
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	4a2c      	ldr	r2, [pc, #176]	@ (80044dc <UART_CheckIdleState+0x14c>)
 800442a:	9200      	str	r2, [sp, #0]
 800442c:	2200      	movs	r2, #0
 800442e:	f000 f859 	bl	80044e4 <UART_WaitOnFlagUntilTimeout>
 8004432:	1e03      	subs	r3, r0, #0
 8004434:	d03b      	beq.n	80044ae <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004436:	f3ef 8310 	mrs	r3, PRIMASK
 800443a:	60fb      	str	r3, [r7, #12]
  return(result);
 800443c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800443e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004440:	2301      	movs	r3, #1
 8004442:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f383 8810 	msr	PRIMASK, r3
}
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4922      	ldr	r1, [pc, #136]	@ (80044e0 <UART_CheckIdleState+0x150>)
 8004458:	400a      	ands	r2, r1
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800445e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f383 8810 	msr	PRIMASK, r3
}
 8004466:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004468:	f3ef 8310 	mrs	r3, PRIMASK
 800446c:	61bb      	str	r3, [r7, #24]
  return(result);
 800446e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004470:	633b      	str	r3, [r7, #48]	@ 0x30
 8004472:	2301      	movs	r3, #1
 8004474:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	f383 8810 	msr	PRIMASK, r3
}
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2101      	movs	r1, #1
 800448a:	438a      	bics	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
 800448e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004490:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	f383 8810 	msr	PRIMASK, r3
}
 8004498:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	228c      	movs	r2, #140	@ 0x8c
 800449e:	2120      	movs	r1, #32
 80044a0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2284      	movs	r2, #132	@ 0x84
 80044a6:	2100      	movs	r1, #0
 80044a8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e012      	b.n	80044d4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2288      	movs	r2, #136	@ 0x88
 80044b2:	2120      	movs	r1, #32
 80044b4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	228c      	movs	r2, #140	@ 0x8c
 80044ba:	2120      	movs	r1, #32
 80044bc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2284      	movs	r2, #132	@ 0x84
 80044ce:	2100      	movs	r1, #0
 80044d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	0018      	movs	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	b010      	add	sp, #64	@ 0x40
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	01ffffff 	.word	0x01ffffff
 80044e0:	fffffedf 	.word	0xfffffedf

080044e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	1dfb      	adds	r3, r7, #7
 80044f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044f4:	e051      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	3301      	adds	r3, #1
 80044fa:	d04e      	beq.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044fc:	f7fd f99e 	bl	800183c <HAL_GetTick>
 8004500:	0002      	movs	r2, r0
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	429a      	cmp	r2, r3
 800450a:	d302      	bcc.n	8004512 <UART_WaitOnFlagUntilTimeout+0x2e>
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e051      	b.n	80045ba <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2204      	movs	r2, #4
 800451e:	4013      	ands	r3, r2
 8004520:	d03b      	beq.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b80      	cmp	r3, #128	@ 0x80
 8004526:	d038      	beq.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b40      	cmp	r3, #64	@ 0x40
 800452c:	d035      	beq.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	2208      	movs	r2, #8
 8004536:	4013      	ands	r3, r2
 8004538:	2b08      	cmp	r3, #8
 800453a:	d111      	bne.n	8004560 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2208      	movs	r2, #8
 8004542:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	0018      	movs	r0, r3
 8004548:	f000 f922 	bl	8004790 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2290      	movs	r2, #144	@ 0x90
 8004550:	2108      	movs	r1, #8
 8004552:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2284      	movs	r2, #132	@ 0x84
 8004558:	2100      	movs	r1, #0
 800455a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e02c      	b.n	80045ba <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69da      	ldr	r2, [r3, #28]
 8004566:	2380      	movs	r3, #128	@ 0x80
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	401a      	ands	r2, r3
 800456c:	2380      	movs	r3, #128	@ 0x80
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	429a      	cmp	r2, r3
 8004572:	d112      	bne.n	800459a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2280      	movs	r2, #128	@ 0x80
 800457a:	0112      	lsls	r2, r2, #4
 800457c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	0018      	movs	r0, r3
 8004582:	f000 f905 	bl	8004790 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2290      	movs	r2, #144	@ 0x90
 800458a:	2120      	movs	r1, #32
 800458c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2284      	movs	r2, #132	@ 0x84
 8004592:	2100      	movs	r1, #0
 8004594:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e00f      	b.n	80045ba <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	4013      	ands	r3, r2
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	425a      	negs	r2, r3
 80045aa:	4153      	adcs	r3, r2
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	001a      	movs	r2, r3
 80045b0:	1dfb      	adds	r3, r7, #7
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d09e      	beq.n	80044f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	0018      	movs	r0, r3
 80045bc:	46bd      	mov	sp, r7
 80045be:	b004      	add	sp, #16
 80045c0:	bd80      	pop	{r7, pc}
	...

080045c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b090      	sub	sp, #64	@ 0x40
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	1dbb      	adds	r3, r7, #6
 80045d0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	1dba      	adds	r2, r7, #6
 80045dc:	215c      	movs	r1, #92	@ 0x5c
 80045de:	8812      	ldrh	r2, [r2, #0]
 80045e0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2290      	movs	r2, #144	@ 0x90
 80045e6:	2100      	movs	r1, #0
 80045e8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	228c      	movs	r2, #140	@ 0x8c
 80045ee:	2122      	movs	r1, #34	@ 0x22
 80045f0:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2280      	movs	r2, #128	@ 0x80
 80045f6:	589b      	ldr	r3, [r3, r2]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d02d      	beq.n	8004658 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2280      	movs	r2, #128	@ 0x80
 8004600:	589b      	ldr	r3, [r3, r2]
 8004602:	4a40      	ldr	r2, [pc, #256]	@ (8004704 <UART_Start_Receive_DMA+0x140>)
 8004604:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2280      	movs	r2, #128	@ 0x80
 800460a:	589b      	ldr	r3, [r3, r2]
 800460c:	4a3e      	ldr	r2, [pc, #248]	@ (8004708 <UART_Start_Receive_DMA+0x144>)
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2280      	movs	r2, #128	@ 0x80
 8004614:	589b      	ldr	r3, [r3, r2]
 8004616:	4a3d      	ldr	r2, [pc, #244]	@ (800470c <UART_Start_Receive_DMA+0x148>)
 8004618:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2280      	movs	r2, #128	@ 0x80
 800461e:	589b      	ldr	r3, [r3, r2]
 8004620:	2200      	movs	r2, #0
 8004622:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2280      	movs	r2, #128	@ 0x80
 8004628:	5898      	ldr	r0, [r3, r2]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	3324      	adds	r3, #36	@ 0x24
 8004630:	0019      	movs	r1, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004636:	001a      	movs	r2, r3
 8004638:	1dbb      	adds	r3, r7, #6
 800463a:	881b      	ldrh	r3, [r3, #0]
 800463c:	f7fd faa8 	bl	8001b90 <HAL_DMA_Start_IT>
 8004640:	1e03      	subs	r3, r0, #0
 8004642:	d009      	beq.n	8004658 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2290      	movs	r2, #144	@ 0x90
 8004648:	2110      	movs	r1, #16
 800464a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	228c      	movs	r2, #140	@ 0x8c
 8004650:	2120      	movs	r1, #32
 8004652:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e050      	b.n	80046fa <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d019      	beq.n	8004694 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004660:	f3ef 8310 	mrs	r3, PRIMASK
 8004664:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004668:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800466a:	2301      	movs	r3, #1
 800466c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004670:	f383 8810 	msr	PRIMASK, r3
}
 8004674:	46c0      	nop			@ (mov r8, r8)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2180      	movs	r1, #128	@ 0x80
 8004682:	0049      	lsls	r1, r1, #1
 8004684:	430a      	orrs	r2, r1
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800468a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468e:	f383 8810 	msr	PRIMASK, r3
}
 8004692:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004694:	f3ef 8310 	mrs	r3, PRIMASK
 8004698:	613b      	str	r3, [r7, #16]
  return(result);
 800469a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800469c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800469e:	2301      	movs	r3, #1
 80046a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	f383 8810 	msr	PRIMASK, r3
}
 80046a8:	46c0      	nop			@ (mov r8, r8)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2101      	movs	r1, #1
 80046b6:	430a      	orrs	r2, r1
 80046b8:	609a      	str	r2, [r3, #8]
 80046ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f383 8810 	msr	PRIMASK, r3
}
 80046c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c6:	f3ef 8310 	mrs	r3, PRIMASK
 80046ca:	61fb      	str	r3, [r7, #28]
  return(result);
 80046cc:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d0:	2301      	movs	r3, #1
 80046d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	f383 8810 	msr	PRIMASK, r3
}
 80046da:	46c0      	nop			@ (mov r8, r8)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2140      	movs	r1, #64	@ 0x40
 80046e8:	430a      	orrs	r2, r1
 80046ea:	609a      	str	r2, [r3, #8]
 80046ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	f383 8810 	msr	PRIMASK, r3
}
 80046f6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	0018      	movs	r0, r3
 80046fc:	46bd      	mov	sp, r7
 80046fe:	b010      	add	sp, #64	@ 0x40
 8004700:	bd80      	pop	{r7, pc}
 8004702:	46c0      	nop			@ (mov r8, r8)
 8004704:	08004915 	.word	0x08004915
 8004708:	08004a45 	.word	0x08004a45
 800470c:	08004a87 	.word	0x08004a87

08004710 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08a      	sub	sp, #40	@ 0x28
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004718:	f3ef 8310 	mrs	r3, PRIMASK
 800471c:	60bb      	str	r3, [r7, #8]
  return(result);
 800471e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004720:	627b      	str	r3, [r7, #36]	@ 0x24
 8004722:	2301      	movs	r3, #1
 8004724:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f383 8810 	msr	PRIMASK, r3
}
 800472c:	46c0      	nop			@ (mov r8, r8)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	21c0      	movs	r1, #192	@ 0xc0
 800473a:	438a      	bics	r2, r1
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	f383 8810 	msr	PRIMASK, r3
}
 8004748:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800474a:	f3ef 8310 	mrs	r3, PRIMASK
 800474e:	617b      	str	r3, [r7, #20]
  return(result);
 8004750:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004752:	623b      	str	r3, [r7, #32]
 8004754:	2301      	movs	r3, #1
 8004756:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	f383 8810 	msr	PRIMASK, r3
}
 800475e:	46c0      	nop			@ (mov r8, r8)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689a      	ldr	r2, [r3, #8]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4908      	ldr	r1, [pc, #32]	@ (800478c <UART_EndTxTransfer+0x7c>)
 800476c:	400a      	ands	r2, r1
 800476e:	609a      	str	r2, [r3, #8]
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f383 8810 	msr	PRIMASK, r3
}
 800477a:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2288      	movs	r2, #136	@ 0x88
 8004780:	2120      	movs	r1, #32
 8004782:	5099      	str	r1, [r3, r2]
}
 8004784:	46c0      	nop			@ (mov r8, r8)
 8004786:	46bd      	mov	sp, r7
 8004788:	b00a      	add	sp, #40	@ 0x28
 800478a:	bd80      	pop	{r7, pc}
 800478c:	ff7fffff 	.word	0xff7fffff

08004790 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b08e      	sub	sp, #56	@ 0x38
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004798:	f3ef 8310 	mrs	r3, PRIMASK
 800479c:	617b      	str	r3, [r7, #20]
  return(result);
 800479e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047a2:	2301      	movs	r3, #1
 80047a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	f383 8810 	msr	PRIMASK, r3
}
 80047ac:	46c0      	nop			@ (mov r8, r8)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4926      	ldr	r1, [pc, #152]	@ (8004854 <UART_EndRxTransfer+0xc4>)
 80047ba:	400a      	ands	r2, r1
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	f383 8810 	msr	PRIMASK, r3
}
 80047c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ca:	f3ef 8310 	mrs	r3, PRIMASK
 80047ce:	623b      	str	r3, [r7, #32]
  return(result);
 80047d0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80047d4:	2301      	movs	r3, #1
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	f383 8810 	msr	PRIMASK, r3
}
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	491b      	ldr	r1, [pc, #108]	@ (8004858 <UART_EndRxTransfer+0xc8>)
 80047ec:	400a      	ands	r2, r1
 80047ee:	609a      	str	r2, [r3, #8]
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f6:	f383 8810 	msr	PRIMASK, r3
}
 80047fa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004800:	2b01      	cmp	r3, #1
 8004802:	d118      	bne.n	8004836 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004804:	f3ef 8310 	mrs	r3, PRIMASK
 8004808:	60bb      	str	r3, [r7, #8]
  return(result);
 800480a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800480c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800480e:	2301      	movs	r3, #1
 8004810:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f383 8810 	msr	PRIMASK, r3
}
 8004818:	46c0      	nop			@ (mov r8, r8)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2110      	movs	r1, #16
 8004826:	438a      	bics	r2, r1
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800482c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f383 8810 	msr	PRIMASK, r3
}
 8004834:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	228c      	movs	r2, #140	@ 0x8c
 800483a:	2120      	movs	r1, #32
 800483c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800484a:	46c0      	nop			@ (mov r8, r8)
 800484c:	46bd      	mov	sp, r7
 800484e:	b00e      	add	sp, #56	@ 0x38
 8004850:	bd80      	pop	{r7, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	fffffedf 	.word	0xfffffedf
 8004858:	effffffe 	.word	0xeffffffe

0800485c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08c      	sub	sp, #48	@ 0x30
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004868:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2220      	movs	r2, #32
 8004872:	4013      	ands	r3, r2
 8004874:	d135      	bne.n	80048e2 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8004876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004878:	2256      	movs	r2, #86	@ 0x56
 800487a:	2100      	movs	r1, #0
 800487c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800487e:	f3ef 8310 	mrs	r3, PRIMASK
 8004882:	60fb      	str	r3, [r7, #12]
  return(result);
 8004884:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004888:	2301      	movs	r3, #1
 800488a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f383 8810 	msr	PRIMASK, r3
}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2180      	movs	r1, #128	@ 0x80
 80048a0:	438a      	bics	r2, r1
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f383 8810 	msr	PRIMASK, r3
}
 80048ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b0:	f3ef 8310 	mrs	r3, PRIMASK
 80048b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80048b6:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ba:	2301      	movs	r3, #1
 80048bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	f383 8810 	msr	PRIMASK, r3
}
 80048c4:	46c0      	nop			@ (mov r8, r8)
 80048c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2140      	movs	r1, #64	@ 0x40
 80048d2:	430a      	orrs	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	f383 8810 	msr	PRIMASK, r3
}
 80048e0:	e004      	b.n	80048ec <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 80048e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e4:	0018      	movs	r0, r3
 80048e6:	f7fb ff47 	bl	8000778 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	46c0      	nop			@ (mov r8, r8)
 80048ee:	46bd      	mov	sp, r7
 80048f0:	b00c      	add	sp, #48	@ 0x30
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004900:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	0018      	movs	r0, r3
 8004906:	f7ff f929 	bl	8003b5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800490a:	46c0      	nop			@ (mov r8, r8)
 800490c:	46bd      	mov	sp, r7
 800490e:	b004      	add	sp, #16
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b094      	sub	sp, #80	@ 0x50
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004920:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2220      	movs	r2, #32
 800492a:	4013      	ands	r3, r2
 800492c:	d16f      	bne.n	8004a0e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800492e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004930:	225e      	movs	r2, #94	@ 0x5e
 8004932:	2100      	movs	r1, #0
 8004934:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004936:	f3ef 8310 	mrs	r3, PRIMASK
 800493a:	61bb      	str	r3, [r7, #24]
  return(result);
 800493c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800493e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004940:	2301      	movs	r3, #1
 8004942:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f383 8810 	msr	PRIMASK, r3
}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	493a      	ldr	r1, [pc, #232]	@ (8004a40 <UART_DMAReceiveCplt+0x12c>)
 8004958:	400a      	ands	r2, r1
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800495e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	f383 8810 	msr	PRIMASK, r3
}
 8004966:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004968:	f3ef 8310 	mrs	r3, PRIMASK
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004970:	647b      	str	r3, [r7, #68]	@ 0x44
 8004972:	2301      	movs	r3, #1
 8004974:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004978:	f383 8810 	msr	PRIMASK, r3
}
 800497c:	46c0      	nop			@ (mov r8, r8)
 800497e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2101      	movs	r1, #1
 800498a:	438a      	bics	r2, r1
 800498c:	609a      	str	r2, [r3, #8]
 800498e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004994:	f383 8810 	msr	PRIMASK, r3
}
 8004998:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800499a:	f3ef 8310 	mrs	r3, PRIMASK
 800499e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80049a4:	2301      	movs	r3, #1
 80049a6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049aa:	f383 8810 	msr	PRIMASK, r3
}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2140      	movs	r1, #64	@ 0x40
 80049bc:	438a      	bics	r2, r1
 80049be:	609a      	str	r2, [r3, #8]
 80049c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c6:	f383 8810 	msr	PRIMASK, r3
}
 80049ca:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049ce:	228c      	movs	r2, #140	@ 0x8c
 80049d0:	2120      	movs	r1, #32
 80049d2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d118      	bne.n	8004a0e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049dc:	f3ef 8310 	mrs	r3, PRIMASK
 80049e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80049e2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049e6:	2301      	movs	r3, #1
 80049e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f383 8810 	msr	PRIMASK, r3
}
 80049f0:	46c0      	nop			@ (mov r8, r8)
 80049f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2110      	movs	r1, #16
 80049fe:	438a      	bics	r2, r1
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f383 8810 	msr	PRIMASK, r3
}
 8004a0c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a10:	2200      	movs	r2, #0
 8004a12:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d108      	bne.n	8004a2e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a1e:	225c      	movs	r2, #92	@ 0x5c
 8004a20:	5a9a      	ldrh	r2, [r3, r2]
 8004a22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a24:	0011      	movs	r1, r2
 8004a26:	0018      	movs	r0, r3
 8004a28:	f7fb fe6a 	bl	8000700 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a2c:	e003      	b.n	8004a36 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8004a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a30:	0018      	movs	r0, r3
 8004a32:	f7fc f8a9 	bl	8000b88 <HAL_UART_RxCpltCallback>
}
 8004a36:	46c0      	nop			@ (mov r8, r8)
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b014      	add	sp, #80	@ 0x50
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	46c0      	nop			@ (mov r8, r8)
 8004a40:	fffffeff 	.word	0xfffffeff

08004a44 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2201      	movs	r2, #1
 8004a56:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d10a      	bne.n	8004a76 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	225c      	movs	r2, #92	@ 0x5c
 8004a64:	5a9b      	ldrh	r3, [r3, r2]
 8004a66:	085b      	lsrs	r3, r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	0011      	movs	r1, r2
 8004a6e:	0018      	movs	r0, r3
 8004a70:	f7fb fe46 	bl	8000700 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a74:	e003      	b.n	8004a7e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f7fc f895 	bl	8000ba8 <HAL_UART_RxHalfCpltCallback>
}
 8004a7e:	46c0      	nop			@ (mov r8, r8)
 8004a80:	46bd      	mov	sp, r7
 8004a82:	b004      	add	sp, #16
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b086      	sub	sp, #24
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a92:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2288      	movs	r2, #136	@ 0x88
 8004a98:	589b      	ldr	r3, [r3, r2]
 8004a9a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	228c      	movs	r2, #140	@ 0x8c
 8004aa0:	589b      	ldr	r3, [r3, r2]
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	2280      	movs	r2, #128	@ 0x80
 8004aac:	4013      	ands	r3, r2
 8004aae:	2b80      	cmp	r3, #128	@ 0x80
 8004ab0:	d10a      	bne.n	8004ac8 <UART_DMAError+0x42>
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2b21      	cmp	r3, #33	@ 0x21
 8004ab6:	d107      	bne.n	8004ac8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2256      	movs	r2, #86	@ 0x56
 8004abc:	2100      	movs	r1, #0
 8004abe:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f7ff fe24 	bl	8004710 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2240      	movs	r2, #64	@ 0x40
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	2b40      	cmp	r3, #64	@ 0x40
 8004ad4:	d10a      	bne.n	8004aec <UART_DMAError+0x66>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b22      	cmp	r3, #34	@ 0x22
 8004ada:	d107      	bne.n	8004aec <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	225e      	movs	r2, #94	@ 0x5e
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f7ff fe52 	bl	8004790 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	2290      	movs	r2, #144	@ 0x90
 8004af0:	589b      	ldr	r3, [r3, r2]
 8004af2:	2210      	movs	r2, #16
 8004af4:	431a      	orrs	r2, r3
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2190      	movs	r1, #144	@ 0x90
 8004afa:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	0018      	movs	r0, r3
 8004b00:	f7ff f834 	bl	8003b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b04:	46c0      	nop			@ (mov r8, r8)
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b006      	add	sp, #24
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	225e      	movs	r2, #94	@ 0x5e
 8004b1e:	2100      	movs	r1, #0
 8004b20:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2256      	movs	r2, #86	@ 0x56
 8004b26:	2100      	movs	r1, #0
 8004b28:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f7ff f81d 	bl	8003b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b32:	46c0      	nop			@ (mov r8, r8)
 8004b34:	46bd      	mov	sp, r7
 8004b36:	b004      	add	sp, #16
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b086      	sub	sp, #24
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b42:	f3ef 8310 	mrs	r3, PRIMASK
 8004b46:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b48:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f383 8810 	msr	PRIMASK, r3
}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2140      	movs	r1, #64	@ 0x40
 8004b64:	438a      	bics	r2, r1
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	f383 8810 	msr	PRIMASK, r3
}
 8004b72:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2288      	movs	r2, #136	@ 0x88
 8004b78:	2120      	movs	r1, #32
 8004b7a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	0018      	movs	r0, r3
 8004b86:	f7fb fdf7 	bl	8000778 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b8a:	46c0      	nop			@ (mov r8, r8)
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	b006      	add	sp, #24
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b082      	sub	sp, #8
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004b9a:	46c0      	nop			@ (mov r8, r8)
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b002      	add	sp, #8
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b082      	sub	sp, #8
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004baa:	46c0      	nop			@ (mov r8, r8)
 8004bac:	46bd      	mov	sp, r7
 8004bae:	b002      	add	sp, #8
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b082      	sub	sp, #8
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	b002      	add	sp, #8
 8004bc0:	bd80      	pop	{r7, pc}
	...

08004bc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2284      	movs	r2, #132	@ 0x84
 8004bd0:	5c9b      	ldrb	r3, [r3, r2]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d101      	bne.n	8004bda <HAL_UARTEx_DisableFifoMode+0x16>
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e027      	b.n	8004c2a <HAL_UARTEx_DisableFifoMode+0x66>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2284      	movs	r2, #132	@ 0x84
 8004bde:	2101      	movs	r1, #1
 8004be0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2288      	movs	r2, #136	@ 0x88
 8004be6:	2124      	movs	r1, #36	@ 0x24
 8004be8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	438a      	bics	r2, r1
 8004c00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	4a0b      	ldr	r2, [pc, #44]	@ (8004c34 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004c06:	4013      	ands	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2288      	movs	r2, #136	@ 0x88
 8004c1c:	2120      	movs	r1, #32
 8004c1e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2284      	movs	r2, #132	@ 0x84
 8004c24:	2100      	movs	r1, #0
 8004c26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b004      	add	sp, #16
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	46c0      	nop			@ (mov r8, r8)
 8004c34:	dfffffff 	.word	0xdfffffff

08004c38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2284      	movs	r2, #132	@ 0x84
 8004c46:	5c9b      	ldrb	r3, [r3, r2]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e02e      	b.n	8004cae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2284      	movs	r2, #132	@ 0x84
 8004c54:	2101      	movs	r1, #1
 8004c56:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2288      	movs	r2, #136	@ 0x88
 8004c5c:	2124      	movs	r1, #36	@ 0x24
 8004c5e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2101      	movs	r1, #1
 8004c74:	438a      	bics	r2, r1
 8004c76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	08d9      	lsrs	r1, r3, #3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	0018      	movs	r0, r3
 8004c90:	f000 f8bc 	bl	8004e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2288      	movs	r2, #136	@ 0x88
 8004ca0:	2120      	movs	r1, #32
 8004ca2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2284      	movs	r2, #132	@ 0x84
 8004ca8:	2100      	movs	r1, #0
 8004caa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	0018      	movs	r0, r3
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	b004      	add	sp, #16
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2284      	movs	r2, #132	@ 0x84
 8004cc6:	5c9b      	ldrb	r3, [r3, r2]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e02f      	b.n	8004d30 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2284      	movs	r2, #132	@ 0x84
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2288      	movs	r2, #136	@ 0x88
 8004cdc:	2124      	movs	r1, #36	@ 0x24
 8004cde:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8004d38 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004d00:	4013      	ands	r3, r2
 8004d02:	0019      	movs	r1, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	0018      	movs	r0, r3
 8004d12:	f000 f87b 	bl	8004e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2288      	movs	r2, #136	@ 0x88
 8004d22:	2120      	movs	r1, #32
 8004d24:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2284      	movs	r2, #132	@ 0x84
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	0018      	movs	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	b004      	add	sp, #16
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	f1ffffff 	.word	0xf1ffffff

08004d3c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d3c:	b5b0      	push	{r4, r5, r7, lr}
 8004d3e:	b08a      	sub	sp, #40	@ 0x28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	1dbb      	adds	r3, r7, #6
 8004d48:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	228c      	movs	r2, #140	@ 0x8c
 8004d4e:	589b      	ldr	r3, [r3, r2]
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d156      	bne.n	8004e02 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004d5a:	1dbb      	adds	r3, r7, #6
 8004d5c:	881b      	ldrh	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e04e      	b.n	8004e04 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	2380      	movs	r3, #128	@ 0x80
 8004d6c:	015b      	lsls	r3, r3, #5
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d109      	bne.n	8004d86 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d105      	bne.n	8004d86 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	4013      	ands	r3, r2
 8004d80:	d001      	beq.n	8004d86 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e03e      	b.n	8004e04 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004d92:	2527      	movs	r5, #39	@ 0x27
 8004d94:	197c      	adds	r4, r7, r5
 8004d96:	1dbb      	adds	r3, r7, #6
 8004d98:	881a      	ldrh	r2, [r3, #0]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f7ff fc10 	bl	80045c4 <UART_Start_Receive_DMA>
 8004da4:	0003      	movs	r3, r0
 8004da6:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004da8:	197b      	adds	r3, r7, r5
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d124      	bne.n	8004dfa <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d11c      	bne.n	8004df2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc4:	617b      	str	r3, [r7, #20]
  return(result);
 8004dc6:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dc8:	623b      	str	r3, [r7, #32]
 8004dca:	2301      	movs	r3, #1
 8004dcc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	f383 8810 	msr	PRIMASK, r3
}
 8004dd4:	46c0      	nop			@ (mov r8, r8)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2110      	movs	r1, #16
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	f383 8810 	msr	PRIMASK, r3
}
 8004df0:	e003      	b.n	8004dfa <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004df2:	2327      	movs	r3, #39	@ 0x27
 8004df4:	18fb      	adds	r3, r7, r3
 8004df6:	2201      	movs	r2, #1
 8004df8:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004dfa:	2327      	movs	r3, #39	@ 0x27
 8004dfc:	18fb      	adds	r3, r7, r3
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	e000      	b.n	8004e04 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004e02:	2302      	movs	r3, #2
  }
}
 8004e04:	0018      	movs	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b00a      	add	sp, #40	@ 0x28
 8004e0a:	bdb0      	pop	{r4, r5, r7, pc}

08004e0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d108      	bne.n	8004e2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	226a      	movs	r2, #106	@ 0x6a
 8004e20:	2101      	movs	r1, #1
 8004e22:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2268      	movs	r2, #104	@ 0x68
 8004e28:	2101      	movs	r1, #1
 8004e2a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004e2c:	e043      	b.n	8004eb6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004e2e:	260f      	movs	r6, #15
 8004e30:	19bb      	adds	r3, r7, r6
 8004e32:	2208      	movs	r2, #8
 8004e34:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004e36:	200e      	movs	r0, #14
 8004e38:	183b      	adds	r3, r7, r0
 8004e3a:	2208      	movs	r2, #8
 8004e3c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	0e5b      	lsrs	r3, r3, #25
 8004e46:	b2da      	uxtb	r2, r3
 8004e48:	240d      	movs	r4, #13
 8004e4a:	193b      	adds	r3, r7, r4
 8004e4c:	2107      	movs	r1, #7
 8004e4e:	400a      	ands	r2, r1
 8004e50:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	0f5b      	lsrs	r3, r3, #29
 8004e5a:	b2da      	uxtb	r2, r3
 8004e5c:	250c      	movs	r5, #12
 8004e5e:	197b      	adds	r3, r7, r5
 8004e60:	2107      	movs	r1, #7
 8004e62:	400a      	ands	r2, r1
 8004e64:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e66:	183b      	adds	r3, r7, r0
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	197a      	adds	r2, r7, r5
 8004e6c:	7812      	ldrb	r2, [r2, #0]
 8004e6e:	4914      	ldr	r1, [pc, #80]	@ (8004ec0 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e70:	5c8a      	ldrb	r2, [r1, r2]
 8004e72:	435a      	muls	r2, r3
 8004e74:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e76:	197b      	adds	r3, r7, r5
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	4a12      	ldr	r2, [pc, #72]	@ (8004ec4 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e7c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e7e:	0019      	movs	r1, r3
 8004e80:	f7fb f9ca 	bl	8000218 <__divsi3>
 8004e84:	0003      	movs	r3, r0
 8004e86:	b299      	uxth	r1, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	226a      	movs	r2, #106	@ 0x6a
 8004e8c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e8e:	19bb      	adds	r3, r7, r6
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	193a      	adds	r2, r7, r4
 8004e94:	7812      	ldrb	r2, [r2, #0]
 8004e96:	490a      	ldr	r1, [pc, #40]	@ (8004ec0 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e98:	5c8a      	ldrb	r2, [r1, r2]
 8004e9a:	435a      	muls	r2, r3
 8004e9c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e9e:	193b      	adds	r3, r7, r4
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	4a08      	ldr	r2, [pc, #32]	@ (8004ec4 <UARTEx_SetNbDataToProcess+0xb8>)
 8004ea4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ea6:	0019      	movs	r1, r3
 8004ea8:	f7fb f9b6 	bl	8000218 <__divsi3>
 8004eac:	0003      	movs	r3, r0
 8004eae:	b299      	uxth	r1, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2268      	movs	r2, #104	@ 0x68
 8004eb4:	5299      	strh	r1, [r3, r2]
}
 8004eb6:	46c0      	nop			@ (mov r8, r8)
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	b005      	add	sp, #20
 8004ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ebe:	46c0      	nop			@ (mov r8, r8)
 8004ec0:	08004fc8 	.word	0x08004fc8
 8004ec4:	08004fd0 	.word	0x08004fd0

08004ec8 <memset>:
 8004ec8:	0003      	movs	r3, r0
 8004eca:	1882      	adds	r2, r0, r2
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d100      	bne.n	8004ed2 <memset+0xa>
 8004ed0:	4770      	bx	lr
 8004ed2:	7019      	strb	r1, [r3, #0]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	e7f9      	b.n	8004ecc <memset+0x4>

08004ed8 <__libc_init_array>:
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	2600      	movs	r6, #0
 8004edc:	4c0c      	ldr	r4, [pc, #48]	@ (8004f10 <__libc_init_array+0x38>)
 8004ede:	4d0d      	ldr	r5, [pc, #52]	@ (8004f14 <__libc_init_array+0x3c>)
 8004ee0:	1b64      	subs	r4, r4, r5
 8004ee2:	10a4      	asrs	r4, r4, #2
 8004ee4:	42a6      	cmp	r6, r4
 8004ee6:	d109      	bne.n	8004efc <__libc_init_array+0x24>
 8004ee8:	2600      	movs	r6, #0
 8004eea:	f000 f819 	bl	8004f20 <_init>
 8004eee:	4c0a      	ldr	r4, [pc, #40]	@ (8004f18 <__libc_init_array+0x40>)
 8004ef0:	4d0a      	ldr	r5, [pc, #40]	@ (8004f1c <__libc_init_array+0x44>)
 8004ef2:	1b64      	subs	r4, r4, r5
 8004ef4:	10a4      	asrs	r4, r4, #2
 8004ef6:	42a6      	cmp	r6, r4
 8004ef8:	d105      	bne.n	8004f06 <__libc_init_array+0x2e>
 8004efa:	bd70      	pop	{r4, r5, r6, pc}
 8004efc:	00b3      	lsls	r3, r6, #2
 8004efe:	58eb      	ldr	r3, [r5, r3]
 8004f00:	4798      	blx	r3
 8004f02:	3601      	adds	r6, #1
 8004f04:	e7ee      	b.n	8004ee4 <__libc_init_array+0xc>
 8004f06:	00b3      	lsls	r3, r6, #2
 8004f08:	58eb      	ldr	r3, [r5, r3]
 8004f0a:	4798      	blx	r3
 8004f0c:	3601      	adds	r6, #1
 8004f0e:	e7f2      	b.n	8004ef6 <__libc_init_array+0x1e>
 8004f10:	08004fe0 	.word	0x08004fe0
 8004f14:	08004fe0 	.word	0x08004fe0
 8004f18:	08004fe4 	.word	0x08004fe4
 8004f1c:	08004fe0 	.word	0x08004fe0

08004f20 <_init>:
 8004f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f26:	bc08      	pop	{r3}
 8004f28:	469e      	mov	lr, r3
 8004f2a:	4770      	bx	lr

08004f2c <_fini>:
 8004f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f32:	bc08      	pop	{r3}
 8004f34:	469e      	mov	lr, r3
 8004f36:	4770      	bx	lr
