#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 13 16:52:21 2020
# Process ID: 1800
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_0_synth_1
# Command line: vivado.exe -log Convolution_Controller_Convolution_Controll_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Convolution_Controller_Convolution_Controll_0_0.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_0_synth_1/Convolution_Controller_Convolution_Controll_0_0.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Convolution_Controller_Convolution_Controll_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.cache/ip 
Command: synth_design -top Convolution_Controller_Convolution_Controll_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Convolution_Controller_Convolution_Controll_0_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/synth/Convolution_Controller_Convolution_Controll_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Convolution_Controller' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Convolution_Controller' (1#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Convolution_Controller_Convolution_Controll_0_0' (2#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/synth/Convolution_Controller_Convolution_Controll_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1131.480 ; gain = 50.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.480 ; gain = 50.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.480 ; gain = 50.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1131.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1244.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.094 ; gain = 163.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.094 ; gain = 163.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.094 ; gain = 163.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.094 ; gain = 163.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 2     
	               32 Bit    Registers := 70    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1245.844 ; gain = 165.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1245.844 ; gain = 165.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1245.844 ; gain = 165.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1265.500 ; gain = 184.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[31] with 1st driver pin 'inst/control_registers_reg[16][31]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[31] with 2nd driver pin 'inst/control_registers_reg[16][31]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[30] with 1st driver pin 'inst/control_registers_reg[16][30]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[30] with 2nd driver pin 'inst/control_registers_reg[16][30]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[29] with 1st driver pin 'inst/control_registers_reg[16][29]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[29] with 2nd driver pin 'inst/control_registers_reg[16][29]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[28] with 1st driver pin 'inst/control_registers_reg[16][28]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[28] with 2nd driver pin 'inst/control_registers_reg[16][28]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[27] with 1st driver pin 'inst/control_registers_reg[16][27]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[27] with 2nd driver pin 'inst/control_registers_reg[16][27]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[26] with 1st driver pin 'inst/control_registers_reg[16][26]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[26] with 2nd driver pin 'inst/control_registers_reg[16][26]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[25] with 1st driver pin 'inst/control_registers_reg[16][25]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[25] with 2nd driver pin 'inst/control_registers_reg[16][25]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[24] with 1st driver pin 'inst/control_registers_reg[16][24]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[24] with 2nd driver pin 'inst/control_registers_reg[16][24]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[23] with 1st driver pin 'inst/control_registers_reg[16][23]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[23] with 2nd driver pin 'inst/control_registers_reg[16][23]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[22] with 1st driver pin 'inst/control_registers_reg[16][22]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[22] with 2nd driver pin 'inst/control_registers_reg[16][22]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[21] with 1st driver pin 'inst/control_registers_reg[16][21]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[21] with 2nd driver pin 'inst/control_registers_reg[16][21]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[20] with 1st driver pin 'inst/control_registers_reg[16][20]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[20] with 2nd driver pin 'inst/control_registers_reg[16][20]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[19] with 1st driver pin 'inst/control_registers_reg[16][19]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[19] with 2nd driver pin 'inst/control_registers_reg[16][19]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[18] with 1st driver pin 'inst/control_registers_reg[16][18]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[18] with 2nd driver pin 'inst/control_registers_reg[16][18]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[17] with 1st driver pin 'inst/control_registers_reg[16][17]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[17] with 2nd driver pin 'inst/control_registers_reg[16][17]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[16] with 1st driver pin 'inst/control_registers_reg[16][16]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[16] with 2nd driver pin 'inst/control_registers_reg[16][16]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[15] with 1st driver pin 'inst/control_registers_reg[16][15]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[15] with 2nd driver pin 'inst/control_registers_reg[16][15]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[14] with 1st driver pin 'inst/control_registers_reg[16][14]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[14] with 2nd driver pin 'inst/control_registers_reg[16][14]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[13] with 1st driver pin 'inst/control_registers_reg[16][13]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[13] with 2nd driver pin 'inst/control_registers_reg[16][13]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[12] with 1st driver pin 'inst/control_registers_reg[16][12]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[12] with 2nd driver pin 'inst/control_registers_reg[16][12]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[11] with 1st driver pin 'inst/control_registers_reg[16][11]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[11] with 2nd driver pin 'inst/control_registers_reg[16][11]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[10] with 1st driver pin 'inst/control_registers_reg[16][10]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[10] with 2nd driver pin 'inst/control_registers_reg[16][10]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[9] with 1st driver pin 'inst/control_registers_reg[16][9]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[9] with 2nd driver pin 'inst/control_registers_reg[16][9]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[8] with 1st driver pin 'inst/control_registers_reg[16][8]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[8] with 2nd driver pin 'inst/control_registers_reg[16][8]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[7] with 1st driver pin 'inst/control_registers_reg[16][7]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[7] with 2nd driver pin 'inst/control_registers_reg[16][7]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[6] with 1st driver pin 'inst/control_registers_reg[16][6]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[6] with 2nd driver pin 'inst/control_registers_reg[16][6]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[5] with 1st driver pin 'inst/control_registers_reg[16][5]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[5] with 2nd driver pin 'inst/control_registers_reg[16][5]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[4] with 1st driver pin 'inst/control_registers_reg[16][4]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[4] with 2nd driver pin 'inst/control_registers_reg[16][4]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[3] with 1st driver pin 'inst/control_registers_reg[16][3]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[3] with 2nd driver pin 'inst/control_registers_reg[16][3]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[2] with 1st driver pin 'inst/control_registers_reg[16][2]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[2] with 2nd driver pin 'inst/control_registers_reg[16][2]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[1] with 1st driver pin 'inst/control_registers_reg[16][1]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[1] with 2nd driver pin 'inst/control_registers_reg[16][1]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[0] with 1st driver pin 'inst/control_registers_reg[16][0]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[16]__0[0] with 2nd driver pin 'inst/control_registers_reg[16][0]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[31] with 1st driver pin 'inst/control_registers_reg[12][31]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[31] with 2nd driver pin 'inst/control_registers_reg[12][31]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[30] with 1st driver pin 'inst/control_registers_reg[12][30]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[30] with 2nd driver pin 'inst/control_registers_reg[12][30]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[29] with 1st driver pin 'inst/control_registers_reg[12][29]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[29] with 2nd driver pin 'inst/control_registers_reg[12][29]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[28] with 1st driver pin 'inst/control_registers_reg[12][28]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[28] with 2nd driver pin 'inst/control_registers_reg[12][28]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[27] with 1st driver pin 'inst/control_registers_reg[12][27]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[27] with 2nd driver pin 'inst/control_registers_reg[12][27]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[26] with 1st driver pin 'inst/control_registers_reg[12][26]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[26] with 2nd driver pin 'inst/control_registers_reg[12][26]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[25] with 1st driver pin 'inst/control_registers_reg[12][25]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[25] with 2nd driver pin 'inst/control_registers_reg[12][25]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[24] with 1st driver pin 'inst/control_registers_reg[12][24]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[24] with 2nd driver pin 'inst/control_registers_reg[12][24]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[23] with 1st driver pin 'inst/control_registers_reg[12][23]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[23] with 2nd driver pin 'inst/control_registers_reg[12][23]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[22] with 1st driver pin 'inst/control_registers_reg[12][22]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[22] with 2nd driver pin 'inst/control_registers_reg[12][22]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[21] with 1st driver pin 'inst/control_registers_reg[12][21]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[21] with 2nd driver pin 'inst/control_registers_reg[12][21]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[20] with 1st driver pin 'inst/control_registers_reg[12][20]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[20] with 2nd driver pin 'inst/control_registers_reg[12][20]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[19] with 1st driver pin 'inst/control_registers_reg[12][19]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[19] with 2nd driver pin 'inst/control_registers_reg[12][19]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[18] with 1st driver pin 'inst/control_registers_reg[12][18]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[18] with 2nd driver pin 'inst/control_registers_reg[12][18]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[17] with 1st driver pin 'inst/control_registers_reg[12][17]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[17] with 2nd driver pin 'inst/control_registers_reg[12][17]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[16] with 1st driver pin 'inst/control_registers_reg[12][16]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[16] with 2nd driver pin 'inst/control_registers_reg[12][16]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[15] with 1st driver pin 'inst/control_registers_reg[12][15]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[15] with 2nd driver pin 'inst/control_registers_reg[12][15]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[14] with 1st driver pin 'inst/control_registers_reg[12][14]__0/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/control_registers[12]__0[14] with 2nd driver pin 'inst/control_registers_reg[12][14]/Q' [c:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ae75/AXI_Convolution_Controller.v:167]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       64|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    52|
|2     |LUT1   |     9|
|3     |LUT2   |    85|
|4     |LUT3   |   220|
|5     |LUT4   |   106|
|6     |LUT5   |   249|
|7     |LUT6   |  1060|
|8     |MUXF7  |   194|
|9     |MUXF8  |     2|
|10    |FDRE   |  2677|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 128 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1270.699 ; gain = 77.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1270.699 ; gain = 189.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1282.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Convolution_Controller_Convolution_Controll_0_0' is not ideal for floorplanning, since the cellview 'Convolution_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1282.793 ; gain = 202.027
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_0_synth_1/Convolution_Controller_Convolution_Controll_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_0_synth_1/Convolution_Controller_Convolution_Controll_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Convolution_Controller_Convolution_Controll_0_0_utilization_synth.rpt -pb Convolution_Controller_Convolution_Controll_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 16:53:02 2020...
