library ieee;
use ieee.std_logic_1164.ALL;

entity MTran_Lab7_VHDL_MagnitudeComparator is
port
(
	-- Inputs
	CLK_50: in  std_logic;
	A     : in  std_logic_vector (3 downto 0);
	B     : in  std_logic_vector (3 downto 0);
	
	-- Outputs
	LED   : out std_logic_vector (2 downto 0);
	HEX0  : out std_logic_vector (6 downto 0);
	HEX1  : out std_logic_vector (6 downto 0)
	
);
end entity;

architecture Behavioral of MTran_Lab7_VHDL_MagnitudeComparator is

-- Singal declaration
signal Seconds : integer := 0;
signal Minutes : integer := 0;
signal Hours   : integer := 0;

-- Function
function SevenSegmentDisplay(Number : integer) return std_logic_vector is
begin
	case (Number) is
	when 0	   => return "1000000";
	when 1		=> return "1111001";
	when 2		=> return "0100100";
	when 3 		=> return "0110000";
	when 4		=> return "0011001";
	when 5 		=> return "0010010";
	when 6		=> return "0000010";
	when 7      => return "1111000";
	when 8      => return "0000000";
	when 9      => return "0010000";
	when others => return "1111111";
	end case;
end SevenSegmentDisplay;


-- Main code
begin
	-- Module instatiate
	module_timer: entity MTran_Lab7_VHDL_Timer(RTL)
	port map
	(
		Clk 	  => CLK_50,
		Seconds => Seconds,
		Minutes => Minutes,
		Hours   => Hours
	);
	
	-- Process
	process is 
	begin
		HEX0 <= SevenSegmentDisplay(Seconds mod 10);
		HEX1 <= SevenSegmentDisplay(Seconds / 10);
	end process;
	
end architecture;