Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/pertamini_TB_isim_beh.exe -prj C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/pertamini_TB_beh.prj work.pertamini_TB 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/x7segbc.vhd" into library work
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/percobaan.vhd" into library work
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/clkdiv.vhd" into library work
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/binBCD14.vhd" into library work
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/PertaMini_TOP.vhd" into library work
Parsing VHDL file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/pertamini_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104996 KB
Fuse CPU Usage: 1169 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clkdiv [clkdiv_default]
Compiling architecture behavioral of entity percobaan [percobaan_default]
Compiling architecture behavioral of entity binBCD14 [binbcd14_default]
Compiling architecture behavioral of entity x7segbc [x7segbc_default]
Compiling architecture behavioral of entity PertaMini_TOP [pertamini_top_default]
Compiling architecture behavior of entity pertamini_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/pertamini_TB_isim_beh.exe
Fuse Memory Usage: 122068 KB
Fuse CPU Usage: 1793 ms
