============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Dec 11 13:47:25 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.968797s wall, 3.572423s user + 0.358802s system = 3.931225s CPU (99.1%)

RUN-1004 : used memory is 265 MB, reserved memory is 244 MB, peak memory is 265 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11121/519 useful/useless nets, 10256/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3751 better
SYN-1014 : Optimize round 2
SYN-1032 : 9776/2969 useful/useless nets, 8911/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9776/0 useful/useless nets, 8911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.350120s wall, 3.385222s user + 0.062400s system = 3.447622s CPU (102.9%)

RUN-1004 : used memory is 247 MB, reserved memory is 216 MB, peak memory is 300 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.493729s wall, 1.466409s user + 0.046800s system = 1.513210s CPU (101.3%)

RUN-1004 : used memory is 293 MB, reserved memory is 261 MB, peak memory is 300 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9910/1 useful/useless nets, 9047/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12382/0 useful/useless nets, 11519/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12380/0 useful/useless nets, 11517/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13228/0 useful/useless nets, 12365/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 47920, tnet num: 13219, tinst num: 12340, tnode num: 88423, tedge num: 90139.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.429738s wall, 1.372809s user + 0.062400s system = 1.435209s CPU (100.4%)

RUN-1004 : used memory is 427 MB, reserved memory is 394 MB, peak memory is 427 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3139 (3.84), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3138 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8795/0 useful/useless nets, 7932/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74986 nodes)...
SYN-4004 : #2: Packed 837 SEQ (1096166 nodes)...
SYN-4004 : #3: Packed 1430 SEQ (744737 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (403 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3138/4510 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3843   out of   4480   85.78%
#reg                 2894   out of   4480   64.60%
#le                  3843
  #lut only           949   out of   3843   24.69%
  #reg only             0   out of   3843    0.00%
  #lut&reg           2894   out of   3843   75.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3843  |3843  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  22.955303s wall, 22.604545s user + 0.312002s system = 22.916547s CPU (99.8%)

RUN-1004 : used memory is 394 MB, reserved memory is 367 MB, peak memory is 531 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.791669s wall, 2.823618s user + 0.312002s system = 3.135620s CPU (112.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 392 MB, peak memory is 531 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2042 instances, 1937 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.200643s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 86%, beta_incr = 0.481161
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 532071, overlap = 168
PHY-3002 : Step(2): len = 374876, overlap = 231.75
PHY-3002 : Step(3): len = 288366, overlap = 265.5
PHY-3002 : Step(4): len = 234485, overlap = 289.75
PHY-3002 : Step(5): len = 196151, overlap = 308.75
PHY-3002 : Step(6): len = 161479, overlap = 321.5
PHY-3002 : Step(7): len = 133358, overlap = 336.5
PHY-3002 : Step(8): len = 114565, overlap = 352.25
PHY-3002 : Step(9): len = 96885.2, overlap = 358.25
PHY-3002 : Step(10): len = 85386.9, overlap = 366.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42185e-06
PHY-3002 : Step(11): len = 83994.7, overlap = 366.25
PHY-3002 : Step(12): len = 90964.3, overlap = 359.25
PHY-3002 : Step(13): len = 101830, overlap = 337.25
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PHY-3002 : Step(14): len = 98817.8, overlap = 336.75
PHY-3002 : Step(15): len = 97864.9, overlap = 338
PHY-3002 : Step(16): len = 99527.8, overlap = 335
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
PHY-3002 : Step(17): len = 99220.7, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65866e-06
PHY-3002 : Step(18): len = 105267, overlap = 322
PHY-3002 : Step(19): len = 124973, overlap = 311.5
PHY-3002 : Step(20): len = 124883, overlap = 306
PHY-3002 : Step(21): len = 125331, overlap = 302
PHY-3002 : Step(22): len = 128849, overlap = 296.5
PHY-3002 : Step(23): len = 129636, overlap = 296.25
PHY-3002 : Step(24): len = 131358, overlap = 291.5
PHY-3002 : Step(25): len = 134206, overlap = 280.75
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.481338s wall, 2.558416s user + 0.078001s system = 2.636417s CPU (178.0%)

RUN-1004 : used memory is 560 MB, reserved memory is 525 MB, peak memory is 563 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
PHY-3002 : Step(26): len = 134353, overlap = 280.25
PHY-3002 : Step(27): len = 134763, overlap = 277.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31733e-06
PHY-3002 : Step(28): len = 140055, overlap = 266.5
PHY-3002 : Step(29): len = 151374, overlap = 241.5
PHY-3002 : Step(30): len = 151800, overlap = 239.75
PHY-3002 : Step(31): len = 152448, overlap = 236.75
PHY-3002 : Step(32): len = 153616, overlap = 232.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.041e-05
PHY-3002 : Step(33): len = 164966, overlap = 221.75
PHY-3002 : Step(34): len = 183564, overlap = 204.75
PHY-3002 : Step(35): len = 182003, overlap = 206.25
PHY-3002 : Step(36): len = 182014, overlap = 205.5
PHY-3002 : Step(37): len = 181838, overlap = 204
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08201e-05
PHY-3002 : Step(38): len = 195234, overlap = 176.25
PHY-3002 : Step(39): len = 207586, overlap = 147.5
PHY-3002 : Step(40): len = 207015, overlap = 148.25
PHY-3002 : Step(41): len = 207709, overlap = 151.25
PHY-3002 : Step(42): len = 207916, overlap = 149.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.14403e-05
PHY-3002 : Step(43): len = 220383, overlap = 135.5
PHY-3002 : Step(44): len = 225475, overlap = 121.25
PHY-3002 : Step(45): len = 227764, overlap = 118
PHY-3002 : Step(46): len = 229866, overlap = 117
PHY-3002 : Step(47): len = 231189, overlap = 122.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.28806e-05
PHY-3002 : Step(48): len = 238637, overlap = 112.75
PHY-3002 : Step(49): len = 242108, overlap = 107.5
PHY-3002 : Step(50): len = 244547, overlap = 106
PHY-3002 : Step(51): len = 245646, overlap = 105.5
PHY-3002 : Step(52): len = 246238, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165761
PHY-3002 : Step(53): len = 252632, overlap = 88.5
PHY-3002 : Step(54): len = 255299, overlap = 85.25
PHY-3002 : Step(55): len = 257330, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.482960s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (119.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.849495s wall, 0.889206s user + 0.062400s system = 0.951606s CPU (112.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5915e-05
PHY-3002 : Step(56): len = 244366, overlap = 102.5
PHY-3002 : Step(57): len = 233993, overlap = 108.25
PHY-3002 : Step(58): len = 223971, overlap = 122.25
PHY-3002 : Step(59): len = 216139, overlap = 133.25
PHY-3002 : Step(60): len = 209595, overlap = 144.25
PHY-3002 : Step(61): len = 203591, overlap = 150.5
PHY-3002 : Step(62): len = 199639, overlap = 161
PHY-3002 : Step(63): len = 196294, overlap = 165.25
PHY-3002 : Step(64): len = 194315, overlap = 167.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10706e-05
PHY-3002 : Step(65): len = 208492, overlap = 145.75
PHY-3002 : Step(66): len = 216396, overlap = 127.75
PHY-3002 : Step(67): len = 217539, overlap = 127
PHY-3002 : Step(68): len = 219468, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21412e-05
PHY-3002 : Step(69): len = 229539, overlap = 112.5
PHY-3002 : Step(70): len = 238573, overlap = 97.25
PHY-3002 : Step(71): len = 240508, overlap = 96.75
PHY-3002 : Step(72): len = 243012, overlap = 97
PHY-3002 : Step(73): len = 244361, overlap = 94.5
PHY-3002 : Step(74): len = 245813, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124282
PHY-3002 : Step(75): len = 255025, overlap = 91.75
PHY-3002 : Step(76): len = 258339, overlap = 96
PHY-3002 : Step(77): len = 261113, overlap = 97.75
PHY-3002 : Step(78): len = 262924, overlap = 99
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248565
PHY-3002 : Step(79): len = 268681, overlap = 98
PHY-3002 : Step(80): len = 271607, overlap = 99.25
PHY-3002 : Step(81): len = 273301, overlap = 96.5
PHY-3002 : Step(82): len = 274495, overlap = 91.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.311338s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (115.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.699283s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (113.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104682
PHY-3002 : Step(83): len = 275614, overlap = 149.75
PHY-3002 : Step(84): len = 265281, overlap = 150.25
PHY-3002 : Step(85): len = 254310, overlap = 154.5
PHY-3002 : Step(86): len = 242644, overlap = 163.75
PHY-3002 : Step(87): len = 235600, overlap = 168.25
PHY-3002 : Step(88): len = 228966, overlap = 165.5
PHY-3002 : Step(89): len = 220774, overlap = 177.25
PHY-3002 : Step(90): len = 214684, overlap = 187.25
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  10.799560s wall, 14.773295s user + 0.842405s system = 15.615700s CPU (144.6%)

RUN-1004 : used memory is 569 MB, reserved memory is 534 MB, peak memory is 571 MB
PHY-3002 : Step(91): len = 210744, overlap = 193.5
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
PHY-3002 : Step(92): len = 208040, overlap = 200.25
PHY-3002 : Step(93): len = 206502, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206461
RUN-1002 : start command "program -cable 0 -spd 4"
PHY-3002 : Step(94): len = 217582, overlap = 181.75
PHY-3002 : Step(95): len = 224110, overlap = 169.25
PHY-3002 : Step(96): len = 227229, overlap = 166.25
PHY-3002 : Step(97): len = 228731, overlap = 163.5
PHY-3002 : Step(98): len = 230942, overlap = 162.25
PHY-3002 : Step(99): len = 233118, overlap = 157.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400456
PHY-3002 : Step(100): len = 241141, overlap = 150.75
PHY-3002 : Step(101): len = 244370, overlap = 147
PHY-3002 : Step(102): len = 248394, overlap = 142
PHY-3002 : Step(103): len = 251541, overlap = 141.5
PHY-3002 : Step(104): len = 254102, overlap = 137
PHY-3002 : Step(105): len = 256096, overlap = 136
PHY-3002 : Step(106): len = 257703, overlap = 135.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000788007
PHY-3002 : Step(107): len = 262525, overlap = 128.25
PHY-3002 : Step(108): len = 264491, overlap = 129.25
PHY-3002 : Step(109): len = 268143, overlap = 125.5
PHY-3002 : Step(110): len = 269841, overlap = 125.5
PHY-3002 : Step(111): len = 271125, overlap = 128.5
PHY-3002 : Step(112): len = 273453, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146579
PHY-3002 : Step(113): len = 276372, overlap = 124.5
PHY-3002 : Step(114): len = 277709, overlap = 122.5
PHY-3002 : Step(115): len = 278694, overlap = 124.75
PHY-3002 : Step(116): len = 279961, overlap = 122.75
PHY-3002 : Step(117): len = 281655, overlap = 122.5
PHY-3002 : Step(118): len = 282470, overlap = 123.75
PHY-3002 : Step(119): len = 283211, overlap = 123
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255421
PHY-3002 : Step(120): len = 284293, overlap = 122.75
PHY-3002 : Step(121): len = 285476, overlap = 121.75
PHY-3002 : Step(122): len = 286216, overlap = 121.25
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.804830s wall, 4.383628s user + 0.374402s system = 4.758031s CPU (169.6%)

RUN-1004 : used memory is 518 MB, reserved memory is 485 MB, peak memory is 571 MB
RUN-1002 : start command "program -cable 0 -spd 1"
PHY-3002 : Step(123): len = 286828, overlap = 118.5
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  16.004908s wall, 23.259749s user + 1.357209s system = 24.616958s CPU (153.8%)

RUN-1004 : used memory is 507 MB, reserved memory is 475 MB, peak memory is 571 MB
GUI-1001 : Download success!
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.354417s wall, 0.234002s user + 0.156001s system = 0.390002s CPU (110.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.437469s wall, 1.419609s user + 0.031200s system = 1.450809s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730140s wall, 0.733205s user + 0.031200s system = 0.764405s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028344
PHY-3002 : Step(124): len = 282037, overlap = 102.5
PHY-3002 : Step(125): len = 279382, overlap = 103.25
PHY-3002 : Step(126): len = 272995, overlap = 120.5
PHY-3002 : Step(127): len = 269774, overlap = 125.25
PHY-3002 : Step(128): len = 267185, overlap = 123.25
PHY-3002 : Step(129): len = 264956, overlap = 125.75
PHY-3002 : Step(130): len = 263840, overlap = 126.5
PHY-3002 : Step(131): len = 262414, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566881
PHY-3002 : Step(132): len = 267254, overlap = 124.25
PHY-3002 : Step(133): len = 267861, overlap = 127.5
PHY-3002 : Step(134): len = 270661, overlap = 121
PHY-3002 : Step(135): len = 272387, overlap = 115
PHY-3002 : Step(136): len = 273286, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010537
PHY-3002 : Step(137): len = 277091, overlap = 108
PHY-3002 : Step(138): len = 277868, overlap = 112.25
PHY-3002 : Step(139): len = 279930, overlap = 109.75
PHY-3002 : Step(140): len = 281138, overlap = 105.75
PHY-3002 : Step(141): len = 282145, overlap = 105
PHY-3002 : Step(142): len = 283333, overlap = 102.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030194s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (51.7%)

PHY-3001 : Legalized: Len = 293539, Over = 0
PHY-3001 : Final: Len = 293539, Over = 0
RUN-1003 : finish command "place" in  23.913981s wall, 31.761804s user + 2.043613s system = 33.805417s CPU (141.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 458 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2164
PHY-1001 : Pin misalignment score is improved from 2164 to 2119
PHY-1001 : Pin misalignment score is improved from 2119 to 2111
PHY-1001 : Pin misalignment score is improved from 2111 to 2111
PHY-1001 : Pin local connectivity score is improved from 477 to 0
PHY-1001 : Pin misalignment score is improved from 2396 to 2118
PHY-1001 : Pin misalignment score is improved from 2118 to 2107
PHY-1001 : Pin misalignment score is improved from 2107 to 2106
PHY-1001 : Pin misalignment score is improved from 2106 to 2106
PHY-1001 : Pin local connectivity score is improved from 235 to 0
PHY-1001 : End pin swap;  3.421075s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (92.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 373384, over cnt = 1776(22%), over = 3661, worst = 10
PHY-1002 : len = 384376, over cnt = 1502(18%), over = 2436, worst = 5
PHY-1002 : len = 394144, over cnt = 1423(17%), over = 1959, worst = 3
PHY-1002 : len = 419072, over cnt = 1130(14%), over = 1229, worst = 3
PHY-1002 : len = 439880, over cnt = 926(11%), over = 956, worst = 2
PHY-1002 : len = 456896, over cnt = 864(10%), over = 877, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 128 out of 5866 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.901440s wall, 5.678436s user + 0.000000s system = 5.678436s CPU (96.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154304s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (80.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 84040, over cnt = 36(0%), over = 37, worst = 2
PHY-1001 : End Routed; 3.201473s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (74.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.096580s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.020100s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.027591s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.021706s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 82872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.017946s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 726960, over cnt = 2358(1%), over = 2475, worst = 4
PHY-1001 : End Routed; 39.283076s wall, 38.064244s user + 0.546003s system = 38.610247s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 637952, over cnt = 1286(0%), over = 1290, worst = 2
PHY-1001 : End DR Iter 1; 45.314305s wall, 37.377840s user + 0.374402s system = 37.752242s CPU (83.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625696, over cnt = 603(0%), over = 603, worst = 1
PHY-1001 : End DR Iter 2; 11.637009s wall, 9.578461s user + 0.109201s system = 9.687662s CPU (83.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627232, over cnt = 315(0%), over = 315, worst = 1
PHY-1001 : End DR Iter 3; 4.015393s wall, 3.322821s user + 0.046800s system = 3.369622s CPU (83.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 632368, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End DR Iter 4; 3.393147s wall, 2.870418s user + 0.000000s system = 2.870418s CPU (84.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 637840, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 2.610775s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (81.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 641584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 4.490712s wall, 3.634823s user + 0.031200s system = 3.666024s CPU (81.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 643768, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 4.184895s wall, 3.400822s user + 0.031200s system = 3.432022s CPU (82.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.558649s wall, 2.293215s user + 0.000000s system = 2.293215s CPU (89.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.620206s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (81.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 2.731727s wall, 2.059213s user + 0.046800s system = 2.106013s CPU (77.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 644256, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.500401s wall, 2.168414s user + 0.078001s system = 2.246414s CPU (89.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 2.435451s wall, 2.106013s user + 0.031200s system = 2.137214s CPU (87.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 2.111249s wall, 1.872012s user + 0.078001s system = 1.950012s CPU (92.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 2.249345s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (82.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 2.327601s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (77.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 644392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 644392
PHY-1001 : End DC Iter 1; 0.307878s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (101.3%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  150.715112s wall, 129.574431s user + 1.700411s system = 131.274842s CPU (87.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  160.249700s wall, 138.575688s user + 1.747211s system = 140.322900s CPU (87.6%)

RUN-1004 : used memory is 582 MB, reserved memory is 547 MB, peak memory is 615 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3848   out of   4480   85.89%
#reg                 2894   out of   4480   64.60%
#le                  3848
  #lut only           954   out of   3848   24.79%
  #reg only             0   out of   3848    0.00%
  #lut&reg           2894   out of   3848   75.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.423712s wall, 2.730018s user + 0.218401s system = 2.948419s CPU (86.1%)

RUN-1004 : used memory is 582 MB, reserved memory is 547 MB, peak memory is 615 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2046, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.652460s wall, 3.666024s user + 0.046800s system = 3.712824s CPU (79.8%)

RUN-1004 : used memory is 633 MB, reserved memory is 598 MB, peak memory is 633 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2048
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5866, pip num: 54690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 153483 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.493413s wall, 19.593726s user + 0.202801s system = 19.796527s CPU (158.5%)

RUN-1004 : used memory is 657 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.978685s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (61.5%)

RUN-1004 : used memory is 750 MB, reserved memory is 722 MB, peak memory is 753 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.496780s wall, 1.762811s user + 0.093601s system = 1.856412s CPU (24.8%)

RUN-1004 : used memory is 735 MB, reserved memory is 724 MB, peak memory is 754 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.170406s wall, 0.327602s user + 0.062400s system = 0.390002s CPU (18.0%)

RUN-1004 : used memory is 721 MB, reserved memory is 709 MB, peak memory is 754 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.366630s wall, 3.712824s user + 0.265202s system = 3.978026s CPU (32.2%)

RUN-1004 : used memory is 710 MB, reserved memory is 699 MB, peak memory is 754 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.324897s wall, 3.400822s user + 0.015600s system = 3.416422s CPU (102.8%)

RUN-1004 : used memory is 387 MB, reserved memory is 389 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.465129s wall, 1.435209s user + 0.078001s system = 1.513210s CPU (103.3%)

RUN-1004 : used memory is 397 MB, reserved memory is 396 MB, peak memory is 754 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.376615s wall, 1.357209s user + 0.046800s system = 1.404009s CPU (102.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 482 MB, peak memory is 754 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.621786s wall, 15.241298s user + 0.202801s system = 15.444099s CPU (98.9%)

RUN-1004 : used memory is 483 MB, reserved memory is 479 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.652561s wall, 2.589617s user + 0.062400s system = 2.652017s CPU (100.0%)

RUN-1004 : used memory is 487 MB, reserved memory is 483 MB, peak memory is 754 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.156486s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(143): len = 527502, overlap = 193
PHY-3002 : Step(144): len = 357201, overlap = 252.25
PHY-3002 : Step(145): len = 273190, overlap = 280
PHY-3002 : Step(146): len = 220835, overlap = 297.5
PHY-3002 : Step(147): len = 181408, overlap = 311.75
PHY-3002 : Step(148): len = 148549, overlap = 328.75
PHY-3002 : Step(149): len = 123833, overlap = 346.25
PHY-3002 : Step(150): len = 97099.2, overlap = 365
PHY-3002 : Step(151): len = 85387.1, overlap = 373.5
PHY-3002 : Step(152): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(153): len = 75359.9, overlap = 380.75
PHY-3002 : Step(154): len = 76172.9, overlap = 377.75
PHY-3002 : Step(155): len = 81129.2, overlap = 358.5
PHY-3002 : Step(156): len = 85829.9, overlap = 347.5
PHY-3002 : Step(157): len = 91858.6, overlap = 344.5
PHY-3002 : Step(158): len = 94861.9, overlap = 339.75
PHY-3002 : Step(159): len = 96500.8, overlap = 334
PHY-3002 : Step(160): len = 98406.8, overlap = 321
PHY-3002 : Step(161): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(162): len = 98719.4, overlap = 317.75
PHY-3002 : Step(163): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(164): len = 101212, overlap = 317
PHY-3002 : Step(165): len = 110664, overlap = 297.25
PHY-3002 : Step(166): len = 115294, overlap = 266.25
PHY-3002 : Step(167): len = 115575, overlap = 259.25
PHY-3002 : Step(168): len = 118151, overlap = 255.25
PHY-3002 : Step(169): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(170): len = 123442, overlap = 249.5
PHY-3002 : Step(171): len = 130333, overlap = 246.5
PHY-3002 : Step(172): len = 130418, overlap = 238.75
PHY-3002 : Step(173): len = 132916, overlap = 230.25
PHY-3002 : Step(174): len = 133432, overlap = 226.5
PHY-3002 : Step(175): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(176): len = 137691, overlap = 220.5
PHY-3002 : Step(177): len = 148870, overlap = 196.25
PHY-3002 : Step(178): len = 149946, overlap = 183
PHY-3002 : Step(179): len = 148737, overlap = 178
PHY-3002 : Step(180): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(181): len = 156360, overlap = 170.5
PHY-3002 : Step(182): len = 167486, overlap = 154
PHY-3002 : Step(183): len = 163711, overlap = 156.25
PHY-3002 : Step(184): len = 162529, overlap = 154.5
PHY-3002 : Step(185): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(186): len = 168652, overlap = 154.25
PHY-3002 : Step(187): len = 174721, overlap = 147.25
PHY-3002 : Step(188): len = 172077, overlap = 146.25
PHY-3002 : Step(189): len = 171051, overlap = 145.25
PHY-3002 : Step(190): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002552s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (611.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.123421s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.692521s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(191): len = 173345, overlap = 148.75
PHY-3002 : Step(192): len = 172663, overlap = 153.75
PHY-3002 : Step(193): len = 171182, overlap = 161.25
PHY-3002 : Step(194): len = 167192, overlap = 168.75
PHY-3002 : Step(195): len = 161772, overlap = 174
PHY-3002 : Step(196): len = 157557, overlap = 178.25
PHY-3002 : Step(197): len = 153266, overlap = 180
PHY-3002 : Step(198): len = 150160, overlap = 184.5
PHY-3002 : Step(199): len = 147880, overlap = 184.5
PHY-3002 : Step(200): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(201): len = 153926, overlap = 173.5
PHY-3002 : Step(202): len = 163598, overlap = 157.5
PHY-3002 : Step(203): len = 162089, overlap = 156
PHY-3002 : Step(204): len = 162046, overlap = 155.5
PHY-3002 : Step(205): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(206): len = 172077, overlap = 138.75
PHY-3002 : Step(207): len = 179479, overlap = 126.5
PHY-3002 : Step(208): len = 178908, overlap = 122.75
PHY-3002 : Step(209): len = 178963, overlap = 124.5
PHY-3002 : Step(210): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(211): len = 187017, overlap = 121.5
PHY-3002 : Step(212): len = 191715, overlap = 117.5
PHY-3002 : Step(213): len = 192547, overlap = 116.5
PHY-3002 : Step(214): len = 193295, overlap = 111.25
PHY-3002 : Step(215): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(216): len = 199416, overlap = 107.25
PHY-3002 : Step(217): len = 202815, overlap = 105.5
PHY-3002 : Step(218): len = 205600, overlap = 102.25
PHY-3002 : Step(219): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.162947s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.721060s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(220): len = 210830, overlap = 181
PHY-3002 : Step(221): len = 208486, overlap = 171.75
PHY-3002 : Step(222): len = 202887, overlap = 172.75
PHY-3002 : Step(223): len = 195844, overlap = 179.25
PHY-3002 : Step(224): len = 188768, overlap = 189.5
PHY-3002 : Step(225): len = 184137, overlap = 193.25
PHY-3002 : Step(226): len = 179595, overlap = 199.5
PHY-3002 : Step(227): len = 175737, overlap = 205.25
PHY-3002 : Step(228): len = 173633, overlap = 210
PHY-3002 : Step(229): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(230): len = 178956, overlap = 203.25
PHY-3002 : Step(231): len = 183872, overlap = 192.75
PHY-3002 : Step(232): len = 187002, overlap = 185.75
PHY-3002 : Step(233): len = 187765, overlap = 177.5
PHY-3002 : Step(234): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(235): len = 196798, overlap = 169.75
PHY-3002 : Step(236): len = 199633, overlap = 167.75
PHY-3002 : Step(237): len = 203064, overlap = 159
PHY-3002 : Step(238): len = 204775, overlap = 158
PHY-3002 : Step(239): len = 205097, overlap = 161.25
PHY-3002 : Step(240): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(241): len = 210377, overlap = 156.75
PHY-3002 : Step(242): len = 212422, overlap = 152.25
PHY-3002 : Step(243): len = 215338, overlap = 146.25
PHY-3002 : Step(244): len = 216765, overlap = 143.75
PHY-3002 : Step(245): len = 217658, overlap = 140.5
PHY-3002 : Step(246): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(247): len = 221093, overlap = 139.25
PHY-3002 : Step(248): len = 222396, overlap = 137.5
PHY-3002 : Step(249): len = 224236, overlap = 137.5
PHY-3002 : Step(250): len = 225282, overlap = 137.5
PHY-3002 : Step(251): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(252): len = 227277, overlap = 137.25
PHY-3002 : Step(253): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(254): len = 229033, overlap = 136
PHY-3002 : Step(255): len = 229641, overlap = 136
PHY-3002 : Step(256): len = 230372, overlap = 135
PHY-3002 : Step(257): len = 230777, overlap = 134.75
PHY-3002 : Step(258): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.329543s wall, 0.234002s user + 0.171601s system = 0.405603s CPU (123.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.151293s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (97.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740486s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(259): len = 229101, overlap = 111.25
PHY-3002 : Step(260): len = 228299, overlap = 109.75
PHY-3002 : Step(261): len = 224406, overlap = 122
PHY-3002 : Step(262): len = 222414, overlap = 130.75
PHY-3002 : Step(263): len = 221226, overlap = 134.25
PHY-3002 : Step(264): len = 219615, overlap = 134
PHY-3002 : Step(265): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(266): len = 223823, overlap = 132
PHY-3002 : Step(267): len = 224155, overlap = 128.5
PHY-3002 : Step(268): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(269): len = 228393, overlap = 126.75
PHY-3002 : Step(270): len = 229762, overlap = 124.25
PHY-3002 : Step(271): len = 230982, overlap = 124.25
PHY-3002 : Step(272): len = 231917, overlap = 122
PHY-3002 : Step(273): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(274): len = 234035, overlap = 122.25
PHY-3002 : Step(275): len = 235689, overlap = 119.75
PHY-3002 : Step(276): len = 236474, overlap = 120
PHY-3002 : Step(277): len = 236767, overlap = 117.25
PHY-3002 : Step(278): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024037s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (129.8%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  20.603016s wall, 29.577790s user + 1.466409s system = 31.044199s CPU (150.7%)

RUN-1004 : used memory is 513 MB, reserved memory is 501 MB, peak memory is 754 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.157065s wall, 3.104420s user + 0.000000s system = 3.104420s CPU (98.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.299112s wall, 5.304034s user + 0.015600s system = 5.319634s CPU (100.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122096s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.245208s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (95.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 28.159739s wall, 32.635409s user + 0.156001s system = 32.791410s CPU (116.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 20.495786s wall, 20.108529s user + 0.000000s system = 20.108529s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 11.297375s wall, 11.029271s user + 0.093601s system = 11.122871s CPU (98.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.093336s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (98.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 1.733490s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (99.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 1.482266s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (98.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 2.742407s wall, 2.745618s user + 0.000000s system = 2.745618s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 3.792126s wall, 3.728424s user + 0.015600s system = 3.744024s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 3.857390s wall, 3.853225s user + 0.000000s system = 3.853225s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 3.763880s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (99.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.740608s wall, 3.712824s user + 0.000000s system = 3.712824s CPU (99.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 3.774341s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 3.799086s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (99.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 3.821045s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (98.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 3.976568s wall, 3.884425s user + 0.000000s system = 3.884425s CPU (97.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 4.020613s wall, 3.868825s user + 0.000000s system = 3.868825s CPU (96.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.443913s wall, 2.402415s user + 0.015600s system = 2.418016s CPU (98.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.634669s wall, 3.603623s user + 0.000000s system = 3.603623s CPU (99.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.109647s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (98.3%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.082810s wall, 3.057620s user + 0.015600s system = 3.073220s CPU (99.7%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 0.781793s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (97.8%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  122.243527s wall, 125.112802s user + 0.405603s system = 125.518405s CPU (102.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  130.831909s wall, 133.661657s user + 0.436803s system = 134.098460s CPU (102.5%)

RUN-1004 : used memory is 608 MB, reserved memory is 593 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.856731s wall, 2.698817s user + 0.140401s system = 2.839218s CPU (99.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 593 MB, peak memory is 754 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.735119s wall, 3.744024s user + 0.031200s system = 3.775224s CPU (101.1%)

RUN-1004 : used memory is 646 MB, reserved memory is 631 MB, peak memory is 754 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.053310s wall, 22.791746s user + 0.015600s system = 22.807346s CPU (189.2%)

RUN-1004 : used memory is 669 MB, reserved memory is 654 MB, peak memory is 754 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.332309s wall, 3.416422s user + 0.000000s system = 3.416422s CPU (102.5%)

RUN-1004 : used memory is 449 MB, reserved memory is 458 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.510104s wall, 1.466409s user + 0.031200s system = 1.497610s CPU (99.2%)

RUN-1004 : used memory is 453 MB, reserved memory is 460 MB, peak memory is 754 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.341506s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (97.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 532 MB, peak memory is 754 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.295191s wall, 15.100897s user + 0.187201s system = 15.288098s CPU (100.0%)

RUN-1004 : used memory is 521 MB, reserved memory is 508 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.637591s wall, 2.496016s user + 0.187201s system = 2.683217s CPU (101.7%)

RUN-1004 : used memory is 527 MB, reserved memory is 513 MB, peak memory is 754 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.184280s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(279): len = 527502, overlap = 193
PHY-3002 : Step(280): len = 357201, overlap = 252.25
PHY-3002 : Step(281): len = 273190, overlap = 280
PHY-3002 : Step(282): len = 220835, overlap = 297.5
PHY-3002 : Step(283): len = 181408, overlap = 311.75
PHY-3002 : Step(284): len = 148549, overlap = 328.75
PHY-3002 : Step(285): len = 123833, overlap = 346.25
PHY-3002 : Step(286): len = 97099.2, overlap = 365
PHY-3002 : Step(287): len = 85387.1, overlap = 373.5
PHY-3002 : Step(288): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(289): len = 75359.9, overlap = 380.75
PHY-3002 : Step(290): len = 76172.9, overlap = 377.75
PHY-3002 : Step(291): len = 81129.2, overlap = 358.5
PHY-3002 : Step(292): len = 85829.9, overlap = 347.5
PHY-3002 : Step(293): len = 91858.6, overlap = 344.5
PHY-3002 : Step(294): len = 94861.9, overlap = 339.75
PHY-3002 : Step(295): len = 96500.8, overlap = 334
PHY-3002 : Step(296): len = 98406.8, overlap = 321
PHY-3002 : Step(297): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(298): len = 98719.4, overlap = 317.75
PHY-3002 : Step(299): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(300): len = 101212, overlap = 317
PHY-3002 : Step(301): len = 110664, overlap = 297.25
PHY-3002 : Step(302): len = 115294, overlap = 266.25
PHY-3002 : Step(303): len = 115575, overlap = 259.25
PHY-3002 : Step(304): len = 118151, overlap = 255.25
PHY-3002 : Step(305): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(306): len = 123442, overlap = 249.5
PHY-3002 : Step(307): len = 130333, overlap = 246.5
PHY-3002 : Step(308): len = 130418, overlap = 238.75
PHY-3002 : Step(309): len = 132916, overlap = 230.25
PHY-3002 : Step(310): len = 133432, overlap = 226.5
PHY-3002 : Step(311): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(312): len = 137691, overlap = 220.5
PHY-3002 : Step(313): len = 148870, overlap = 196.25
PHY-3002 : Step(314): len = 149946, overlap = 183
PHY-3002 : Step(315): len = 148737, overlap = 178
PHY-3002 : Step(316): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(317): len = 156360, overlap = 170.5
PHY-3002 : Step(318): len = 167486, overlap = 154
PHY-3002 : Step(319): len = 163711, overlap = 156.25
PHY-3002 : Step(320): len = 162529, overlap = 154.5
PHY-3002 : Step(321): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(322): len = 168652, overlap = 154.25
PHY-3002 : Step(323): len = 174721, overlap = 147.25
PHY-3002 : Step(324): len = 172077, overlap = 146.25
PHY-3002 : Step(325): len = 171051, overlap = 145.25
PHY-3002 : Step(326): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002270s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.282306s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (101.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.708487s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(327): len = 173345, overlap = 148.75
PHY-3002 : Step(328): len = 172663, overlap = 153.75
PHY-3002 : Step(329): len = 171182, overlap = 161.25
PHY-3002 : Step(330): len = 167192, overlap = 168.75
PHY-3002 : Step(331): len = 161772, overlap = 174
PHY-3002 : Step(332): len = 157557, overlap = 178.25
PHY-3002 : Step(333): len = 153266, overlap = 180
PHY-3002 : Step(334): len = 150160, overlap = 184.5
PHY-3002 : Step(335): len = 147880, overlap = 184.5
PHY-3002 : Step(336): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(337): len = 153926, overlap = 173.5
PHY-3002 : Step(338): len = 163598, overlap = 157.5
PHY-3002 : Step(339): len = 162089, overlap = 156
PHY-3002 : Step(340): len = 162046, overlap = 155.5
PHY-3002 : Step(341): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(342): len = 172077, overlap = 138.75
PHY-3002 : Step(343): len = 179479, overlap = 126.5
PHY-3002 : Step(344): len = 178908, overlap = 122.75
PHY-3002 : Step(345): len = 178963, overlap = 124.5
PHY-3002 : Step(346): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(347): len = 187017, overlap = 121.5
PHY-3002 : Step(348): len = 191715, overlap = 117.5
PHY-3002 : Step(349): len = 192547, overlap = 116.5
PHY-3002 : Step(350): len = 193295, overlap = 111.25
PHY-3002 : Step(351): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(352): len = 199416, overlap = 107.25
PHY-3002 : Step(353): len = 202815, overlap = 105.5
PHY-3002 : Step(354): len = 205600, overlap = 102.25
PHY-3002 : Step(355): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.292892s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731345s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(356): len = 210830, overlap = 181
PHY-3002 : Step(357): len = 208486, overlap = 171.75
PHY-3002 : Step(358): len = 202887, overlap = 172.75
PHY-3002 : Step(359): len = 195844, overlap = 179.25
PHY-3002 : Step(360): len = 188768, overlap = 189.5
PHY-3002 : Step(361): len = 184137, overlap = 193.25
PHY-3002 : Step(362): len = 179595, overlap = 199.5
PHY-3002 : Step(363): len = 175737, overlap = 205.25
PHY-3002 : Step(364): len = 173633, overlap = 210
PHY-3002 : Step(365): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(366): len = 178956, overlap = 203.25
PHY-3002 : Step(367): len = 183872, overlap = 192.75
PHY-3002 : Step(368): len = 187002, overlap = 185.75
PHY-3002 : Step(369): len = 187765, overlap = 177.5
PHY-3002 : Step(370): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(371): len = 196798, overlap = 169.75
PHY-3002 : Step(372): len = 199633, overlap = 167.75
PHY-3002 : Step(373): len = 203064, overlap = 159
PHY-3002 : Step(374): len = 204775, overlap = 158
PHY-3002 : Step(375): len = 205097, overlap = 161.25
PHY-3002 : Step(376): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(377): len = 210377, overlap = 156.75
PHY-3002 : Step(378): len = 212422, overlap = 152.25
PHY-3002 : Step(379): len = 215338, overlap = 146.25
PHY-3002 : Step(380): len = 216765, overlap = 143.75
PHY-3002 : Step(381): len = 217658, overlap = 140.5
PHY-3002 : Step(382): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(383): len = 221093, overlap = 139.25
PHY-3002 : Step(384): len = 222396, overlap = 137.5
PHY-3002 : Step(385): len = 224236, overlap = 137.5
PHY-3002 : Step(386): len = 225282, overlap = 137.5
PHY-3002 : Step(387): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(388): len = 227277, overlap = 137.25
PHY-3002 : Step(389): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(390): len = 229033, overlap = 136
PHY-3002 : Step(391): len = 229641, overlap = 136
PHY-3002 : Step(392): len = 230372, overlap = 135
PHY-3002 : Step(393): len = 230777, overlap = 134.75
PHY-3002 : Step(394): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.361924s wall, 0.265202s user + 0.140401s system = 0.405603s CPU (112.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.363116s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758031s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(395): len = 229101, overlap = 111.25
PHY-3002 : Step(396): len = 228299, overlap = 109.75
PHY-3002 : Step(397): len = 224406, overlap = 122
PHY-3002 : Step(398): len = 222414, overlap = 130.75
PHY-3002 : Step(399): len = 221226, overlap = 134.25
PHY-3002 : Step(400): len = 219615, overlap = 134
PHY-3002 : Step(401): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(402): len = 223823, overlap = 132
PHY-3002 : Step(403): len = 224155, overlap = 128.5
PHY-3002 : Step(404): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(405): len = 228393, overlap = 126.75
PHY-3002 : Step(406): len = 229762, overlap = 124.25
PHY-3002 : Step(407): len = 230982, overlap = 124.25
PHY-3002 : Step(408): len = 231917, overlap = 122
PHY-3002 : Step(409): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(410): len = 234035, overlap = 122.25
PHY-3002 : Step(411): len = 235689, overlap = 119.75
PHY-3002 : Step(412): len = 236474, overlap = 120
PHY-3002 : Step(413): len = 236767, overlap = 117.25
PHY-3002 : Step(414): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024649s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.6%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  21.402595s wall, 29.234587s user + 1.497610s system = 30.732197s CPU (143.6%)

RUN-1004 : used memory is 586 MB, reserved memory is 570 MB, peak memory is 754 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.286949s wall, 3.182420s user + 0.015600s system = 3.198021s CPU (97.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.606670s wall, 5.631636s user + 0.031200s system = 5.662836s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.172487s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.248098s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (100.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013161s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (237.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 28.614066s wall, 32.994211s user + 0.218401s system = 33.212613s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 20.414124s wall, 20.124129s user + 0.000000s system = 20.124129s CPU (98.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 12.348929s wall, 11.793676s user + 0.124801s system = 11.918476s CPU (96.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.190643s wall, 2.106013s user + 0.015600s system = 2.121614s CPU (96.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 1.859911s wall, 1.856412s user + 0.062400s system = 1.918812s CPU (103.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 1.567277s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (101.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 2.832419s wall, 2.808018s user + 0.046800s system = 2.854818s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 3.986393s wall, 3.946825s user + 0.031200s system = 3.978026s CPU (99.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 3.935757s wall, 3.790824s user + 0.000000s system = 3.790824s CPU (96.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 3.765624s wall, 3.744024s user + 0.015600s system = 3.759624s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.859992s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (97.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 3.784509s wall, 3.790824s user + 0.000000s system = 3.790824s CPU (100.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 3.806768s wall, 3.790824s user + 0.000000s system = 3.790824s CPU (99.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 3.836935s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (98.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 3.831371s wall, 3.822024s user + 0.046800s system = 3.868825s CPU (101.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 3.887971s wall, 3.822024s user + 0.000000s system = 3.822024s CPU (98.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.465273s wall, 2.418016s user + 0.000000s system = 2.418016s CPU (98.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.690435s wall, 3.650423s user + 0.000000s system = 3.650423s CPU (98.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.125695s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (100.5%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.072688s wall, 3.057620s user + 0.046800s system = 3.104420s CPU (101.0%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 0.779685s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.0%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  124.234977s wall, 126.969214s user + 0.748805s system = 127.718019s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  133.250658s wall, 135.908071s user + 0.795605s system = 136.703676s CPU (102.6%)

RUN-1004 : used memory is 640 MB, reserved memory is 640 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.734706s wall, 2.652017s user + 0.093601s system = 2.745618s CPU (100.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 640 MB, peak memory is 754 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.737452s wall, 3.697224s user + 0.046800s system = 3.744024s CPU (100.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 679 MB, peak memory is 754 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.756798s wall, 23.727752s user + 0.156001s system = 23.883753s CPU (187.2%)

RUN-1004 : used memory is 697 MB, reserved memory is 695 MB, peak memory is 754 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.374515s wall, 1.294808s user + 0.093601s system = 1.388409s CPU (101.0%)

RUN-1004 : used memory is 798 MB, reserved memory is 796 MB, peak memory is 801 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.716612s wall, 1.450809s user + 0.218401s system = 1.669211s CPU (21.6%)

RUN-1004 : used memory is 800 MB, reserved memory is 798 MB, peak memory is 802 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.198005s wall, 0.296402s user + 0.078001s system = 0.374402s CPU (17.0%)

RUN-1004 : used memory is 795 MB, reserved memory is 794 MB, peak memory is 809 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.044659s wall, 3.556823s user + 0.452403s system = 4.009226s CPU (33.3%)

RUN-1004 : used memory is 785 MB, reserved memory is 783 MB, peak memory is 809 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.804170s wall, 3.416422s user + 0.031200s system = 3.447622s CPU (90.6%)

RUN-1004 : used memory is 505 MB, reserved memory is 541 MB, peak memory is 809 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.706390s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (83.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 544 MB, peak memory is 809 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.495637s wall, 1.279208s user + 0.078001s system = 1.357209s CPU (90.7%)

RUN-1004 : used memory is 583 MB, reserved memory is 614 MB, peak memory is 809 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.76 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.195039s wall, 15.615700s user + 0.187201s system = 15.802901s CPU (86.9%)

RUN-1004 : used memory is 651 MB, reserved memory is 667 MB, peak memory is 809 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.323749s wall, 2.667617s user + 0.046800s system = 2.714417s CPU (81.7%)

RUN-1004 : used memory is 651 MB, reserved memory is 667 MB, peak memory is 809 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.296519s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (92.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(415): len = 527502, overlap = 193
PHY-3002 : Step(416): len = 357201, overlap = 252.25
PHY-3002 : Step(417): len = 273190, overlap = 280
PHY-3002 : Step(418): len = 220835, overlap = 297.5
PHY-3002 : Step(419): len = 181408, overlap = 311.75
PHY-3002 : Step(420): len = 148549, overlap = 328.75
PHY-3002 : Step(421): len = 123833, overlap = 346.25
PHY-3002 : Step(422): len = 97099.2, overlap = 365
PHY-3002 : Step(423): len = 85387.1, overlap = 373.5
PHY-3002 : Step(424): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(425): len = 75359.9, overlap = 380.75
PHY-3002 : Step(426): len = 76172.9, overlap = 377.75
PHY-3002 : Step(427): len = 81129.2, overlap = 358.5
PHY-3002 : Step(428): len = 85829.9, overlap = 347.5
PHY-3002 : Step(429): len = 91858.6, overlap = 344.5
PHY-3002 : Step(430): len = 94861.9, overlap = 339.75
PHY-3002 : Step(431): len = 96500.8, overlap = 334
PHY-3002 : Step(432): len = 98406.8, overlap = 321
PHY-3002 : Step(433): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(434): len = 98719.4, overlap = 317.75
PHY-3002 : Step(435): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(436): len = 101212, overlap = 317
PHY-3002 : Step(437): len = 110664, overlap = 297.25
PHY-3002 : Step(438): len = 115294, overlap = 266.25
PHY-3002 : Step(439): len = 115575, overlap = 259.25
PHY-3002 : Step(440): len = 118151, overlap = 255.25
PHY-3002 : Step(441): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(442): len = 123442, overlap = 249.5
PHY-3002 : Step(443): len = 130333, overlap = 246.5
PHY-3002 : Step(444): len = 130418, overlap = 238.75
PHY-3002 : Step(445): len = 132916, overlap = 230.25
PHY-3002 : Step(446): len = 133432, overlap = 226.5
PHY-3002 : Step(447): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(448): len = 137691, overlap = 220.5
PHY-3002 : Step(449): len = 148870, overlap = 196.25
PHY-3002 : Step(450): len = 149946, overlap = 183
PHY-3002 : Step(451): len = 148737, overlap = 178
PHY-3002 : Step(452): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(453): len = 156360, overlap = 170.5
PHY-3002 : Step(454): len = 167486, overlap = 154
PHY-3002 : Step(455): len = 163711, overlap = 156.25
PHY-3002 : Step(456): len = 162529, overlap = 154.5
PHY-3002 : Step(457): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(458): len = 168652, overlap = 154.25
PHY-3002 : Step(459): len = 174721, overlap = 147.25
PHY-3002 : Step(460): len = 172077, overlap = 146.25
PHY-3002 : Step(461): len = 171051, overlap = 145.25
PHY-3002 : Step(462): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002618s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1191.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.655841s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (85.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.937326s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (73.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(463): len = 173345, overlap = 148.75
PHY-3002 : Step(464): len = 172663, overlap = 153.75
PHY-3002 : Step(465): len = 171182, overlap = 161.25
PHY-3002 : Step(466): len = 167192, overlap = 168.75
PHY-3002 : Step(467): len = 161772, overlap = 174
PHY-3002 : Step(468): len = 157557, overlap = 178.25
PHY-3002 : Step(469): len = 153266, overlap = 180
PHY-3002 : Step(470): len = 150160, overlap = 184.5
PHY-3002 : Step(471): len = 147880, overlap = 184.5
PHY-3002 : Step(472): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(473): len = 153926, overlap = 173.5
PHY-3002 : Step(474): len = 163598, overlap = 157.5
PHY-3002 : Step(475): len = 162089, overlap = 156
PHY-3002 : Step(476): len = 162046, overlap = 155.5
PHY-3002 : Step(477): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(478): len = 172077, overlap = 138.75
PHY-3002 : Step(479): len = 179479, overlap = 126.5
PHY-3002 : Step(480): len = 178908, overlap = 122.75
PHY-3002 : Step(481): len = 178963, overlap = 124.5
PHY-3002 : Step(482): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(483): len = 187017, overlap = 121.5
PHY-3002 : Step(484): len = 191715, overlap = 117.5
PHY-3002 : Step(485): len = 192547, overlap = 116.5
PHY-3002 : Step(486): len = 193295, overlap = 111.25
PHY-3002 : Step(487): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(488): len = 199416, overlap = 107.25
PHY-3002 : Step(489): len = 202815, overlap = 105.5
PHY-3002 : Step(490): len = 205600, overlap = 102.25
PHY-3002 : Step(491): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.483347s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (85.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.973208s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (76.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(492): len = 210830, overlap = 181
PHY-3002 : Step(493): len = 208486, overlap = 171.75
PHY-3002 : Step(494): len = 202887, overlap = 172.75
PHY-3002 : Step(495): len = 195844, overlap = 179.25
PHY-3002 : Step(496): len = 188768, overlap = 189.5
PHY-3002 : Step(497): len = 184137, overlap = 193.25
PHY-3002 : Step(498): len = 179595, overlap = 199.5
PHY-3002 : Step(499): len = 175737, overlap = 205.25
PHY-3002 : Step(500): len = 173633, overlap = 210
PHY-3002 : Step(501): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(502): len = 178956, overlap = 203.25
PHY-3002 : Step(503): len = 183872, overlap = 192.75
PHY-3002 : Step(504): len = 187002, overlap = 185.75
PHY-3002 : Step(505): len = 187765, overlap = 177.5
PHY-3002 : Step(506): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(507): len = 196798, overlap = 169.75
PHY-3002 : Step(508): len = 199633, overlap = 167.75
PHY-3002 : Step(509): len = 203064, overlap = 159
PHY-3002 : Step(510): len = 204775, overlap = 158
PHY-3002 : Step(511): len = 205097, overlap = 161.25
PHY-3002 : Step(512): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(513): len = 210377, overlap = 156.75
PHY-3002 : Step(514): len = 212422, overlap = 152.25
PHY-3002 : Step(515): len = 215338, overlap = 146.25
PHY-3002 : Step(516): len = 216765, overlap = 143.75
PHY-3002 : Step(517): len = 217658, overlap = 140.5
PHY-3002 : Step(518): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(519): len = 221093, overlap = 139.25
PHY-3002 : Step(520): len = 222396, overlap = 137.5
PHY-3002 : Step(521): len = 224236, overlap = 137.5
PHY-3002 : Step(522): len = 225282, overlap = 137.5
PHY-3002 : Step(523): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(524): len = 227277, overlap = 137.25
PHY-3002 : Step(525): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(526): len = 229033, overlap = 136
PHY-3002 : Step(527): len = 229641, overlap = 136
PHY-3002 : Step(528): len = 230372, overlap = 135
PHY-3002 : Step(529): len = 230777, overlap = 134.75
PHY-3002 : Step(530): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.510403s wall, 0.265202s user + 0.202801s system = 0.468003s CPU (91.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.349619s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (89.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776352s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(531): len = 229101, overlap = 111.25
PHY-3002 : Step(532): len = 228299, overlap = 109.75
PHY-3002 : Step(533): len = 224406, overlap = 122
PHY-3002 : Step(534): len = 222414, overlap = 130.75
PHY-3002 : Step(535): len = 221226, overlap = 134.25
PHY-3002 : Step(536): len = 219615, overlap = 134
PHY-3002 : Step(537): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(538): len = 223823, overlap = 132
PHY-3002 : Step(539): len = 224155, overlap = 128.5
PHY-3002 : Step(540): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(541): len = 228393, overlap = 126.75
PHY-3002 : Step(542): len = 229762, overlap = 124.25
PHY-3002 : Step(543): len = 230982, overlap = 124.25
PHY-3002 : Step(544): len = 231917, overlap = 122
PHY-3002 : Step(545): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(546): len = 234035, overlap = 122.25
PHY-3002 : Step(547): len = 235689, overlap = 119.75
PHY-3002 : Step(548): len = 236474, overlap = 120
PHY-3002 : Step(549): len = 236767, overlap = 117.25
PHY-3002 : Step(550): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028388s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.9%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  25.305781s wall, 30.872598s user + 1.731611s system = 32.604209s CPU (128.8%)

RUN-1004 : used memory is 652 MB, reserved memory is 668 MB, peak memory is 809 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  4.040566s wall, 3.338421s user + 0.015600s system = 3.354021s CPU (83.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.512838s wall, 5.818837s user + 0.031200s system = 5.850038s CPU (89.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.120488s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.249493s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (93.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013227s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 31.804865s wall, 33.789817s user + 0.280802s system = 34.070618s CPU (107.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 24.500938s wall, 20.935334s user + 0.078001s system = 21.013335s CPU (85.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 13.692721s wall, 11.388073s user + 0.140401s system = 11.528474s CPU (84.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.443054s wall, 2.184014s user + 0.124801s system = 2.308815s CPU (94.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.327071s wall, 1.903212s user + 0.046800s system = 1.950012s CPU (83.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 2.131708s wall, 1.653611s user + 0.046800s system = 1.700411s CPU (79.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.489152s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (87.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 4.732184s wall, 3.790824s user + 0.015600s system = 3.806424s CPU (80.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.575579s wall, 3.978026s user + 0.000000s system = 3.978026s CPU (86.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 4.542174s wall, 3.962425s user + 0.015600s system = 3.978026s CPU (87.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 4.552288s wall, 3.806424s user + 0.015600s system = 3.822024s CPU (84.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 4.883341s wall, 4.040426s user + 0.000000s system = 4.040426s CPU (82.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 4.619419s wall, 3.993626s user + 0.015600s system = 4.009226s CPU (86.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 4.568859s wall, 3.900025s user + 0.000000s system = 3.900025s CPU (85.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 4.565885s wall, 3.853225s user + 0.015600s system = 3.868825s CPU (84.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 4.660476s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (81.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 3.038029s wall, 2.480416s user + 0.031200s system = 2.511616s CPU (82.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 4.429575s wall, 3.806424s user + 0.015600s system = 3.822024s CPU (86.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.454008s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (90.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.764052s wall, 3.213621s user + 0.015600s system = 3.229221s CPU (85.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 1.037426s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (87.2%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  146.189554s wall, 130.385636s user + 0.967206s system = 131.352842s CPU (89.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  156.892464s wall, 139.683295s user + 1.029607s system = 140.712902s CPU (89.7%)

RUN-1004 : used memory is 671 MB, reserved memory is 687 MB, peak memory is 809 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.272432s wall, 2.667617s user + 0.140401s system = 2.808018s CPU (85.8%)

RUN-1004 : used memory is 671 MB, reserved memory is 687 MB, peak memory is 809 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.772469s wall, 3.931225s user + 0.015600s system = 3.946825s CPU (82.7%)

RUN-1004 : used memory is 721 MB, reserved memory is 737 MB, peak memory is 809 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  15.920092s wall, 25.927366s user + 0.124801s system = 26.052167s CPU (163.6%)

RUN-1004 : used memory is 742 MB, reserved memory is 758 MB, peak memory is 809 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.344984s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (97.4%)

RUN-1004 : used memory is 799 MB, reserved memory is 838 MB, peak memory is 809 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  8.069491s wall, 1.903212s user + 0.390002s system = 2.293215s CPU (28.4%)

RUN-1004 : used memory is 797 MB, reserved memory is 840 MB, peak memory is 809 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.238044s wall, 0.296402s user + 0.062400s system = 0.358802s CPU (16.0%)

RUN-1004 : used memory is 799 MB, reserved memory is 841 MB, peak memory is 813 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.384463s wall, 3.931225s user + 0.577204s system = 4.508429s CPU (36.4%)

RUN-1004 : used memory is 789 MB, reserved memory is 831 MB, peak memory is 813 MB
GUI-1001 : Download success!
