<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO> DOE2-40-0753 </DOCNO><TEXT>An algorithm for sizing transistors for static Complementary-symmetryMetal-Oxide-Semiconductor (CMOS) integrated-circuit logic design usingsilicon-gate enhancement-mode Field-Effect Transistors (FET) is derivedand implemented in software. The algorithm is applied to the mask-levelhardware design of a three-micron-minimum feature-size p-well high-speedsuper buffer. A software representation of the super buffer can be usedfor the automated design of custom Very-Large-Scale Integrated (VLSI)circuits.</TEXT></DOC>