4-bit ALU verilog code.



input [3:0] a, b;

output [7:0] out;

sel:

0 : a + b

1 : a - b

2 : a * b

3 : a ^ b



![waveform](https://github.com/ThereisNoAvailableName/Verilog/assets/115004257/bebfc1bb-d952-449c-89d8-5fe8c5555cc7)
