sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
5.263986
instruction cache misses l1

  l1 cache instruction misses                                30620000

