INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Ex/ALU_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo8SEG
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol e, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MC14495_ZJU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/P2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2458] undeclared symbol Half_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:440]
INFO: [VRFC 10-2458] undeclared symbol Byte_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:441]
INFO: [VRFC 10-2458] undeclared symbol Sign_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:442]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Ex/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_IF/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_IF/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SSeg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SSeg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/stall.v" into library xil_defaultlib
