\section{\sc Skills}
{\bf{Digital Design}}: Synthesis, Static Timing Analysis, Equivalence Checking \\
Computer Architecture (RISC-V) \\
SoC Architecture \\
{\bf{Verification}}: Functional and Formal Verification (Assertions), Coverage \\
{\bf{Programming Languages}}: Bluespec System Verilog, Verilog, SystemVerilog, Python, C Programming, TCL and Bash Scripting \\
{\bf{Tools}}: Cadence (NCSim, Genus, Tempus, Incisive Metrics Center, Conformal LEC), 
Mentor (Oasys, QuestaSim), Xilinx Vivado, Intel Quartus Prime

\endinput