INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/seven_segment_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024.2/CA_490_Team_47/CA_490_Team_47.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
