<annotationInfo>
<annotationInfo>
<item  id="7" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="475" name="p_Val2_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_s_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="8" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="476" name="p_Result_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_s_fu_322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="9" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="477" name="tmp_V" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_reg_1145" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="10" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="478" name="p_Val2_36" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_36_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="11" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="zext_ln502" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln502_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="12" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="m_exp" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="m_exp_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="13" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="363" name="icmp_ln833" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="14" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="icmp_ln833_1" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_1_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="15" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="icmp_ln833_2" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_2_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="16" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="and_ln18" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="17" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln837" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln837_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="18" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="and_ln18_1" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_1_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="21" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="415" name="or_ln415_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln415_1_fu_380_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="22" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="415" name="icmp_ln415" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln415_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="25" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="442" name="xor_ln936" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln936_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="26" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="442" name="y_is_pinf" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="y_is_pinf_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="27" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="443" name="y_is_ninf" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="y_is_ninf_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="28" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="460" name="or_ln460_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln460_2_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="29" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="460" name="icmp_ln460" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln460_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="32" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="467" name="or_ln467_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln467_2_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="33" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="467" name="icmp_ln467" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln467_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="36" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="565" name="p_Result_15" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_15_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="37" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="566" name="e_frac_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="e_frac_V_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="38" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="566" name="e_frac_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="e_frac_V_2_fu_454_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="40" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="568" name="m_frac_l_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mul_69neOg_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="41" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="568" name="sext_ln657_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln657_1_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="42" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="568" name="sext_ln657_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln657_2_fu_480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="43" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="isNeg" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="isNeg_reg_1192" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="44" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="ush_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ush_1_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="45" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="sext_ln1311" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="46" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="sext_ln1311_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_1_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="47" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="ush" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ush_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="48" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="sext_ln1311_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_2_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="49" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="zext_ln1287" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1287_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="50" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="zext_ln1287_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1287_1_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="51" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="r_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="405" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="52" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="r_V_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_1_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="450" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="53" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="sext_ln1312" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1312_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="54" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="trunc_ln1312" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln1312_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="55" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="m_fix_l_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_l_V_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="56" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="575" name="zext_ln1253" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1253_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="57" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="575" name="r_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_2_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="446" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="58" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="575" name="r_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_3_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="446" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="59" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="575" name="r_V_13" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_13_fu_566_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="60" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="581" name="tmp_4" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_4_fu_573_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="61" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="582" name="zext_ln1285" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1285_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="62" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="582" name="r_V_5" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_5_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="405" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="63" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="581" name="sext_ln581" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln581_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="64" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="581" name="select_ln581" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln581_fu_593_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="65" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="581" name="m_fix_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_V_reg_1214" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="66" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="584" name="m_fix_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_hi_V_reg_1219" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="67" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="589" name="p_Result_16" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_16_reg_1224" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="69" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="r_V_14" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mac_muljbC_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="70" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="rhs_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_fu_642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="72" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="ret_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mac_muljbC_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="73" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="tmp_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_1_fu_653_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="74" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="p_Result_8" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_8_fu_662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="75" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="trunc_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln805_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="76" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="icmp_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln805_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="77" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="add_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln805_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="78" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="select_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln805_fu_684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="79" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="592" name="r_exp_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_3_fu_692_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="81" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="597" name="r_V_15" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mul_72nfYi_U2" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="82" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="597" name="m_fix_a_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_a_V_reg_1250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="83" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="603" name="lhs_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="84" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="603" name="rhs_V_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_1_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="85" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="603" name="ret_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_3_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="79" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="86" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="634" name="m_diff_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_diff_hi_V_reg_1255" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="87" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="640" name="zext_ln498_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_1_fu_895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="90" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="259" name="Z2_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z2_V_reg_1260" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="91" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="261" name="Z3_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z3_V_reg_1267" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="92" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="262" name="Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_V_fu_761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="93" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="277" name="Z4_ind_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_ind_V_fu_765_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="94" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="278" name="zext_ln498" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_fu_775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="97" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="278" name="f_Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="f_Z4_V_fu_785_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="98" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="279" name="lhs_V_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_1_fu_795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="99" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="279" name="rhs_V_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_2_fu_798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="100" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="279" name="ret_V_4" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_4_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="101" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="283" name="zext_ln498_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_2_fu_780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="104" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="284" name="tmp_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_i_fu_808_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="105" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="284" name="ret_V_5" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_5_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="106" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="287" name="zext_ln1070" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_823_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="107" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="287" name="zext_ln1072_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_823_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="108" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="287" name="r_V_16" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mul_43ng8j_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="109" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="287" name="tmp" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_reg_1313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="110" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="294" name="zext_ln657" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_fu_846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="111" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="294" name="add_ln657" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="112" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="294" name="zext_ln657_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_1_fu_854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="113" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="294" name="exp_Z2P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z2P_m_1_V_fu_858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="114" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="302" name="zext_ln498_3" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_3_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="117" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="303" name="tmp_s" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_s_reg_1329" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="118" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="303" name="lshr_ln662_6" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lshr_ln662_6_fu_874_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="119" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="306" name="zext_ln1070_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_889_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="120" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="306" name="zext_ln1072_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_889_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="121" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="306" name="r_V_17" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mul_49nhbi_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="122" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="306" name="tmp_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_2_reg_1350" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="123" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="lhs_V_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_2_fu_909_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="124" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="zext_ln682" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln682_fu_919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="125" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="zext_ln657_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_2_fu_923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="126" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="add_ln657_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_2_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="127" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="zext_ln657_3" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_3_fu_931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="128" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="309" name="exp_Z1P_m_1_l_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_l_V_fu_935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="129" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="313" name="exp_Z1P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_V_reg_1360" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="130" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="642" name="exp_Z1_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1_hi_V_reg_1365" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="131" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="lhs_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_3_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="132" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="ret_V_6" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_6_fu_976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="66" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="133" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="r_V_11" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_967_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="134" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="zext_ln1072" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_967_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="135" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="r_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="chacha_hw_mul_50nibs_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="136" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="lhs_V_4" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_4_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="137" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="zext_ln657_5" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_5_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="138" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="zext_ln1146" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1146_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="139" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="trunc_ln1146" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln1146_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="140" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="trunc_ln2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln2_fu_999_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="141" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="ret_V_7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_7_fu_1006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="115" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="142" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="add_ln1146_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln1146_1_fu_1012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="114" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="143" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="645" name="trunc_ln3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln3_fu_1018_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="144" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="651" name="tmp_7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_7_fu_1028_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="145" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="652" name="tmp_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_3_fu_1036_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="146" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="652" name="and_ln" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln_fu_1046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="147" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="653" name="r_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_fu_1054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="148" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="651" name="select_ln656" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln656_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="149" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="651" name="r_exp_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_2_fu_1067_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="150" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="icmp_ln657" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln657_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="153" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="tmp_9" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_303_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="154" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="icmp_ln849_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="157" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="icmp_ln657_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln657_1_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="158" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="tmp_8" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_303_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="159" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="icmp_ln849" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="160" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="or_ln657" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln657_fu_1075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="163" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="674" name="icmp_ln853" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln853_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="166" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="685" name="tmp_V_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_1_reg_1408" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="167" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="686" name="trunc_ln168" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln168_fu_1096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="168" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="686" name="out_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="out_exp_V_fu_1115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="169" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="495" name="p_Result_17" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_17_fu_1120_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="170" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_fu_1129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="173" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="658" name="tmp_10" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_10_fu_1100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
<item  id="174" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="658" name="select_ln658" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln658_fu_1107_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="3" filename="Chacha/chacha.cpp" linenumber="30" name="str" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="str_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="8" filename="Chacha/chacha.cpp" linenumber="32" name="icmp_ln32" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="icmp_ln32_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="10" filename="Chacha/chacha.cpp" linenumber="32" name="i" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="i_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="32" name="trunc_ln32" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="trunc_ln32_fu_212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="14" filename="Chacha/chacha.cpp" linenumber="34" name="count2" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="count2_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="15" filename="Chacha/chacha.cpp" linenumber="34" name="zext_ln34" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln34_fu_222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="21" filename="Chacha/chacha.cpp" linenumber="35" name="icmp_ln35" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="icmp_ln35_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="Chacha/chacha.cpp" linenumber="35" name="j" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="j_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="35" name="trunc_ln35" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="trunc_ln35_fu_264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="35" name="sext_ln35" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="sext_ln35_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="30" filename="Chacha/chacha.cpp" linenumber="37" name="sext_ln37" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="sext_ln37_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="33" filename="Chacha/chacha.cpp" linenumber="37" name="zext_ln37" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln37_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="38" name="or_ln38_1" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="or_ln38_1_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="38" name="sext_ln38" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="sext_ln38_fu_253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="38" name="or_ln38" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="or_ln38_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="41" filename="Chacha/chacha.cpp" linenumber="38" name="zext_ln38" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln38_fu_279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="39" name="count3" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="count3_fu_284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="45" filename="Chacha/chacha.cpp" linenumber="40" name="count2_1" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="count2_1_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="49" filename="Chacha/chacha.cpp" linenumber="44" name="tmp_s" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="tmp_s_fu_290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="50" filename="Chacha/chacha.cpp" linenumber="42" name="zext_ln42" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln42_fu_298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="42" name="icmp_ln42" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="icmp_ln42_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="56" filename="Chacha/chacha.cpp" linenumber="42" name="j_1" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="j_1_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="Chacha/chacha.cpp" linenumber="44" name="zext_ln44" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln44_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="62" filename="Chacha/chacha.cpp" linenumber="44" name="zext_ln44_1" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln44_1_fu_319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="44" name="add_ln44" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="add_ln44_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="64" filename="Chacha/chacha.cpp" linenumber="44" name="zext_ln44_2" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="zext_ln44_2_fu_328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="72" filename="Chacha/chacha.cpp" linenumber="46" name="count" contextFuncName="split_hw_8" moduleName="split_hw_8" rtlName="count_fu_332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="3" filename="Chacha/chacha.cpp" linenumber="7" name="str" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="str_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="8" filename="Chacha/chacha.cpp" linenumber="9" name="icmp_ln9" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="icmp_ln9_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="10" filename="Chacha/chacha.cpp" linenumber="9" name="i" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="i_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="11" name="count2" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="count2_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="14" filename="Chacha/chacha.cpp" linenumber="11" name="zext_ln11" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln11_fu_226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="20" filename="Chacha/chacha.cpp" linenumber="12" name="icmp_ln12" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="icmp_ln12_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="22" filename="Chacha/chacha.cpp" linenumber="12" name="j" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="j_fu_236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="12" name="trunc_ln12" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="trunc_ln12_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="12" name="sext_ln12" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="sext_ln12_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="29" filename="Chacha/chacha.cpp" linenumber="14" name="sext_ln14" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="sext_ln14_fu_246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="32" filename="Chacha/chacha.cpp" linenumber="14" name="zext_ln14" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln14_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="35" filename="Chacha/chacha.cpp" linenumber="15" name="or_ln15_1" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="or_ln15_1_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="15" name="sext_ln15" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="sext_ln15_fu_257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="39" filename="Chacha/chacha.cpp" linenumber="15" name="or_ln15" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="or_ln15_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="15" name="zext_ln15" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln15_fu_283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="43" filename="Chacha/chacha.cpp" linenumber="16" name="count3" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="count3_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="17" name="count2_2" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="count2_2_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="48" filename="Chacha/chacha.cpp" linenumber="21" name="tmp_s" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="tmp_s_fu_294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="49" filename="Chacha/chacha.cpp" linenumber="19" name="zext_ln19" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln19_fu_302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="53" filename="Chacha/chacha.cpp" linenumber="19" name="icmp_ln19" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="icmp_ln19_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="55" filename="Chacha/chacha.cpp" linenumber="19" name="j_2" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="j_2_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="60" filename="Chacha/chacha.cpp" linenumber="21" name="zext_ln21" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln21_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="Chacha/chacha.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln21_1_fu_323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="62" filename="Chacha/chacha.cpp" linenumber="21" name="add_ln21" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="add_ln21_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="zext_ln21_2_fu_332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="71" filename="Chacha/chacha.cpp" linenumber="23" name="count" contextFuncName="split_hw_3" moduleName="split_hw_3" rtlName="count_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="Chacha/chacha.cpp" linenumber="231" name="icmp_ln231" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln231_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="10" filename="Chacha/chacha.cpp" linenumber="231" name="i" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="i_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="15" filename="Chacha/chacha.cpp" linenumber="233" name="tmp_12" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="tmp_12_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="16" filename="Chacha/chacha.cpp" linenumber="233" name="sub_ln233" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="sub_ln233_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="17" filename="Chacha/chacha.cpp" linenumber="233" name="tmp_s" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="tmp_s_fu_318_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="18" filename="Chacha/chacha.cpp" linenumber="233" name="zext_ln233" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln233_fu_328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="19" filename="Chacha/chacha.cpp" linenumber="233" name="sub_ln233_1" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="sub_ln233_1_fu_332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="36" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="20" filename="Chacha/chacha.cpp" linenumber="233" name="tmp_5" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="tmp_5_fu_338_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="21" filename="Chacha/chacha.cpp" linenumber="233" name="zext_ln233_1" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln233_1_fu_348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="22" filename="Chacha/chacha.cpp" linenumber="233" name="a" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="a_fu_352_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="Chacha/chacha.cpp" linenumber="233" name="sext_ln233" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="sext_ln233_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="24" filename="Chacha/chacha.cpp" linenumber="234" name="trunc_ln234" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="trunc_ln234_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="234" name="c" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="c_fu_368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="235" name="rem" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="rem_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="237" name="icmp_ln237" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln237_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="30" filename="Chacha/chacha.cpp" linenumber="238" name="icmp_ln238" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln238_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="33" filename="Chacha/chacha.cpp" linenumber="239" name="icmp_ln239" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln239_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="240" name="icmp_ln240" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln240_fu_409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="39" filename="Chacha/chacha.cpp" linenumber="241" name="icmp_ln241" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln241_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="42" filename="Chacha/chacha.cpp" linenumber="242" name="icmp_ln242" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln242_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="45" filename="Chacha/chacha.cpp" linenumber="243" name="icmp_ln243" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln243_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="48" filename="Chacha/chacha.cpp" linenumber="244" name="icmp_ln244" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln244_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="Chacha/chacha.cpp" linenumber="245" name="icmp_ln245" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln245_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="246" name="icmp_ln246" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln246_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="57" filename="Chacha/chacha.cpp" linenumber="247" name="icmp_ln247" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln247_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="60" filename="Chacha/chacha.cpp" linenumber="248" name="icmp_ln248" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln248_fu_449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="249" name="icmp_ln249" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln249_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="66" filename="Chacha/chacha.cpp" linenumber="250" name="icmp_ln250" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln250_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="251" name="icmp_ln251" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln251_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="72" filename="Chacha/chacha.cpp" linenumber="252" name="icmp_ln252" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="icmp_ln252_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="75" filename="Chacha/chacha.cpp" linenumber="252" name="sub_ln252" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="76" filename="Chacha/chacha.cpp" linenumber="252" name="zext_ln252" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln252_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="83" filename="Chacha/chacha.cpp" linenumber="251" name="sub_ln251" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="84" filename="Chacha/chacha.cpp" linenumber="251" name="zext_ln251" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln251_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="91" filename="Chacha/chacha.cpp" linenumber="250" name="sub_ln250" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="92" filename="Chacha/chacha.cpp" linenumber="250" name="zext_ln250" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln250_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="99" filename="Chacha/chacha.cpp" linenumber="249" name="sub_ln249" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="100" filename="Chacha/chacha.cpp" linenumber="249" name="zext_ln249" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln249_fu_489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="248" name="sub_ln248" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="108" filename="Chacha/chacha.cpp" linenumber="248" name="zext_ln248" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln248_fu_494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="247" name="sub_ln247" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="116" filename="Chacha/chacha.cpp" linenumber="247" name="zext_ln247" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln247_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="123" filename="Chacha/chacha.cpp" linenumber="246" name="sub_ln246" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="124" filename="Chacha/chacha.cpp" linenumber="246" name="zext_ln246" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln246_fu_504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="131" filename="Chacha/chacha.cpp" linenumber="245" name="sub_ln245" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="132" filename="Chacha/chacha.cpp" linenumber="245" name="zext_ln245" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln245_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="139" filename="Chacha/chacha.cpp" linenumber="244" name="sub_ln244" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="244" name="zext_ln244" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln244_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="147" filename="Chacha/chacha.cpp" linenumber="243" name="sub_ln243" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="243" name="zext_ln243" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln243_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="155" filename="Chacha/chacha.cpp" linenumber="242" name="sub_ln242" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="156" filename="Chacha/chacha.cpp" linenumber="242" name="zext_ln242" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln242_fu_524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="163" filename="Chacha/chacha.cpp" linenumber="241" name="sub_ln241" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="164" filename="Chacha/chacha.cpp" linenumber="241" name="zext_ln241" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln241_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="171" filename="Chacha/chacha.cpp" linenumber="240" name="sub_ln240" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="172" filename="Chacha/chacha.cpp" linenumber="240" name="zext_ln240" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln240_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="179" filename="Chacha/chacha.cpp" linenumber="239" name="sub_ln239" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="180" filename="Chacha/chacha.cpp" linenumber="239" name="zext_ln239" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln239_fu_539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="187" filename="Chacha/chacha.cpp" linenumber="238" name="sub_ln238" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="grp_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="188" filename="Chacha/chacha.cpp" linenumber="238" name="zext_ln238" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln238_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="195" filename="Chacha/chacha.cpp" linenumber="237" name="sub_ln237" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="sub_ln237_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="196" filename="Chacha/chacha.cpp" linenumber="237" name="zext_ln237" contextFuncName="convert_decimal_to_hex_hw" moduleName="convert_decimal_to_h" rtlName="zext_ln237_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="Chacha/chacha.cpp" linenumber="71" name="icmp_ln71" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln71_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="8" filename="Chacha/chacha.cpp" linenumber="71" name="i" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="i_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="73" name="zext_ln73" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln73_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="16" filename="Chacha/chacha.cpp" linenumber="73" name="icmp_ln73" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln73_fu_641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="19" filename="Chacha/chacha.cpp" linenumber="74" name="icmp_ln74" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln74_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="22" filename="Chacha/chacha.cpp" linenumber="75" name="icmp_ln75" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln75_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="76" name="icmp_ln76" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln76_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="Chacha/chacha.cpp" linenumber="77" name="icmp_ln77" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln77_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="31" filename="Chacha/chacha.cpp" linenumber="78" name="icmp_ln78" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln78_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="34" filename="Chacha/chacha.cpp" linenumber="79" name="icmp_ln79" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln79_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="80" name="icmp_ln80" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln80_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="81" name="icmp_ln81" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln81_fu_689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="43" filename="Chacha/chacha.cpp" linenumber="82" name="icmp_ln82" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln82_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="46" filename="Chacha/chacha.cpp" linenumber="83" name="icmp_ln83" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln83_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="49" filename="Chacha/chacha.cpp" linenumber="84" name="icmp_ln84" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln84_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="52" filename="Chacha/chacha.cpp" linenumber="85" name="icmp_ln85" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln85_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="55" filename="Chacha/chacha.cpp" linenumber="86" name="icmp_ln86" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln86_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="58" filename="Chacha/chacha.cpp" linenumber="87" name="icmp_ln87" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln87_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="Chacha/chacha.cpp" linenumber="88" name="icmp_ln88" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="icmp_ln88_fu_731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="64" filename="Chacha/chacha.cpp" linenumber="88" name="trunc_ln88" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln88_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="65" filename="Chacha/chacha.cpp" linenumber="88" name="shl_ln15" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln15_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="66" filename="Chacha/chacha.cpp" linenumber="88" name="zext_ln88" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln88_fu_749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="88" name="or_ln88" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln88_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="70" filename="Chacha/chacha.cpp" linenumber="88" name="zext_ln88_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln88_1_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="73" filename="Chacha/chacha.cpp" linenumber="88" name="or_ln88_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln88_1_fu_1185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="74" filename="Chacha/chacha.cpp" linenumber="88" name="zext_ln88_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln88_2_fu_1190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="77" filename="Chacha/chacha.cpp" linenumber="88" name="or_ln88_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln88_2_fu_1195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="78" filename="Chacha/chacha.cpp" linenumber="88" name="zext_ln88_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln88_3_fu_1200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="85" filename="Chacha/chacha.cpp" linenumber="87" name="trunc_ln87" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln87_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="86" filename="Chacha/chacha.cpp" linenumber="87" name="shl_ln14" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln14_fu_769_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="87" filename="Chacha/chacha.cpp" linenumber="87" name="zext_ln87" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln87_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="90" filename="Chacha/chacha.cpp" linenumber="87" name="or_ln87" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln87_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="91" filename="Chacha/chacha.cpp" linenumber="87" name="zext_ln87_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln87_1_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="94" filename="Chacha/chacha.cpp" linenumber="87" name="or_ln87_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln87_1_fu_1205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="95" filename="Chacha/chacha.cpp" linenumber="87" name="zext_ln87_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln87_2_fu_1210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="98" filename="Chacha/chacha.cpp" linenumber="87" name="or_ln87_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln87_2_fu_1215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="99" filename="Chacha/chacha.cpp" linenumber="87" name="zext_ln87_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln87_3_fu_1220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="106" filename="Chacha/chacha.cpp" linenumber="86" name="trunc_ln86" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln86_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="86" name="shl_ln13" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln13_fu_797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="108" filename="Chacha/chacha.cpp" linenumber="86" name="zext_ln86" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln86_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="111" filename="Chacha/chacha.cpp" linenumber="86" name="or_ln86" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln86_fu_810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="112" filename="Chacha/chacha.cpp" linenumber="86" name="zext_ln86_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln86_1_fu_816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="86" name="or_ln86_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln86_1_fu_1225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="116" filename="Chacha/chacha.cpp" linenumber="86" name="zext_ln86_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln86_2_fu_1230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="119" filename="Chacha/chacha.cpp" linenumber="86" name="or_ln86_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln86_2_fu_1235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="120" filename="Chacha/chacha.cpp" linenumber="86" name="zext_ln86_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln86_3_fu_1240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="127" filename="Chacha/chacha.cpp" linenumber="85" name="trunc_ln85" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln85_fu_821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="128" filename="Chacha/chacha.cpp" linenumber="85" name="shl_ln12" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln12_fu_825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="129" filename="Chacha/chacha.cpp" linenumber="85" name="zext_ln85" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln85_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="132" filename="Chacha/chacha.cpp" linenumber="85" name="or_ln85" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln85_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="133" filename="Chacha/chacha.cpp" linenumber="85" name="zext_ln85_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln85_1_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="136" filename="Chacha/chacha.cpp" linenumber="85" name="or_ln85_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln85_1_fu_1245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="137" filename="Chacha/chacha.cpp" linenumber="85" name="zext_ln85_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln85_2_fu_1250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="85" name="or_ln85_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln85_2_fu_1255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="141" filename="Chacha/chacha.cpp" linenumber="85" name="zext_ln85_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln85_3_fu_1260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="84" name="trunc_ln84" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln84_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="149" filename="Chacha/chacha.cpp" linenumber="84" name="shl_ln11" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln11_fu_853_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="150" filename="Chacha/chacha.cpp" linenumber="84" name="zext_ln84" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln84_fu_861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="153" filename="Chacha/chacha.cpp" linenumber="84" name="or_ln84" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln84_fu_866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="154" filename="Chacha/chacha.cpp" linenumber="84" name="zext_ln84_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln84_1_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="157" filename="Chacha/chacha.cpp" linenumber="84" name="or_ln84_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln84_1_fu_1265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="158" filename="Chacha/chacha.cpp" linenumber="84" name="zext_ln84_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln84_2_fu_1270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="161" filename="Chacha/chacha.cpp" linenumber="84" name="or_ln84_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln84_2_fu_1275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="162" filename="Chacha/chacha.cpp" linenumber="84" name="zext_ln84_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln84_3_fu_1280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="169" filename="Chacha/chacha.cpp" linenumber="83" name="trunc_ln83" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln83_fu_877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="170" filename="Chacha/chacha.cpp" linenumber="83" name="shl_ln10" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln10_fu_881_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="171" filename="Chacha/chacha.cpp" linenumber="83" name="zext_ln83" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln83_fu_889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="174" filename="Chacha/chacha.cpp" linenumber="83" name="or_ln83" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln83_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="175" filename="Chacha/chacha.cpp" linenumber="83" name="zext_ln83_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln83_1_fu_900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="178" filename="Chacha/chacha.cpp" linenumber="83" name="or_ln83_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln83_1_fu_1285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="179" filename="Chacha/chacha.cpp" linenumber="83" name="zext_ln83_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln83_2_fu_1290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="182" filename="Chacha/chacha.cpp" linenumber="83" name="or_ln83_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln83_2_fu_1295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="183" filename="Chacha/chacha.cpp" linenumber="83" name="zext_ln83_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln83_3_fu_1300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="190" filename="Chacha/chacha.cpp" linenumber="82" name="trunc_ln82" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln82_fu_905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="191" filename="Chacha/chacha.cpp" linenumber="82" name="shl_ln9" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln9_fu_909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="192" filename="Chacha/chacha.cpp" linenumber="82" name="zext_ln82" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln82_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="195" filename="Chacha/chacha.cpp" linenumber="82" name="or_ln82" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln82_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="196" filename="Chacha/chacha.cpp" linenumber="82" name="zext_ln82_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln82_1_fu_928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="199" filename="Chacha/chacha.cpp" linenumber="82" name="or_ln82_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln82_1_fu_1305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="200" filename="Chacha/chacha.cpp" linenumber="82" name="zext_ln82_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln82_2_fu_1310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="203" filename="Chacha/chacha.cpp" linenumber="82" name="or_ln82_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln82_2_fu_1315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="204" filename="Chacha/chacha.cpp" linenumber="82" name="zext_ln82_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln82_3_fu_1320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="211" filename="Chacha/chacha.cpp" linenumber="81" name="trunc_ln81" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln81_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="212" filename="Chacha/chacha.cpp" linenumber="81" name="shl_ln8" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln8_fu_937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="213" filename="Chacha/chacha.cpp" linenumber="81" name="zext_ln81" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln81_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="216" filename="Chacha/chacha.cpp" linenumber="81" name="or_ln81" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln81_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="217" filename="Chacha/chacha.cpp" linenumber="81" name="zext_ln81_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln81_1_fu_956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="220" filename="Chacha/chacha.cpp" linenumber="81" name="or_ln81_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln81_1_fu_1325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="221" filename="Chacha/chacha.cpp" linenumber="81" name="zext_ln81_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln81_2_fu_1330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="224" filename="Chacha/chacha.cpp" linenumber="81" name="or_ln81_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln81_2_fu_1335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="225" filename="Chacha/chacha.cpp" linenumber="81" name="zext_ln81_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln81_3_fu_1340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="232" filename="Chacha/chacha.cpp" linenumber="80" name="trunc_ln80" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln80_fu_961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="233" filename="Chacha/chacha.cpp" linenumber="80" name="shl_ln7" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln7_fu_965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="234" filename="Chacha/chacha.cpp" linenumber="80" name="zext_ln80" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln80_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="237" filename="Chacha/chacha.cpp" linenumber="80" name="or_ln80" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln80_fu_978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="238" filename="Chacha/chacha.cpp" linenumber="80" name="zext_ln80_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln80_1_fu_984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="241" filename="Chacha/chacha.cpp" linenumber="80" name="or_ln80_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln80_1_fu_1345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="242" filename="Chacha/chacha.cpp" linenumber="80" name="zext_ln80_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln80_2_fu_1350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="245" filename="Chacha/chacha.cpp" linenumber="80" name="or_ln80_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln80_2_fu_1355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="246" filename="Chacha/chacha.cpp" linenumber="80" name="zext_ln80_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln80_3_fu_1360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="253" filename="Chacha/chacha.cpp" linenumber="79" name="trunc_ln79" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln79_fu_989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="254" filename="Chacha/chacha.cpp" linenumber="79" name="shl_ln6" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln6_fu_993_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="255" filename="Chacha/chacha.cpp" linenumber="79" name="zext_ln79" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln79_fu_1001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="258" filename="Chacha/chacha.cpp" linenumber="79" name="or_ln79" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln79_fu_1006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="259" filename="Chacha/chacha.cpp" linenumber="79" name="zext_ln79_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln79_1_fu_1012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="262" filename="Chacha/chacha.cpp" linenumber="79" name="or_ln79_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln79_1_fu_1365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="263" filename="Chacha/chacha.cpp" linenumber="79" name="zext_ln79_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln79_2_fu_1370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="266" filename="Chacha/chacha.cpp" linenumber="79" name="or_ln79_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln79_2_fu_1375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="267" filename="Chacha/chacha.cpp" linenumber="79" name="zext_ln79_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln79_3_fu_1380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="274" filename="Chacha/chacha.cpp" linenumber="78" name="trunc_ln78" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln78_fu_1017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="275" filename="Chacha/chacha.cpp" linenumber="78" name="shl_ln5" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln5_fu_1021_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="276" filename="Chacha/chacha.cpp" linenumber="78" name="zext_ln78" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln78_fu_1029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="279" filename="Chacha/chacha.cpp" linenumber="78" name="or_ln78" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln78_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="280" filename="Chacha/chacha.cpp" linenumber="78" name="zext_ln78_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln78_1_fu_1040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="283" filename="Chacha/chacha.cpp" linenumber="78" name="or_ln78_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln78_1_fu_1385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="284" filename="Chacha/chacha.cpp" linenumber="78" name="zext_ln78_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln78_2_fu_1390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="287" filename="Chacha/chacha.cpp" linenumber="78" name="or_ln78_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln78_2_fu_1395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="288" filename="Chacha/chacha.cpp" linenumber="78" name="zext_ln78_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln78_3_fu_1400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="295" filename="Chacha/chacha.cpp" linenumber="77" name="trunc_ln77" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln77_fu_1045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="296" filename="Chacha/chacha.cpp" linenumber="77" name="shl_ln4" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln4_fu_1049_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="297" filename="Chacha/chacha.cpp" linenumber="77" name="zext_ln77" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln77_fu_1057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="300" filename="Chacha/chacha.cpp" linenumber="77" name="or_ln77" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln77_fu_1062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="301" filename="Chacha/chacha.cpp" linenumber="77" name="zext_ln77_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln77_1_fu_1068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="304" filename="Chacha/chacha.cpp" linenumber="77" name="or_ln77_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln77_1_fu_1405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="305" filename="Chacha/chacha.cpp" linenumber="77" name="zext_ln77_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln77_2_fu_1410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="308" filename="Chacha/chacha.cpp" linenumber="77" name="or_ln77_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln77_2_fu_1415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="309" filename="Chacha/chacha.cpp" linenumber="77" name="zext_ln77_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln77_3_fu_1420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="316" filename="Chacha/chacha.cpp" linenumber="76" name="trunc_ln76" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln76_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="317" filename="Chacha/chacha.cpp" linenumber="76" name="shl_ln3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln3_fu_1077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="318" filename="Chacha/chacha.cpp" linenumber="76" name="zext_ln76" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln76_fu_1085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="321" filename="Chacha/chacha.cpp" linenumber="76" name="or_ln76" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln76_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="322" filename="Chacha/chacha.cpp" linenumber="76" name="zext_ln76_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln76_1_fu_1096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="325" filename="Chacha/chacha.cpp" linenumber="76" name="or_ln76_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln76_1_fu_1425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="326" filename="Chacha/chacha.cpp" linenumber="76" name="zext_ln76_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln76_2_fu_1430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="329" filename="Chacha/chacha.cpp" linenumber="76" name="or_ln76_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln76_2_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="330" filename="Chacha/chacha.cpp" linenumber="76" name="zext_ln76_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln76_3_fu_1440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="337" filename="Chacha/chacha.cpp" linenumber="75" name="trunc_ln75" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln75_fu_1101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="338" filename="Chacha/chacha.cpp" linenumber="75" name="shl_ln2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln2_fu_1105_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="339" filename="Chacha/chacha.cpp" linenumber="75" name="zext_ln75" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln75_fu_1113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="342" filename="Chacha/chacha.cpp" linenumber="75" name="or_ln75" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln75_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="343" filename="Chacha/chacha.cpp" linenumber="75" name="zext_ln75_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln75_1_fu_1124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="346" filename="Chacha/chacha.cpp" linenumber="75" name="or_ln75_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln75_1_fu_1445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="347" filename="Chacha/chacha.cpp" linenumber="75" name="zext_ln75_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln75_2_fu_1450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="350" filename="Chacha/chacha.cpp" linenumber="75" name="or_ln75_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln75_2_fu_1455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="351" filename="Chacha/chacha.cpp" linenumber="75" name="zext_ln75_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln75_3_fu_1460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="358" filename="Chacha/chacha.cpp" linenumber="74" name="trunc_ln74" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln74_fu_1129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="359" filename="Chacha/chacha.cpp" linenumber="74" name="shl_ln1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln1_fu_1133_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="360" filename="Chacha/chacha.cpp" linenumber="74" name="zext_ln74" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln74_fu_1141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="363" filename="Chacha/chacha.cpp" linenumber="74" name="or_ln74" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln74_fu_1146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="364" filename="Chacha/chacha.cpp" linenumber="74" name="zext_ln74_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln74_1_fu_1152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="367" filename="Chacha/chacha.cpp" linenumber="74" name="or_ln74_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln74_1_fu_1465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="368" filename="Chacha/chacha.cpp" linenumber="74" name="zext_ln74_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln74_2_fu_1470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="371" filename="Chacha/chacha.cpp" linenumber="74" name="or_ln74_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln74_2_fu_1475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="372" filename="Chacha/chacha.cpp" linenumber="74" name="zext_ln74_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln74_3_fu_1480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="379" filename="Chacha/chacha.cpp" linenumber="73" name="trunc_ln73" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="trunc_ln73_fu_1157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="380" filename="Chacha/chacha.cpp" linenumber="73" name="shl_ln" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="shl_ln_fu_1161_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="381" filename="Chacha/chacha.cpp" linenumber="73" name="zext_ln73_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln73_1_fu_1169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="384" filename="Chacha/chacha.cpp" linenumber="73" name="or_ln73" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln73_fu_1174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="385" filename="Chacha/chacha.cpp" linenumber="73" name="zext_ln73_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln73_2_fu_1180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="388" filename="Chacha/chacha.cpp" linenumber="73" name="or_ln73_1" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln73_1_fu_1485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="389" filename="Chacha/chacha.cpp" linenumber="73" name="zext_ln73_3" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln73_3_fu_1490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="392" filename="Chacha/chacha.cpp" linenumber="73" name="or_ln73_2" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="or_ln73_2_fu_1495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="393" filename="Chacha/chacha.cpp" linenumber="73" name="zext_ln73_4" contextFuncName="convert_hex_to_binary_hw" moduleName="convert_hex_to_binar" rtlName="zext_ln73_4_fu_1500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="Chacha/chacha.cpp" linenumber="264" name="trunc_ln264" contextFuncName="add_hw" moduleName="add_hw" rtlName="trunc_ln264_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="11" filename="Chacha/chacha.cpp" linenumber="264" name="zext_ln264_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln264_1_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="12" filename="Chacha/chacha.cpp" linenumber="264" name="tmp_18" contextFuncName="add_hw" moduleName="add_hw" rtlName="tmp_18_fu_390_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="264" name="zext_ln264_2" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln264_2_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="14" filename="Chacha/chacha.cpp" linenumber="264" name="add_ln264" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln264_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="18" filename="Chacha/chacha.cpp" linenumber="262" name="icmp_ln262" contextFuncName="add_hw" moduleName="add_hw" rtlName="icmp_ln262_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="20" filename="Chacha/chacha.cpp" linenumber="262" name="i" contextFuncName="add_hw" moduleName="add_hw" rtlName="i_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="264" name="zext_ln264" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln264_fu_434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="264" name="zext_ln264_3" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln264_3_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="264" name="add_ln264_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln264_1_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="Chacha/chacha.cpp" linenumber="264" name="zext_ln264_4" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln264_4_fu_429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="269" name="trunc_ln269" contextFuncName="add_hw" moduleName="add_hw" rtlName="trunc_ln269_fu_439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="269" name="zext_ln269_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln269_1_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="269" name="tmp_19" contextFuncName="add_hw" moduleName="add_hw" rtlName="tmp_19_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="39" filename="Chacha/chacha.cpp" linenumber="269" name="zext_ln269_2" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln269_2_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="269" name="add_ln269" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln269_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="267" name="icmp_ln267" contextFuncName="add_hw" moduleName="add_hw" rtlName="icmp_ln267_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="46" filename="Chacha/chacha.cpp" linenumber="267" name="i_29" contextFuncName="add_hw" moduleName="add_hw" rtlName="i_29_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="Chacha/chacha.cpp" linenumber="269" name="zext_ln269" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln269_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="52" filename="Chacha/chacha.cpp" linenumber="269" name="zext_ln269_3" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln269_3_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="53" filename="Chacha/chacha.cpp" linenumber="269" name="add_ln269_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln269_1_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="269" name="zext_ln269_4" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln269_4_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="272" name="_ln272" contextFuncName="add_hw" moduleName="add_hw" rtlName="grp_convert_hex_to_binar_fu_344" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="64" filename="Chacha/chacha.cpp" linenumber="273" name="_ln273" contextFuncName="add_hw" moduleName="add_hw" rtlName="grp_convert_hex_to_binar_fu_352" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="277" name="tmp_17" contextFuncName="add_hw" moduleName="add_hw" rtlName="tmp_17_fu_495_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="76" filename="Chacha/chacha.cpp" linenumber="279" name="zext_ln279" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln279_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="79" filename="Chacha/chacha.cpp" linenumber="279" name="sext_ln279" contextFuncName="add_hw" moduleName="add_hw" rtlName="sext_ln279_fu_518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="82" filename="Chacha/chacha.cpp" linenumber="279" name="sext_ln279_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="sext_ln279_1_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="83" filename="Chacha/chacha.cpp" linenumber="279" name="or_ln" contextFuncName="add_hw" moduleName="add_hw" rtlName="or_ln_fu_526_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="84" filename="Chacha/chacha.cpp" linenumber="279" name="sext_ln279_2" contextFuncName="add_hw" moduleName="add_hw" rtlName="sext_ln279_2_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="85" filename="Chacha/chacha.cpp" linenumber="279" name="add_ln279" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln279_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="86" filename="Chacha/chacha.cpp" linenumber="279" name="sext_ln279_3" contextFuncName="add_hw" moduleName="add_hw" rtlName="sext_ln279_3_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="87" filename="Chacha/chacha.cpp" linenumber="279" name="sum1" contextFuncName="add_hw" moduleName="add_hw" rtlName="sum1_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="277" name="i_31" contextFuncName="add_hw" moduleName="add_hw" rtlName="i_31_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="113" filename="Chacha/chacha.cpp" linenumber="114" name="icmp_ln114" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="icmp_ln114_fu_554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="114" name="i_30" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="i_30_fu_560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="120" filename="Chacha/chacha.cpp" linenumber="116" name="trunc_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="trunc_ln116_fu_566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="121" filename="Chacha/chacha.cpp" linenumber="116" name="shl_ln" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="shl_ln_fu_570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="122" filename="Chacha/chacha.cpp" linenumber="116" name="zext_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln116_fu_578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="125" filename="Chacha/chacha.cpp" linenumber="116" name="icmp_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="grp_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="126" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="or_ln117_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="127" filename="Chacha/chacha.cpp" linenumber="117" name="zext_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln117_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="130" filename="Chacha/chacha.cpp" linenumber="117" name="icmp_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="grp_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="131" filename="Chacha/chacha.cpp" linenumber="118" name="or_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="or_ln118_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="132" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln118_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="135" filename="Chacha/chacha.cpp" linenumber="118" name="icmp_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="grp_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="136" filename="Chacha/chacha.cpp" linenumber="119" name="or_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="or_ln119_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="137" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln119_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="119" name="icmp_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="grp_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="141" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119_3" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln119_3_fu_676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="143" filename="Chacha/chacha.cpp" linenumber="119" name="select_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln119_fu_614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="144" filename="Chacha/chacha.cpp" linenumber="123" name="select_ln123" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln123_fu_622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="145" filename="Chacha/chacha.cpp" linenumber="129" name="select_ln129" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln129_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="146" filename="Chacha/chacha.cpp" linenumber="133" name="select_ln133" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln133_fu_688_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="147" filename="Chacha/chacha.cpp" linenumber="141" name="select_ln141" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln141_fu_695_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="145" name="select_ln145" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln145_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="149" filename="Chacha/chacha.cpp" linenumber="151" name="select_ln151" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln151_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="150" filename="Chacha/chacha.cpp" linenumber="155" name="select_ln155" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln155_fu_630_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="151" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln117_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="152" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="153" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_fu_648_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="154" filename="Chacha/chacha.cpp" linenumber="118" name="xor_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="xor_ln118_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="155" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_13" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_13_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="156" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_13" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_13_fu_668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="157" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="xor_ln117_fu_716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="158" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_5" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln117_5_fu_721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="159" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_14" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_14_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="160" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_14" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_14_fu_731_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="161" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_15" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_15_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="162" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_15" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_15_fu_743_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="163" filename="Chacha/chacha.cpp" linenumber="116" name="xor_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="xor_ln116_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="164" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_6" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln117_6_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="165" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_16" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_16_fu_761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="166" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_16" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_16_fu_766_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="167" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_17" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_17_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="168" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_17" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_17_fu_779_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="169" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117_3" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="or_ln117_3_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="170" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117_3" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="xor_ln117_3_fu_791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="171" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_18" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="and_ln118_18_fu_797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="172" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_18" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="select_ln118_18_fu_802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="173" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118_3" contextFuncName="convert_binary_to_hex_hw" moduleName="add_hw" rtlName="zext_ln118_3_fu_810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="181" filename="Chacha/chacha.cpp" linenumber="290" name="icmp_ln290" contextFuncName="add_hw" moduleName="add_hw" rtlName="icmp_ln290_fu_815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="183" filename="Chacha/chacha.cpp" linenumber="290" name="i_32" contextFuncName="add_hw" moduleName="add_hw" rtlName="i_32_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="188" filename="Chacha/chacha.cpp" linenumber="292" name="zext_ln292" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln292_fu_827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="189" filename="Chacha/chacha.cpp" linenumber="292" name="zext_ln292_1" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln292_1_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="190" filename="Chacha/chacha.cpp" linenumber="292" name="add_ln292" contextFuncName="add_hw" moduleName="add_hw" rtlName="add_ln292_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="191" filename="Chacha/chacha.cpp" linenumber="292" name="zext_ln292_2" contextFuncName="add_hw" moduleName="add_hw" rtlName="zext_ln292_2_fu_841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="Chacha/chacha.cpp" linenumber="344" name="trunc_ln344" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="trunc_ln344_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="11" filename="Chacha/chacha.cpp" linenumber="344" name="zext_ln344_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln344_1_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="12" filename="Chacha/chacha.cpp" linenumber="344" name="tmp_6" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="tmp_6_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="344" name="zext_ln344_2" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln344_2_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="14" filename="Chacha/chacha.cpp" linenumber="344" name="add_ln344" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="add_ln344_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="18" filename="Chacha/chacha.cpp" linenumber="342" name="icmp_ln342" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="icmp_ln342_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="20" filename="Chacha/chacha.cpp" linenumber="342" name="i" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="i_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="344" name="zext_ln344" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln344_fu_402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="344" name="zext_ln344_3" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln344_3_fu_388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="344" name="add_ln344_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="add_ln344_1_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="Chacha/chacha.cpp" linenumber="344" name="zext_ln344_4" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln344_4_fu_397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="349" name="trunc_ln349" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="trunc_ln349_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="349" name="zext_ln349_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln349_1_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="349" name="tmp_9" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="tmp_9_fu_414_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="39" filename="Chacha/chacha.cpp" linenumber="349" name="zext_ln349_2" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln349_2_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="349" name="add_ln349" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="add_ln349_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="347" name="icmp_ln347" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="icmp_ln347_fu_432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="46" filename="Chacha/chacha.cpp" linenumber="347" name="i_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="i_1_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="Chacha/chacha.cpp" linenumber="349" name="zext_ln349" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln349_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="52" filename="Chacha/chacha.cpp" linenumber="349" name="zext_ln349_3" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln349_3_fu_444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="53" filename="Chacha/chacha.cpp" linenumber="349" name="add_ln349_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="add_ln349_1_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="349" name="zext_ln349_4" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln349_4_fu_453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="62" filename="Chacha/chacha.cpp" linenumber="352" name="_ln352" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="grp_convert_hex_to_binar_fu_322" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="353" name="_ln353" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="grp_convert_hex_to_binar_fu_330" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="67" filename="Chacha/chacha.cpp" linenumber="355" name="icmp_ln355" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="icmp_ln355_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="355" name="i_2" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="i_2_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="74" filename="Chacha/chacha.cpp" linenumber="357" name="zext_ln357" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln357_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="79" filename="Chacha/chacha.cpp" linenumber="357" name="icmp_ln357" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="icmp_ln357_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="80" filename="Chacha/chacha.cpp" linenumber="357" name="select_ln357" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="select_ln357_fu_487_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="88" filename="Chacha/chacha.cpp" linenumber="114" name="icmp_ln114" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="icmp_ln114_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="90" filename="Chacha/chacha.cpp" linenumber="114" name="i_3" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="i_3_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="95" filename="Chacha/chacha.cpp" linenumber="116" name="trunc_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="trunc_ln116_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="96" filename="Chacha/chacha.cpp" linenumber="116" name="shl_ln" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="shl_ln_fu_512_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="97" filename="Chacha/chacha.cpp" linenumber="116" name="zext_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln116_fu_520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="100" filename="Chacha/chacha.cpp" linenumber="116" name="icmp_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="grp_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="101" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="or_ln117_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="102" filename="Chacha/chacha.cpp" linenumber="117" name="zext_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln117_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="105" filename="Chacha/chacha.cpp" linenumber="117" name="icmp_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="grp_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="106" filename="Chacha/chacha.cpp" linenumber="118" name="or_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="or_ln118_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln118_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="110" filename="Chacha/chacha.cpp" linenumber="118" name="icmp_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="grp_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="111" filename="Chacha/chacha.cpp" linenumber="119" name="or_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="or_ln119_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="112" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln119_fu_551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="119" name="icmp_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="grp_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="116" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln119_1_fu_618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="118" filename="Chacha/chacha.cpp" linenumber="119" name="select_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln119_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="119" filename="Chacha/chacha.cpp" linenumber="123" name="select_ln123" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln123_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="120" filename="Chacha/chacha.cpp" linenumber="129" name="select_ln129" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln129_fu_623_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="121" filename="Chacha/chacha.cpp" linenumber="133" name="select_ln133" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln133_fu_630_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="122" filename="Chacha/chacha.cpp" linenumber="141" name="select_ln141" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln141_fu_637_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="123" filename="Chacha/chacha.cpp" linenumber="145" name="select_ln145" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln145_fu_644_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="124" filename="Chacha/chacha.cpp" linenumber="151" name="select_ln151" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln151_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="125" filename="Chacha/chacha.cpp" linenumber="155" name="select_ln155" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln155_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="126" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln117_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="127" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="128" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_fu_590_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="129" filename="Chacha/chacha.cpp" linenumber="118" name="xor_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="xor_ln118_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="130" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_1_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="131" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_1_fu_610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="132" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="xor_ln117_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="133" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln117_1_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="134" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_2" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_2_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="135" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_2" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_2_fu_673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="136" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_3" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_3_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="137" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_3" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_3_fu_685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="138" filename="Chacha/chacha.cpp" linenumber="116" name="xor_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="xor_ln116_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="139" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_2" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln117_2_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_4" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_4_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="141" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_4" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_4_fu_708_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="142" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_5" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_5_fu_716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="143" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_5" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_5_fu_721_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="144" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="or_ln117_1_fu_729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="145" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="xor_ln117_1_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="146" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_6" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="and_ln118_6_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="147" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_6" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="select_ln118_6_fu_744_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118_1" contextFuncName="convert_binary_to_hex_hw" moduleName="xor_1_hw" rtlName="zext_ln118_1_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="156" filename="Chacha/chacha.cpp" linenumber="367" name="icmp_ln367" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="icmp_ln367_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="158" filename="Chacha/chacha.cpp" linenumber="367" name="i_4" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="i_4_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="163" filename="Chacha/chacha.cpp" linenumber="369" name="zext_ln369" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln369_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="164" filename="Chacha/chacha.cpp" linenumber="369" name="zext_ln369_1" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln369_1_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="165" filename="Chacha/chacha.cpp" linenumber="369" name="add_ln369" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="add_ln369_fu_778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="166" filename="Chacha/chacha.cpp" linenumber="369" name="zext_ln369_2" contextFuncName="xor_1_hw" moduleName="xor_1_hw" rtlName="zext_ln369_2_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="Chacha/chacha.cpp" linenumber="400" name="trunc_ln400" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="trunc_ln400_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="10" filename="Chacha/chacha.cpp" linenumber="400" name="zext_ln400_1" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln400_1_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="11" filename="Chacha/chacha.cpp" linenumber="400" name="tmp_4" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="tmp_4_fu_371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="12" filename="Chacha/chacha.cpp" linenumber="400" name="zext_ln400_2" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln400_2_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="400" name="add_ln400" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="add_ln400_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="17" filename="Chacha/chacha.cpp" linenumber="398" name="icmp_ln398" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="icmp_ln398_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="19" filename="Chacha/chacha.cpp" linenumber="398" name="i" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="i_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="24" filename="Chacha/chacha.cpp" linenumber="400" name="zext_ln400" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln400_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="400" name="zext_ln400_3" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln400_3_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="400" name="add_ln400_1" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="add_ln400_1_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="400" name="zext_ln400_4" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln400_4_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="35" filename="Chacha/chacha.cpp" linenumber="403" name="_ln403" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="grp_convert_hex_to_binar_fu_343" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="405" name="trunc_ln405" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="trunc_ln405_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="405" name="zext_ln405" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln405_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="412" name="sub_ln412" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="sub_ln412_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="43" filename="Chacha/chacha.cpp" linenumber="408" name="icmp_ln408" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="icmp_ln408_fu_432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="47" filename="Chacha/chacha.cpp" linenumber="407" name="zext_ln407" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln407_fu_438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="48" filename="Chacha/chacha.cpp" linenumber="407" name="count2" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="count2_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="Chacha/chacha.cpp" linenumber="410" name="sext_ln410" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="sext_ln410_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="410" name="zext_ln410" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln410_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="57" filename="Chacha/chacha.cpp" linenumber="412" name="icmp_ln412" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="icmp_ln412_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="Chacha/chacha.cpp" linenumber="408" name="i_5" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="i_5_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="65" filename="Chacha/chacha.cpp" linenumber="420" name="xor_ln420" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="xor_ln420_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="66" filename="Chacha/chacha.cpp" linenumber="420" name="zext_ln420" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln420_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="71" filename="Chacha/chacha.cpp" linenumber="418" name="tmp_11" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="tmp_11_reg_893" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="77" filename="Chacha/chacha.cpp" linenumber="420" name="icmp_ln420" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="icmp_ln420_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="81" filename="Chacha/chacha.cpp" linenumber="423" name="sext_ln423" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="sext_ln423_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="84" filename="Chacha/chacha.cpp" linenumber="423" name="zext_ln423" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln423_fu_521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="87" filename="Chacha/chacha.cpp" linenumber="424" name="count" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="count_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="92" filename="Chacha/chacha.cpp" linenumber="418" name="i_9" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="i_9_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="98" filename="Chacha/chacha.cpp" linenumber="114" name="icmp_ln114" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="icmp_ln114_fu_526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="100" filename="Chacha/chacha.cpp" linenumber="114" name="i_7" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="i_7_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="105" filename="Chacha/chacha.cpp" linenumber="116" name="trunc_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="trunc_ln116_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="106" filename="Chacha/chacha.cpp" linenumber="116" name="shl_ln" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="shl_ln_fu_542_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="116" name="zext_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln116_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="110" filename="Chacha/chacha.cpp" linenumber="116" name="icmp_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="grp_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="111" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="or_ln117_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="112" filename="Chacha/chacha.cpp" linenumber="117" name="zext_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln117_fu_561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="117" name="icmp_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="grp_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="116" filename="Chacha/chacha.cpp" linenumber="118" name="or_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="or_ln118_fu_566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="117" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln118_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="120" filename="Chacha/chacha.cpp" linenumber="118" name="icmp_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="grp_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="121" filename="Chacha/chacha.cpp" linenumber="119" name="or_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="or_ln119_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="122" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln119_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="125" filename="Chacha/chacha.cpp" linenumber="119" name="icmp_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="grp_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="126" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119_2" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln119_2_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="128" filename="Chacha/chacha.cpp" linenumber="119" name="select_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln119_fu_586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="129" filename="Chacha/chacha.cpp" linenumber="123" name="select_ln123" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln123_fu_594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="130" filename="Chacha/chacha.cpp" linenumber="129" name="select_ln129" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln129_fu_653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="131" filename="Chacha/chacha.cpp" linenumber="133" name="select_ln133" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln133_fu_660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="132" filename="Chacha/chacha.cpp" linenumber="141" name="select_ln141" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln141_fu_667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="133" filename="Chacha/chacha.cpp" linenumber="145" name="select_ln145" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln145_fu_674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="134" filename="Chacha/chacha.cpp" linenumber="151" name="select_ln151" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln151_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="135" filename="Chacha/chacha.cpp" linenumber="155" name="select_ln155" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln155_fu_602_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="136" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln117_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="137" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="138" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_fu_620_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="139" filename="Chacha/chacha.cpp" linenumber="118" name="xor_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="xor_ln118_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_7" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_7_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="141" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_7" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_7_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="142" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="xor_ln117_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="143" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_3" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln117_3_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="144" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_8" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_8_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="145" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_8" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_8_fu_703_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="146" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_9" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_9_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="147" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_9" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_9_fu_715_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="116" name="xor_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="xor_ln116_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="149" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_4" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln117_4_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="150" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_10" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_10_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="151" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_10" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_10_fu_738_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="152" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_11" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_11_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="153" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_11" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_11_fu_751_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="154" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117_2" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="or_ln117_2_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="155" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117_2" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="xor_ln117_2_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="156" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_12" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="and_ln118_12_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="157" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_12" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="select_ln118_12_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="158" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118_2" contextFuncName="convert_binary_to_hex_hw" moduleName="ls_hw" rtlName="zext_ln118_2_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="166" filename="Chacha/chacha.cpp" linenumber="429" name="icmp_ln429" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="icmp_ln429_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="168" filename="Chacha/chacha.cpp" linenumber="429" name="i_10" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="i_10_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="173" filename="Chacha/chacha.cpp" linenumber="431" name="zext_ln431" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln431_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="174" filename="Chacha/chacha.cpp" linenumber="431" name="zext_ln431_1" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln431_1_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="175" filename="Chacha/chacha.cpp" linenumber="431" name="add_ln431" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="add_ln431_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="176" filename="Chacha/chacha.cpp" linenumber="431" name="zext_ln431_2" contextFuncName="ls_hw" moduleName="ls_hw" rtlName="zext_ln431_2_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="Chacha/chacha.cpp" linenumber="303" name="trunc_ln303" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="trunc_ln303_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="10" filename="Chacha/chacha.cpp" linenumber="303" name="zext_ln303_1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln303_1_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="11" filename="Chacha/chacha.cpp" linenumber="303" name="tmp_20" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="tmp_20_fu_387_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="12" filename="Chacha/chacha.cpp" linenumber="303" name="zext_ln303_2" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln303_2_fu_395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="13" filename="Chacha/chacha.cpp" linenumber="303" name="add_ln303" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="add_ln303_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="17" filename="Chacha/chacha.cpp" linenumber="301" name="icmp_ln301" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="icmp_ln301_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="19" filename="Chacha/chacha.cpp" linenumber="301" name="i" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="i_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="24" filename="Chacha/chacha.cpp" linenumber="303" name="zext_ln303" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln303_fu_431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="303" name="zext_ln303_3" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln303_3_fu_417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="303" name="add_ln303_1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="add_ln303_1_fu_421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="303" name="zext_ln303_4" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln303_4_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="306" name="icmp_ln306" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="icmp_ln306_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="306" name="i_33" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="i_33_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="45" filename="Chacha/chacha.cpp" linenumber="308" name="zext_ln308" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln308_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="46" filename="Chacha/chacha.cpp" linenumber="308" name="zext_ln308_1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln308_1_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="47" filename="Chacha/chacha.cpp" linenumber="308" name="add_ln308" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="add_ln308_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="48" filename="Chacha/chacha.cpp" linenumber="308" name="zext_ln308_2" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln308_2_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="57" filename="Chacha/chacha.cpp" linenumber="311" name="_ln311" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="grp_convert_hex_to_binar_fu_341" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="58" filename="Chacha/chacha.cpp" linenumber="312" name="_ln312" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="grp_convert_hex_to_binar_fu_349" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="316" name="tmp_18" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="tmp_18_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="70" filename="Chacha/chacha.cpp" linenumber="318" name="zext_ln318" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln318_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="73" filename="Chacha/chacha.cpp" linenumber="318" name="sext_ln318" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="sext_ln318_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="76" filename="Chacha/chacha.cpp" linenumber="318" name="sext_ln318_1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="sext_ln318_1_fu_494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="77" filename="Chacha/chacha.cpp" linenumber="318" name="or_ln" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="or_ln_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="78" filename="Chacha/chacha.cpp" linenumber="318" name="sext_ln318_2" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="sext_ln318_2_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="79" filename="Chacha/chacha.cpp" linenumber="318" name="add_ln318" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="add_ln318_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="80" filename="Chacha/chacha.cpp" linenumber="318" name="sext_ln318_3" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="sext_ln318_3_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="81" filename="Chacha/chacha.cpp" linenumber="318" name="sum1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="sum1_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="101" filename="Chacha/chacha.cpp" linenumber="316" name="i_35" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="i_35_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="107" filename="Chacha/chacha.cpp" linenumber="114" name="icmp_ln114" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="icmp_ln114_fu_526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="109" filename="Chacha/chacha.cpp" linenumber="114" name="i_34" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="i_34_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="114" filename="Chacha/chacha.cpp" linenumber="116" name="trunc_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="trunc_ln116_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="115" filename="Chacha/chacha.cpp" linenumber="116" name="shl_ln" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="shl_ln_fu_542_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="116" filename="Chacha/chacha.cpp" linenumber="116" name="zext_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln116_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="119" filename="Chacha/chacha.cpp" linenumber="116" name="icmp_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="grp_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="120" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="or_ln117_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="121" filename="Chacha/chacha.cpp" linenumber="117" name="zext_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln117_fu_561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="124" filename="Chacha/chacha.cpp" linenumber="117" name="icmp_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="grp_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="125" filename="Chacha/chacha.cpp" linenumber="118" name="or_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="or_ln118_fu_566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="126" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln118_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="129" filename="Chacha/chacha.cpp" linenumber="118" name="icmp_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="grp_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="130" filename="Chacha/chacha.cpp" linenumber="119" name="or_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="or_ln119_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="131" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln119_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="134" filename="Chacha/chacha.cpp" linenumber="119" name="icmp_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="grp_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="135" filename="Chacha/chacha.cpp" linenumber="119" name="zext_ln119_4" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln119_4_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="137" filename="Chacha/chacha.cpp" linenumber="119" name="select_ln119" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln119_fu_586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="138" filename="Chacha/chacha.cpp" linenumber="123" name="select_ln123" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln123_fu_594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="139" filename="Chacha/chacha.cpp" linenumber="129" name="select_ln129" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln129_fu_653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="140" filename="Chacha/chacha.cpp" linenumber="133" name="select_ln133" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln133_fu_660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="141" filename="Chacha/chacha.cpp" linenumber="141" name="select_ln141" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln141_fu_667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="142" filename="Chacha/chacha.cpp" linenumber="145" name="select_ln145" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln145_fu_674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="143" filename="Chacha/chacha.cpp" linenumber="151" name="select_ln151" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln151_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="144" filename="Chacha/chacha.cpp" linenumber="155" name="select_ln155" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln155_fu_602_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="145" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln117_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="146" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="147" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_fu_620_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="148" filename="Chacha/chacha.cpp" linenumber="118" name="xor_ln118" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="xor_ln118_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="149" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_19" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_19_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="150" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_19" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_19_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="151" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="xor_ln117_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="152" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_7" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln117_7_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="153" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_20" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_20_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="154" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_20" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_20_fu_703_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="155" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_21" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_21_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="156" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_21" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_21_fu_715_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="157" filename="Chacha/chacha.cpp" linenumber="116" name="xor_ln116" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="xor_ln116_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="158" filename="Chacha/chacha.cpp" linenumber="117" name="and_ln117_8" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln117_8_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="159" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_22" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_22_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="160" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_22" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_22_fu_738_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="161" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_23" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_23_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="162" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_23" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_23_fu_751_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="163" filename="Chacha/chacha.cpp" linenumber="117" name="or_ln117_4" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="or_ln117_4_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="164" filename="Chacha/chacha.cpp" linenumber="117" name="xor_ln117_4" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="xor_ln117_4_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="165" filename="Chacha/chacha.cpp" linenumber="118" name="and_ln118_24" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="and_ln118_24_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="166" filename="Chacha/chacha.cpp" linenumber="118" name="select_ln118_24" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="select_ln118_24_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="167" filename="Chacha/chacha.cpp" linenumber="118" name="zext_ln118_4" contextFuncName="convert_binary_to_hex_hw" moduleName="add_2_hw" rtlName="zext_ln118_4_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="175" filename="Chacha/chacha.cpp" linenumber="329" name="icmp_ln329" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="icmp_ln329_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="177" filename="Chacha/chacha.cpp" linenumber="329" name="i_36" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="i_36_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="182" filename="Chacha/chacha.cpp" linenumber="331" name="zext_ln331" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln331_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="183" filename="Chacha/chacha.cpp" linenumber="331" name="zext_ln331_1" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln331_1_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="184" filename="Chacha/chacha.cpp" linenumber="331" name="add_ln331" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="add_ln331_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="185" filename="Chacha/chacha.cpp" linenumber="331" name="zext_ln331_2" contextFuncName="add_2_hw" moduleName="add_2_hw" rtlName="zext_ln331_2_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="17" filename="Chacha/chacha.cpp" linenumber="54" name="icmp_ln54" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="icmp_ln54_fu_222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="18" filename="Chacha/chacha.cpp" linenumber="54" name="add_ln54" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln54_fu_228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="21" filename="Chacha/chacha.cpp" linenumber="54" name="i" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="i_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="Chacha/chacha.cpp" linenumber="55" name="icmp_ln55" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="icmp_ln55_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="24" filename="Chacha/chacha.cpp" linenumber="59" name="select_ln59" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln59_fu_246_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="Chacha/chacha.cpp" linenumber="59" name="select_ln59_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln59_1_fu_254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="59" name="select_ln59_2" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln59_2_fu_262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="Chacha/chacha.cpp" linenumber="59" name="tmp_s" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="tmp_s_fu_349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="Chacha/chacha.cpp" linenumber="59" name="zext_ln59" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln59_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="29" filename="Chacha/chacha.cpp" linenumber="56" name="tmp_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="tmp_1_fu_270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="30" filename="Chacha/chacha.cpp" linenumber="56" name="xor_ln56" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="xor_ln56_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="31" filename="Chacha/chacha.cpp" linenumber="59" name="or_ln59" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="or_ln59_fu_284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="32" filename="Chacha/chacha.cpp" linenumber="55" name="j" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="j_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="33" filename="Chacha/chacha.cpp" linenumber="59" name="select_ln59_3" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln59_3_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="34" filename="Chacha/chacha.cpp" linenumber="59" name="select_ln59_4" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln59_4_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="35" filename="Chacha/chacha.cpp" linenumber="59" name="zext_ln59_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln59_1_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="36" filename="Chacha/chacha.cpp" linenumber="59" name="add_ln59" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln59_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="Chacha/chacha.cpp" linenumber="59" name="zext_ln59_2" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln59_2_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="59" name="p_shl_cast" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="p_shl_cast_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="39" filename="Chacha/chacha.cpp" linenumber="59" name="add_ln59_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln59_1_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="Chacha/chacha.cpp" linenumber="56" name="trunc_ln56" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="trunc_ln56_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="43" filename="Chacha/chacha.cpp" linenumber="59" name="sext_ln59" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="sext_ln59_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="59" name="add_ln59_2" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln59_2_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="45" filename="Chacha/chacha.cpp" linenumber="59" name="zext_ln59_3" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln59_3_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="48" filename="Chacha/chacha.cpp" linenumber="59" name="zext_ln59_4" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln59_4_fu_425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="Chacha/chacha.cpp" linenumber="60" name="or_ln60" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="or_ln60_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="52" filename="Chacha/chacha.cpp" linenumber="60" name="zext_ln60" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln60_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="53" filename="Chacha/chacha.cpp" linenumber="60" name="add_ln60_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln60_1_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="60" name="zext_ln60_2" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln60_2_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="57" filename="Chacha/chacha.cpp" linenumber="60" name="add_ln60" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln60_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="58" filename="Chacha/chacha.cpp" linenumber="60" name="zext_ln60_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="zext_ln60_1_fu_436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="Chacha/chacha.cpp" linenumber="61" name="count1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="count1_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="62" filename="Chacha/chacha.cpp" linenumber="62" name="icmp_ln62" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="icmp_ln62_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="63" filename="Chacha/chacha.cpp" linenumber="62" name="and_ln62" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="and_ln62_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="67" filename="Chacha/chacha.cpp" linenumber="56" name="k" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="k_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="68" filename="Chacha/chacha.cpp" linenumber="55" name="add_ln55_1" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln55_1_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="55" name="select_ln55" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="select_ln55_fu_335_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="70" filename="Chacha/chacha.cpp" linenumber="56" name="add_ln56" contextFuncName="split_2_hw" moduleName="split_2_hw" rtlName="add_ln56_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="11" filename="Chacha/chacha.cpp" linenumber="94" name="icmp_ln94" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln94_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="14" filename="Chacha/chacha.cpp" linenumber="95" name="icmp_ln95" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln95_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="17" filename="Chacha/chacha.cpp" linenumber="96" name="icmp_ln96" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln96_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="20" filename="Chacha/chacha.cpp" linenumber="97" name="icmp_ln97" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln97_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="Chacha/chacha.cpp" linenumber="98" name="icmp_ln98" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln98_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="26" filename="Chacha/chacha.cpp" linenumber="99" name="icmp_ln99" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln99_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="29" filename="Chacha/chacha.cpp" linenumber="100" name="icmp_ln100" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln100_fu_366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="32" filename="Chacha/chacha.cpp" linenumber="101" name="icmp_ln101" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln101_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="35" filename="Chacha/chacha.cpp" linenumber="102" name="icmp_ln102" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln102_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="38" filename="Chacha/chacha.cpp" linenumber="103" name="icmp_ln103" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln103_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="41" filename="Chacha/chacha.cpp" linenumber="104" name="icmp_ln104" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln104_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="Chacha/chacha.cpp" linenumber="105" name="icmp_ln105" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln105_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="47" filename="Chacha/chacha.cpp" linenumber="106" name="icmp_ln106" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln106_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="50" filename="Chacha/chacha.cpp" linenumber="107" name="icmp_ln107" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln107_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="53" filename="Chacha/chacha.cpp" linenumber="108" name="icmp_ln108" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln108_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="Chacha/chacha.cpp" linenumber="109" name="icmp_ln109" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="icmp_ln109_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="55" filename="Chacha/chacha.cpp" linenumber="108" name="or_ln108" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="or_ln108_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="56" filename="Chacha/chacha.cpp" linenumber="108" name="select_ln108" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="select_ln108_fu_433_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="64" filename="Chacha/chacha.cpp" linenumber="111" name="sext_ln111" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="sext_ln111_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="65" filename="Chacha/chacha.cpp" linenumber="111" name="sext_ln111_1" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="sext_ln111_1_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="66" filename="Chacha/chacha.cpp" linenumber="111" name="sext_ln111_2" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="sext_ln111_2_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="67" filename="Chacha/chacha.cpp" linenumber="111" name="sext_ln111_3" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="sext_ln111_3_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="68" filename="Chacha/chacha.cpp" linenumber="111" name="zext_ln111" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="zext_ln111_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="Chacha/chacha.cpp" linenumber="111" name="zext_ln111_1" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="zext_ln111_1_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="70" filename="Chacha/chacha.cpp" linenumber="111" name="zext_ln111_2" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="zext_ln111_2_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="71" filename="Chacha/chacha.cpp" linenumber="111" name="zext_ln111_3" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="zext_ln111_3_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="72" filename="Chacha/chacha.cpp" linenumber="111" name="select_ln111" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="select_ln111_fu_474_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="73" filename="Chacha/chacha.cpp" linenumber="111" name="select_ln111_1" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="select_ln111_1_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="74" filename="Chacha/chacha.cpp" linenumber="111" name="select_ln111_2" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="select_ln111_2_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
<item  id="75" filename="Chacha/chacha.cpp" linenumber="111" name="select_ln111_3" contextFuncName="convert_hex_to_binary_2_hw" moduleName="convert_hex_to_binar.1" rtlName="select_ln111_3_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="17" filename="Chacha/chacha.cpp" linenumber="458" name="plaintext" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="plaintext_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="18" filename="Chacha/chacha.cpp" linenumber="459" name="key" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="key_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="19" filename="Chacha/chacha.cpp" linenumber="460" name="nonce" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="nonce_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="20" filename="Chacha/chacha.cpp" linenumber="461" name="counter" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="counter_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="21" filename="Chacha/chacha.cpp" linenumber="462" name="cipher" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="cipher_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="22" filename="Chacha/chacha.cpp" linenumber="495" name="hex_arr_test1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="hex_arr_test1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="23" filename="Chacha/chacha.cpp" linenumber="496" name="hex_arr_test2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="hex_arr_test2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="24" filename="Chacha/chacha.cpp" linenumber="498" name="bin_arr_test1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="bin_arr_test1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="25" filename="Chacha/chacha.cpp" linenumber="500" name="bin_arr_test2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="bin_arr_test2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="26" filename="Chacha/chacha.cpp" linenumber="520" name="state_matrix" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="state_matrix_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="173" filename="Chacha/chacha.cpp" linenumber="557" name="copy_state_matrix" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="copy_state_matrix_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="178" filename="Chacha/chacha.cpp" linenumber="466" name="icmp_ln466" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln466_fu_2592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="180" filename="Chacha/chacha.cpp" linenumber="466" name="i" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_fu_2598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="187" filename="Chacha/chacha.cpp" linenumber="469" name="zext_ln469" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln469_fu_2604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="196" filename="Chacha/chacha.cpp" linenumber="472" name="icmp_ln472" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln472_fu_2609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="198" filename="Chacha/chacha.cpp" linenumber="472" name="i_13" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_13_fu_2615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="205" filename="Chacha/chacha.cpp" linenumber="475" name="zext_ln475" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln475_fu_2621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="214" filename="Chacha/chacha.cpp" linenumber="478" name="icmp_ln478" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln478_fu_2626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="216" filename="Chacha/chacha.cpp" linenumber="478" name="i_17" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_17_fu_2632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="223" filename="Chacha/chacha.cpp" linenumber="481" name="zext_ln481" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln481_fu_2638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="232" filename="Chacha/chacha.cpp" linenumber="484" name="icmp_ln484" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln484_fu_2643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="234" filename="Chacha/chacha.cpp" linenumber="484" name="i_21" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_21_fu_2649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="241" filename="Chacha/chacha.cpp" linenumber="487" name="zext_ln487" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln487_fu_2655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="251" filename="Chacha/chacha.cpp" linenumber="214" name="icmp_ln214" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="icmp_ln214_fu_2660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="253" filename="Chacha/chacha.cpp" linenumber="214" name="i_22" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="i_22_fu_2666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="258" filename="Chacha/chacha.cpp" linenumber="217" name="zext_ln217" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="zext_ln217_fu_2683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="261" filename="Chacha/chacha.cpp" linenumber="217" name="icmp_ln217" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="icmp_ln217_fu_2688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="262" filename="Chacha/chacha.cpp" linenumber="217" name="icmp_ln217_1" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="icmp_ln217_1_fu_2694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="263" filename="Chacha/chacha.cpp" linenumber="217" name="and_ln217" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="and_ln217_fu_2700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="264" filename="Chacha/chacha.cpp" linenumber="218" name="zext_ln218" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="zext_ln218_fu_2706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="265" filename="Chacha/chacha.cpp" linenumber="218" name="val" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="val_fu_2710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="266" filename="Chacha/chacha.cpp" linenumber="221" name="sext_ln221" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="sext_ln221_fu_2716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="267" filename="Chacha/chacha.cpp" linenumber="221" name="val_1" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="val_1_fu_2720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="268" filename="Chacha/chacha.cpp" linenumber="217" name="val_2" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="val_2_fu_2726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="269" filename="Chacha/chacha.cpp" linenumber="223" name="sext_ln223" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="sext_ln223_fu_2734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="270" filename="Chacha/chacha.cpp" linenumber="223" name="tmp_i" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="chacha_hw_sitodp_sc4_U64" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="271" filename="Chacha/chacha.cpp" linenumber="223" name="sub_ln223" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="sub_ln223_fu_2672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="272" filename="Chacha/chacha.cpp" linenumber="223" name="zext_ln223" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="zext_ln223_fu_2678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="273" filename="Chacha/chacha.cpp" linenumber="223" name="y_assign" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="chacha_hw_sitodp_sc4_U64" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="274" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp" linenumber="7" name="tmp_i_i" contextFuncName="pow" moduleName="chacha_hw" rtlName="grp_pow_generic_double_s_fu_2419" latency="25" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="275" filename="Chacha/chacha.cpp" linenumber="223" name="tmp_i_79" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="chacha_hw_dmul_64rcU_U63" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="276" filename="Chacha/chacha.cpp" linenumber="223" name="tmp_4_i" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="chacha_hw_sitodp_sc4_U64" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="277" filename="Chacha/chacha.cpp" linenumber="223" name="x_assign" contextFuncName="convert_hex_to_decimal_hw" moduleName="chacha_hw" rtlName="chacha_hw_dadd_64qcK_U62" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="278" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="475" name="p_Val2_s" contextFuncName="fp_struct" moduleName="chacha_hw" rtlName="p_Val2_s_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="279" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="476" name="p_Result_s" contextFuncName="fp_struct" moduleName="chacha_hw" rtlName="p_Result_s_reg_4705" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="280" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="477" name="tmp_V" contextFuncName="fp_struct" moduleName="chacha_hw" rtlName="tmp_V_fu_2749_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="281" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="478" name="tmp_V_2" contextFuncName="fp_struct" moduleName="chacha_hw" rtlName="tmp_V_2_fu_2759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="282" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="15" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="mantissa_V_fu_2763_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="283" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="15" name="zext_ln682" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="zext_ln682_fu_2773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="284" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="zext_ln502" contextFuncName="expv" moduleName="chacha_hw" rtlName="zext_ln502_fu_2777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="285" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="add_ln502" contextFuncName="expv" moduleName="chacha_hw" rtlName="add_ln502_fu_2781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="286" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="isNeg_fu_2787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="287" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sub_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="sub_ln1311_fu_2795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="288" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sext_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="sext_ln1311_fu_2801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="289" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="ush_fu_2805_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="290" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sext_ln1311_3" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="sext_ln1311_3_fu_2813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="291" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="zext_ln1287" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="zext_ln1287_fu_2817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="292" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="zext_ln1285" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="zext_ln1285_fu_2821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="293" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="r_V_fu_2825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="294" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="r_V_19" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="r_V_19_fu_2831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="474" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="295" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="tmp_15" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="tmp_15_fu_2837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="296" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="zext_ln662" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="zext_ln662_fu_2845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="297" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="tmp_10" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="tmp_10_fu_2849_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="298" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="p_Val2_41" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="p_Val2_41_fu_2859_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="299" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="59" name="result_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="result_V_1_fu_2867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="300" filename="r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="59" name="p_Val2_42" contextFuncName="generic_cast_IEEE754&lt;int, 6, double&gt;" moduleName="chacha_hw" rtlName="p_Val2_42_fu_2872_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2019.1\continuous\2019_05_24_2552052\src\products"><\/item>
<item  id="304" filename="Chacha/chacha.cpp" linenumber="519" name="add_ln519" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln519_fu_2878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="309" filename="Chacha/chacha.cpp" linenumber="519" name="icmp_ln519" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln519_fu_2884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="311" filename="Chacha/chacha.cpp" linenumber="519" name="a" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="a_fu_2889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="458" filename="Chacha/chacha.cpp" linenumber="523" name="_ln523" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_split_hw_8_fu_2536" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="459" filename="Chacha/chacha.cpp" linenumber="526" name="_ln526" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_split_hw_3_fu_2542" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="469" filename="Chacha/chacha.cpp" linenumber="529" name="icmp_ln529" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln529_fu_2895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="470" filename="Chacha/chacha.cpp" linenumber="529" name="add_ln529" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln529_fu_2901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="473" filename="Chacha/chacha.cpp" linenumber="529" name="i_24" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_24_fu_3023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="474" filename="Chacha/chacha.cpp" linenumber="535" name="add_ln535_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln535_1_fu_2907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="476" filename="Chacha/chacha.cpp" linenumber="530" name="icmp_ln530" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln530_fu_2913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="477" filename="Chacha/chacha.cpp" linenumber="535" name="select_ln535" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln535_fu_2919_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="478" filename="Chacha/chacha.cpp" linenumber="535" name="select_ln535_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln535_1_fu_2927_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="479" filename="Chacha/chacha.cpp" linenumber="535" name="select_ln535_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln535_2_fu_3029_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="480" filename="Chacha/chacha.cpp" linenumber="533" name="tmp_11" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_11_fu_3036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="481" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_fu_3044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="482" filename="Chacha/chacha.cpp" linenumber="535" name="xor_ln535" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="xor_ln535_fu_2935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="483" filename="Chacha/chacha.cpp" linenumber="531" name="icmp_ln531" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln531_fu_2941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="484" filename="Chacha/chacha.cpp" linenumber="535" name="and_ln535" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="and_ln535_fu_2947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="485" filename="Chacha/chacha.cpp" linenumber="529" name="select_ln529" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln529_fu_2953_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="486" filename="Chacha/chacha.cpp" linenumber="535" name="add_ln535" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln535_fu_2961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="487" filename="Chacha/chacha.cpp" linenumber="530" name="j_5" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="j_5_fu_2967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="488" filename="Chacha/chacha.cpp" linenumber="533" name="or_ln533" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="or_ln533_fu_2973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="489" filename="Chacha/chacha.cpp" linenumber="533" name="select_ln533" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln533_fu_2979_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="490" filename="Chacha/chacha.cpp" linenumber="533" name="select_ln533_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln533_1_fu_2987_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="491" filename="Chacha/chacha.cpp" linenumber="533" name="tmp_12" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_12_fu_3048_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="492" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_1_fu_3055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="493" filename="Chacha/chacha.cpp" linenumber="533" name="select_ln533_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln533_2_fu_2995_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="494" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_2_fu_3059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="495" filename="Chacha/chacha.cpp" linenumber="533" name="add_ln533" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln533_fu_3062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="496" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_3_fu_3068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="497" filename="Chacha/chacha.cpp" linenumber="533" name="tmp_16" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_16_fu_3072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="498" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_4" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_4_fu_3080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="499" filename="Chacha/chacha.cpp" linenumber="533" name="add_ln533_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln533_1_fu_3084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="502" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_5" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_5_fu_3090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="503" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_6" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_6_fu_3093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="504" filename="Chacha/chacha.cpp" linenumber="533" name="add_ln533_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln533_2_fu_3096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="505" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_7" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_7_fu_3113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="507" filename="Chacha/chacha.cpp" linenumber="533" name="add_ln533_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln533_3_fu_3102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="508" filename="Chacha/chacha.cpp" linenumber="533" name="zext_ln533_8" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln533_8_fu_3108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="513" filename="Chacha/chacha.cpp" linenumber="531" name="k_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="k_1_fu_3003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="514" filename="Chacha/chacha.cpp" linenumber="530" name="add_ln530_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln530_1_fu_3009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="515" filename="Chacha/chacha.cpp" linenumber="530" name="select_ln530" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln530_fu_3015_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="524" filename="Chacha/chacha.cpp" linenumber="540" name="icmp_ln540" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln540_fu_3117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="525" filename="Chacha/chacha.cpp" linenumber="540" name="add_ln540" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln540_fu_3123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="528" filename="Chacha/chacha.cpp" linenumber="545" name="count" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="count_fu_3129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="529" filename="Chacha/chacha.cpp" linenumber="540" name="j" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="j_fu_3135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="531" filename="Chacha/chacha.cpp" linenumber="541" name="icmp_ln541" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln541_fu_3141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="532" filename="Chacha/chacha.cpp" linenumber="543" name="select_ln543" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln543_fu_3147_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="533" filename="Chacha/chacha.cpp" linenumber="543" name="select_ln543_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln543_1_fu_3155_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="534" filename="Chacha/chacha.cpp" linenumber="543" name="tmp_13" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_13_fu_3163_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="535" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_fu_3171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="536" filename="Chacha/chacha.cpp" linenumber="543" name="select_ln543_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln543_2_fu_3175_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="537" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_1_fu_3204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="538" filename="Chacha/chacha.cpp" linenumber="543" name="tmp_14" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_14_fu_3207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="539" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_2_fu_3214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="540" filename="Chacha/chacha.cpp" linenumber="543" name="add_ln543" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln543_fu_3218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="541" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_3_fu_3224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="542" filename="Chacha/chacha.cpp" linenumber="543" name="add_ln543_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln543_1_fu_3228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="545" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_4" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_4_fu_3183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="546" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_5" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_5_fu_3234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="547" filename="Chacha/chacha.cpp" linenumber="543" name="add_ln543_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln543_2_fu_3237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="548" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_6" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_6_fu_3243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="550" filename="Chacha/chacha.cpp" linenumber="543" name="add_ln543_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln543_3_fu_3187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="551" filename="Chacha/chacha.cpp" linenumber="543" name="zext_ln543_7" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln543_7_fu_3193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="556" filename="Chacha/chacha.cpp" linenumber="541" name="k_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="k_2_fu_3198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="559" filename="Chacha/chacha.cpp" linenumber="550" name="_ln550" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_convert_decimal_to_h_fu_2518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="563" filename="Chacha/chacha.cpp" linenumber="552" name="icmp_ln552" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln552_fu_3248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="565" filename="Chacha/chacha.cpp" linenumber="552" name="k" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="k_fu_3254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="570" filename="Chacha/chacha.cpp" linenumber="554" name="zext_ln554" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln554_fu_3260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="571" filename="Chacha/chacha.cpp" linenumber="554" name="zext_ln554_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln554_1_fu_3265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="572" filename="Chacha/chacha.cpp" linenumber="554" name="add_ln554" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln554_fu_3269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="573" filename="Chacha/chacha.cpp" linenumber="554" name="sext_ln554" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="sext_ln554_fu_3275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="574" filename="Chacha/chacha.cpp" linenumber="554" name="zext_ln554_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln554_2_fu_3278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="589" filename="Chacha/chacha.cpp" linenumber="559" name="icmp_ln559" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln559_fu_3283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="590" filename="Chacha/chacha.cpp" linenumber="559" name="add_ln559" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln559_fu_3289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="593" filename="Chacha/chacha.cpp" linenumber="559" name="i_26" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_26_fu_3295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="595" filename="Chacha/chacha.cpp" linenumber="560" name="icmp_ln560" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln560_fu_3301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="596" filename="Chacha/chacha.cpp" linenumber="563" name="select_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln563_fu_3307_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="597" filename="Chacha/chacha.cpp" linenumber="563" name="select_ln563_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln563_1_fu_3315_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="598" filename="Chacha/chacha.cpp" linenumber="563" name="tmp_17" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_17_fu_3323_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="599" filename="Chacha/chacha.cpp" linenumber="563" name="zext_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln563_fu_3331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="600" filename="Chacha/chacha.cpp" linenumber="563" name="xor_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="xor_ln563_fu_3335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="601" filename="Chacha/chacha.cpp" linenumber="561" name="icmp_ln561" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln561_fu_3341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="602" filename="Chacha/chacha.cpp" linenumber="563" name="and_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="and_ln563_fu_3347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="603" filename="Chacha/chacha.cpp" linenumber="560" name="j_6" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="j_6_fu_3353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="604" filename="Chacha/chacha.cpp" linenumber="563" name="or_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="or_ln563_fu_3359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="605" filename="Chacha/chacha.cpp" linenumber="563" name="select_ln563_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln563_2_fu_3365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="606" filename="Chacha/chacha.cpp" linenumber="563" name="select_ln563_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln563_3_fu_3373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="607" filename="Chacha/chacha.cpp" linenumber="563" name="zext_ln563_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln563_1_fu_3381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="608" filename="Chacha/chacha.cpp" linenumber="563" name="add_ln563" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln563_fu_3385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="609" filename="Chacha/chacha.cpp" linenumber="563" name="zext_ln563_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln563_2_fu_3411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="610" filename="Chacha/chacha.cpp" linenumber="563" name="p_shl1_cast" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="p_shl1_cast_fu_3414_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="611" filename="Chacha/chacha.cpp" linenumber="563" name="add_ln563_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln563_1_fu_3421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="614" filename="Chacha/chacha.cpp" linenumber="563" name="zext_ln563_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln563_3_fu_3427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="615" filename="Chacha/chacha.cpp" linenumber="563" name="add_ln563_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln563_2_fu_3430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="616" filename="Chacha/chacha.cpp" linenumber="563" name="zext_ln563_4" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln563_4_fu_3436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="622" filename="Chacha/chacha.cpp" linenumber="561" name="k_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="k_3_fu_3391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="623" filename="Chacha/chacha.cpp" linenumber="560" name="add_ln560_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="add_ln560_1_fu_3397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="624" filename="Chacha/chacha.cpp" linenumber="560" name="select_ln560" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="select_ln560_fu_3403_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="630" filename="Chacha/chacha.cpp" linenumber="568" name="icmp_ln568" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln568_fu_3441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="632" filename="Chacha/chacha.cpp" linenumber="568" name="i_27" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_27_fu_3447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="635" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="636" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="637" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="638" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="639" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="640" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="641" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="642" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="643" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="644" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="645" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="646" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="647" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="648" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="649" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="650" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="651" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="652" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="653" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="654" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="655" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="656" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="657" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="658" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="659" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="660" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="661" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="662" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="663" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="664" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="665" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="666" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="667" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="668" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="669" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="670" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="671" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="672" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="673" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="674" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="675" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="676" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="677" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="678" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="679" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="680" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="681" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="682" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="683" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="684" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="685" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="686" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="687" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="688" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="689" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="690" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="691" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="692" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="693" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="694" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="695" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="696" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="697" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="698" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="699" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="700" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="701" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="702" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="703" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="704" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="705" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="706" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="707" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="708" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="709" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="710" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="711" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="712" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="713" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="714" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="715" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="716" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="717" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="718" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="719" filename="Chacha/chacha.cpp" linenumber="437" name="_ln437" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="720" filename="Chacha/chacha.cpp" linenumber="438" name="_ln438" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="721" filename="Chacha/chacha.cpp" linenumber="439" name="_ln439" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="722" filename="Chacha/chacha.cpp" linenumber="441" name="_ln441" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="723" filename="Chacha/chacha.cpp" linenumber="442" name="_ln442" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="724" filename="Chacha/chacha.cpp" linenumber="443" name="_ln443" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="725" filename="Chacha/chacha.cpp" linenumber="445" name="_ln445" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="726" filename="Chacha/chacha.cpp" linenumber="446" name="_ln446" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="727" filename="Chacha/chacha.cpp" linenumber="447" name="_ln447" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="728" filename="Chacha/chacha.cpp" linenumber="449" name="_ln449" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_add_hw_fu_2430" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="729" filename="Chacha/chacha.cpp" linenumber="450" name="_ln450" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_xor_1_hw_fu_2457" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="730" filename="Chacha/chacha.cpp" linenumber="451" name="_ln451" contextFuncName="quarterround_hw" moduleName="chacha_hw" rtlName="grp_ls_hw_fu_2496" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="736" filename="Chacha/chacha.cpp" linenumber="579" name="icmp_ln579" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln579_fu_3453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="738" filename="Chacha/chacha.cpp" linenumber="579" name="i_28" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_28_fu_3459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="741" filename="Chacha/chacha.cpp" linenumber="580" name="_ln580" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_add_2_hw_fu_2484" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="744" filename="Chacha/chacha.cpp" linenumber="583" name="icmp_ln583" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln583_fu_3465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="747" filename="Chacha/chacha.cpp" linenumber="584" name="shl_ln" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="shl_ln_fu_3471_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="748" filename="Chacha/chacha.cpp" linenumber="584" name="zext_ln584" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln584_fu_3479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="749" filename="Chacha/chacha.cpp" linenumber="584" name="_ln584" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_split_2_hw_fu_2525" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="752" filename="Chacha/chacha.cpp" linenumber="587" name="_ln587" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="grp_split_2_hw_fu_2525" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="755" filename="Chacha/chacha.cpp" linenumber="590" name="counter_val_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="counter_val_1_fu_3484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="769" filename="Chacha/chacha.cpp" linenumber="599" name="icmp_ln599" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln599_fu_3490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="771" filename="Chacha/chacha.cpp" linenumber="599" name="i_23" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_23_fu_3496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="782" filename="Chacha/chacha.cpp" linenumber="599" name="zext_ln599" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="call_ret7_i_convert_hex_to_binar_1_fu_2548_p_read4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="783" filename="Chacha/chacha.cpp" linenumber="599" name="zext_ln599_1" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="call_ret7_i_convert_hex_to_binar_1_fu_2548_p_read3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="784" filename="Chacha/chacha.cpp" linenumber="599" name="zext_ln599_2" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="call_ret7_i_convert_hex_to_binar_1_fu_2548_p_read2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="785" filename="Chacha/chacha.cpp" linenumber="599" name="zext_ln599_3" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="call_ret7_i_convert_hex_to_binar_1_fu_2548_p_read1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="788" filename="Chacha/chacha.cpp" linenumber="375" name="zext_ln375" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="zext_ln375_fu_3502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="793" filename="Chacha/chacha.cpp" linenumber="378" name="call_ret7_i" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="call_ret7_i_convert_hex_to_binar_1_fu_2548" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="798" filename="Chacha/chacha.cpp" linenumber="379" name="call_ret_i" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="call_ret_i_convert_hex_to_binar_1_fu_2557" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="803" filename="Chacha/chacha.cpp" linenumber="382" name="icmp_ln382" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="icmp_ln382_fu_3588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="804" filename="Chacha/chacha.cpp" linenumber="382" name="select_ln382" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="select_ln382_fu_3594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="805" filename="Chacha/chacha.cpp" linenumber="382" name="icmp_ln382_1" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="icmp_ln382_1_fu_3602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="806" filename="Chacha/chacha.cpp" linenumber="382" name="select_ln382_1" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="select_ln382_1_fu_3608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="807" filename="Chacha/chacha.cpp" linenumber="382" name="icmp_ln382_2" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="icmp_ln382_2_fu_3616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="808" filename="Chacha/chacha.cpp" linenumber="382" name="select_ln382_2" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="select_ln382_2_fu_3622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="809" filename="Chacha/chacha.cpp" linenumber="382" name="icmp_ln382_3" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="icmp_ln382_3_fu_3630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="810" filename="Chacha/chacha.cpp" linenumber="382" name="bin_arr_1_3_cast_ca" contextFuncName="xor_2_hw" moduleName="chacha_hw" rtlName="bin_arr_1_3_cast_ca_fu_3636_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="811" filename="Chacha/chacha.cpp" linenumber="168" name="select_ln168" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln168_fu_3684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="812" filename="Chacha/chacha.cpp" linenumber="172" name="select_ln172" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln172_fu_3691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="813" filename="Chacha/chacha.cpp" linenumber="178" name="select_ln178" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln178_fu_3698_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="814" filename="Chacha/chacha.cpp" linenumber="182" name="select_ln182" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln182_fu_3705_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="815" filename="Chacha/chacha.cpp" linenumber="190" name="select_ln190" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln190_fu_3712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="816" filename="Chacha/chacha.cpp" linenumber="194" name="select_ln194" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln194_fu_3719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="817" filename="Chacha/chacha.cpp" linenumber="200" name="select_ln200" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln200_fu_3726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="818" filename="Chacha/chacha.cpp" linenumber="204" name="select_ln204" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln204_fu_3733_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="819" filename="Chacha/chacha.cpp" linenumber="166" name="and_ln166" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln166_fu_3740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="820" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_fu_3744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="821" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_fu_3749_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="822" filename="Chacha/chacha.cpp" linenumber="167" name="xor_ln167" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="xor_ln167_fu_3757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="823" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_1" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_1_fu_3762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="824" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_1" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_1_fu_3768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="825" filename="Chacha/chacha.cpp" linenumber="166" name="xor_ln166" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="xor_ln166_fu_3776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="826" filename="Chacha/chacha.cpp" linenumber="166" name="and_ln166_1" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln166_1_fu_3781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="827" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_2" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_2_fu_3786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="828" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_2" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_2_fu_3791_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="829" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_3" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_3_fu_3799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="830" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_3" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_3_fu_3805_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="831" filename="Chacha/chacha.cpp" linenumber="165" name="xor_ln165" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="xor_ln165_fu_3813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="832" filename="Chacha/chacha.cpp" linenumber="166" name="and_ln166_2" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln166_2_fu_3818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="833" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_4" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_4_fu_3823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="834" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_4" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_4_fu_3828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="835" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_5" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_5_fu_3836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="836" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_5" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_5_fu_3842_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="837" filename="Chacha/chacha.cpp" linenumber="166" name="or_ln166" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="or_ln166_fu_3850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="838" filename="Chacha/chacha.cpp" linenumber="166" name="xor_ln166_1" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="xor_ln166_1_fu_3854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="839" filename="Chacha/chacha.cpp" linenumber="167" name="and_ln167_6" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="and_ln167_6_fu_3860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="840" filename="Chacha/chacha.cpp" linenumber="167" name="select_ln167_6" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="select_ln167_6_fu_3865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="841" filename="Chacha/chacha.cpp" linenumber="167" name="zext_ln167" contextFuncName="convert_binary_to_hex_2_hw" moduleName="chacha_hw" rtlName="zext_ln167_fu_3873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="857" filename="Chacha/chacha.cpp" linenumber="605" name="icmp_ln605" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="icmp_ln605_fu_3877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="859" filename="Chacha/chacha.cpp" linenumber="605" name="i_25" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="i_25_fu_3883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="864" filename="Chacha/chacha.cpp" linenumber="607" name="zext_ln607" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="zext_ln607_fu_3889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<item  id="867" filename="Chacha/chacha.cpp" linenumber="608" name="tmp_last_V" contextFuncName="chacha_hw" moduleName="chacha_hw" rtlName="tmp_last_V_fu_3894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\ABHIRUP-ACER\OneDrive\Documents\FPGA"><\/item>
<\/annotationInfo>
</annotationInfo>
