// Seed: 2029987392
module module_0;
  wire id_1;
  wire id_2 [-1 : 1];
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    output wire void id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire void id_3,
    input uwire _id_4[id_4 : 1],
    output supply0 id_5,
    input wire id_6
);
  logic id_8;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2 #(
    parameter id_10 = 32'd22,
    parameter id_13 = 32'd11,
    parameter id_16 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_10 : id_16],
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12[-1 : 1'b0],
    _id_13,
    id_14[id_13 :-1],
    id_15,
    _id_16
);
  input wire _id_16;
  input wire id_15;
  input logic [7:0] id_14;
  inout wire _id_13;
  output logic [7:0] id_12;
  output wire id_11;
  input wire _id_10;
  output wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_10;
endmodule
