{
    "code": "module TopModule(\n    input logic x,       // 1-bit input signal\n    input logic y,       // 1-bit input signal\n    output logic z       // 1-bit output signal, registered to hold state\n);\n\n    always @(*) begin\n        z = (~x & ~y) | (x & y);\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}