
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.230725                       # Number of seconds simulated
sim_ticks                                6230724588000                       # Number of ticks simulated
final_tick                               6230724588000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 713531                       # Simulator instruction rate (inst/s)
host_op_rate                                  1142951                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4771825272                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664720                       # Number of bytes of host memory used
host_seconds                                  1305.73                       # Real time elapsed on the host
sim_insts                                   931679899                       # Number of instructions simulated
sim_ops                                    1492387764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    889997760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       889997760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             175635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                179210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       142840170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142840170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       142840170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            175635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143019380                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684103                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12461449176                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679899                       # Number of instructions committed
system.cpu.committedOps                    1492387764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12461449176                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024146     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.849503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.849503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180193                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577439                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714923                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292362                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292362                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627555                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734219                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734219                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86141253000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86141253000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4314742491000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4314742491000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4400883744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4400883744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4400883744000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4400883744000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27727.894938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27727.894938                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77564.841579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77564.841579                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74928.786301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74928.786301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74928.786301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74928.786301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5650                       # number of writebacks
system.cpu.dcache.writebacks::total              5650                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627555                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734219                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83034589000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83034589000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4259114936000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4259114936000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4342149525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4342149525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4342149525000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4342149525000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26727.894938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26727.894938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76564.841579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76564.841579                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73928.786301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73928.786301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73928.786301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73928.786301                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126519                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.919294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4165102.373563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.919294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911600                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911600                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455278                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455278                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455278                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           348                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          348                       # number of overall misses
system.cpu.icache.overall_misses::total           348                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     93207000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93207000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     93207000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93207000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     93207000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93207000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 267836.206897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 267836.206897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 267836.206897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 267836.206897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 267836.206897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 267836.206897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     92859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     92859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     92859000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92859000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 266836.206897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 266836.206897                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 266836.206897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 266836.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 266836.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 266836.206897                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.849294                       # Cycle average of tags in use
system.l2.tags.total_refs                   117483114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.681525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.810672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.038608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998950                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941575477                       # Number of tag accesses
system.l2.tags.data_accesses                941575477                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5650                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621992                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621992                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809275                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809275                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1684                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413464                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1415148                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415148                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1415148                       # number of overall hits
system.l2.overall_hits::total                 1415148                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797913                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797913                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18683                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711883                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712231                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                348                       # number of overall misses
system.l2.overall_misses::cpu.data            1711883                       # number of overall misses
system.l2.overall_misses::total               1712231                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3873357860000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3873357860000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10120645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10120645000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     92326000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92326000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63533220500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63533220500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      92326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   73653865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73746191500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     92326000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  73653865500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73746191500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621992                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621992                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607188                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127379                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127379                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917317                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547497                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547497                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 139339.879940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 139339.879940                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 541703.420222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 541703.420222                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 265304.597701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 265304.597701                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37522.572939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37522.572939                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 265304.597701                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 43025.058079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43070.234974                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 265304.597701                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 43025.058079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43070.234974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17056                       # number of writebacks
system.l2.writebacks::total                     17056                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797913                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18683                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693200                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712231                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3595378730000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3595378730000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9933815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9933815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     88846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46601220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46601220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     88846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  56535035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56623881500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     88846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  56535035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56623881500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547497                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 129339.879940                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 129339.879940                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 531703.420222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 531703.420222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 255304.597701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 255304.597701                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27522.572939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27522.572939                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 255304.597701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 33025.058079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33070.234974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 255304.597701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 33025.058079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33070.234974                       # average overall mshr miss latency
system.l2.replacements                        1708501                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14162.584907                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029327                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17447                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3383.351121                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        146.708250                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14015.876657                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008954                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855461                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864416                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16310                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236134755                       # Number of tag accesses
system.l3.tags.data_accesses                236134755                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17056                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17056                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810961                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810961                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905472                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905472                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693092                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693092                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693092                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693092                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693092                       # number of overall hits
system.l3.overall_hits::total                 1693092                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894133                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894133                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16991                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16991                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          108                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             456                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17099                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17447                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                348                       # number of overall misses
system.l3.overall_misses::cpu.data              17099                       # number of overall misses
system.l3.overall_misses::total                 17447                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3060382341000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3060382341000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9507360000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9507360000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     85018000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     40002500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    125020500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      85018000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9547362500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9632380500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     85018000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9547362500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9632380500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17056                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17056                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810961                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810961                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799605                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799605                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693548                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710191                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710539                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710191                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710539                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000269                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009998                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010200                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009998                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010200                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 220264.362015                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 220264.362015                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 559552.704373                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 559552.704373                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 244304.597701                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 370393.518519                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 274167.763158                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 244304.597701                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 558357.944909                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 552093.798361                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 244304.597701                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 558357.944909                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 552093.798361                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  743                       # number of writebacks
system.l3.writebacks::total                       743                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894133                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894133                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16991                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16991                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          456                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17099                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17447                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17099                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17447                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2838076213000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2838076213000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9235504000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9235504000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     79450000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     38274500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    117724500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     79450000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9273778500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9353228500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     79450000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9273778500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9353228500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010200                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010200                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 204264.362015                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 204264.362015                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 543552.704373                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 543552.704373                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 228304.597701                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 354393.518519                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 258167.763158                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 228304.597701                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 542357.944909                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 536093.798361                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 228304.597701                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 542357.944909                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 536093.798361                       # average overall mshr miss latency
system.l3.replacements                           1063                       # number of replacements
system.membus.snoop_filter.tot_requests      13912362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          743                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905472                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894133                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           456                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891114368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891114368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891114368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911580                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95049430500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88701500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41716997                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41716997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338425                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812634                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176216949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760299072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760323776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43425997                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670990848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102160564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443567     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41716997     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102160564                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114369238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            522000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494140500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6230724588000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693548                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17799                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716433                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691486                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799605                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799605                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693548                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88539471                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890467584                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906535                       # Total snoops (count)
system.tol3bus.snoopTraffic                 889997760                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45124901                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308179                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461741                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218366     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906535     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45124901                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57342680500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16465611000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
