// Seed: 2522948668
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3
);
  reg id_5 = 1;
  assign id_5 = !id_3;
  always id_5 <= #1 1'b0;
  assign id_5 = id_5;
  wire id_6;
  wire id_7;
  initial id_6 = id_6;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply0 id_2,
    output supply0 id_3
    , id_16,
    input wand id_4,
    output uwire id_5,
    output tri0 id_6
    , id_17,
    output supply0 id_7,
    output tri0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    output wand id_12,
    input wand id_13,
    input supply1 id_14
);
  id_18(
      .id_0(id_8), .id_1(1), .id_2(id_17), .product(id_6), .id_3(id_12)
  );
  wire id_19;
  module_0(
      id_4, id_10, id_6, id_9
  );
endmodule
