--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=3 LPM_WIDTH=2 data enable eq
--VERSION_BEGIN 15.1 cbx_cycloneii 2015:10:14:18:59:15:SJ cbx_lpm_add_sub 2015:10:14:18:59:15:SJ cbx_lpm_compare 2015:10:14:18:59:15:SJ cbx_lpm_decode 2015:10:14:18:59:15:SJ cbx_mgl 2015:10:21:19:02:34:SJ cbx_nadder 2015:10:14:18:59:15:SJ cbx_stratix 2015:10:14:18:59:15:SJ cbx_stratixii 2015:10:14:18:59:15:SJ  VERSION_END


-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, the Altera Quartus Prime License Agreement,
--  the Altera MegaCore Function License Agreement, or other 
--  applicable license agreement, including, without limitation, 
--  that your use is for the sole purpose of programming logic 
--  devices manufactured by Altera and sold by Altera or its 
--  authorized distributors.  Please refer to the applicable 
--  agreement for further details.



--synthesis_resources = lut 4 
SUBDESIGN decode_lsa
( 
	data[1..0]	:	input;
	enable	:	input;
	eq[2..0]	:	output;
) 
VARIABLE 
	data_wire[1..0]	: WIRE;
	enable_wire	: WIRE;
	eq_node[2..0]	: WIRE;
	eq_wire[3..0]	: WIRE;
	w_anode324w[2..0]	: WIRE;
	w_anode337w[2..0]	: WIRE;
	w_anode345w[2..0]	: WIRE;
	w_anode353w[2..0]	: WIRE;

BEGIN 
	data_wire[] = data[];
	enable_wire = enable;
	eq[] = eq_node[];
	eq_node[2..0] = eq_wire[2..0];
	eq_wire[] = ( w_anode353w[2..2], w_anode345w[2..2], w_anode337w[2..2], w_anode324w[2..2]);
	w_anode324w[] = ( (w_anode324w[1..1] & (! data_wire[1..1])), (w_anode324w[0..0] & (! data_wire[0..0])), enable_wire);
	w_anode337w[] = ( (w_anode337w[1..1] & (! data_wire[1..1])), (w_anode337w[0..0] & data_wire[0..0]), enable_wire);
	w_anode345w[] = ( (w_anode345w[1..1] & data_wire[1..1]), (w_anode345w[0..0] & (! data_wire[0..0])), enable_wire);
	w_anode353w[] = ( (w_anode353w[1..1] & data_wire[1..1]), (w_anode353w[0..0] & data_wire[0..0]), enable_wire);
END;
--VALID FILE
