# MIPS Single cycle processor
As part of computer architicture end of course project, using verilog:  a single cycle **MIPS** has been implemented.
