vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\COUNTDOWNPROJECT_FINAL\encoder_kyencoder.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\COUNTDOWNPROJECT_FINAL\diplay_tm1637.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\COUNTDOWNPROJECT_FINAL\clock_enable.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\COUNTDOWNPROJECT_FINAL\top_c.vhd"
