#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri May 27 22:22:11 2022
# Process ID: 23720
# Current directory: D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth
# Command line: vivado.exe -log DataMemFourSetCache01.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DataMemFourSetCache01.tcl
# Log file: D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/DataMemFourSetCache01.vds
# Journal file: D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth\vivado.jou
# Running On: LAPTOP-TDKNUURL, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
source DataMemFourSetCache01.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.srcs/utils_1/imports/Cache01Synth/DataMemFourSetCache01.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.srcs/utils_1/imports/Cache01Synth/DataMemFourSetCache01.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DataMemFourSetCache01 -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.773 ; gain = 26.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataMemFourSetCache01' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/synth/DataMemCacheFourSetAssociative.v:13]
INFO: [Synth 8-6157] synthesizing module 'DataMemCacheFourSetAssociative_blk_mem_gen_0_0' [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/.Xil/Vivado-23720-LAPTOP-TDKNUURL/realtime/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMemCacheFourSetAssociative_blk_mem_gen_0_0' (1#1) [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/.Xil/Vivado-23720-LAPTOP-TDKNUURL/realtime/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMemCacheFourSetAssociative' (2#1) [D:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/synth/DataMemCacheFourSetAssociative.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'addrb_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'addra_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'addrb_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:113]
WARNING: [Synth 8-689] width (32) of port connection 'addra_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:119]
WARNING: [Synth 8-689] width (32) of port connection 'addrb_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:128]
WARNING: [Synth 8-689] width (32) of port connection 'addra_0' does not match port width (4) of module 'DataMemCacheFourSetAssociative' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:134]
INFO: [Synth 8-6157] synthesizing module 'MemCacheData' [D:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/synth/MemCacheData.v:13]
INFO: [Synth 8-6157] synthesizing module 'MemCacheData_dist_mem_gen_0_1' [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/.Xil/Vivado-23720-LAPTOP-TDKNUURL/realtime/MemCacheData_dist_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemCacheData_dist_mem_gen_0_1' (3#1) [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/.Xil/Vivado-23720-LAPTOP-TDKNUURL/realtime/MemCacheData_dist_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemCacheData' (4#1) [D:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/synth/MemCacheData.v:13]
WARNING: [Synth 8-689] width (11) of port connection 'a_0' does not match port width (9) of module 'MemCacheData' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:170]
WARNING: [Synth 8-689] width (32) of port connection 'a_0' does not match port width (9) of module 'MemCacheData' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:179]
WARNING: [Synth 8-689] width (32) of port connection 'a_0' does not match port width (9) of module 'MemCacheData' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:188]
WARNING: [Synth 8-689] width (32) of port connection 'a_0' does not match port width (9) of module 'MemCacheData' [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:197]
INFO: [Synth 8-6155] done synthesizing module 'DataMemFourSetCache01' (5#1) [D:/Git/SimpleCPU/Module/Cache/DataMemFourSetCache01.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.266 ; gain = 90.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.266 ; gain = 90.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.266 ; gain = 90.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1475.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_01/dist_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_01/dist_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_02/dist_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_02/dist_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_03/dist_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_03/dist_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_04/dist_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1_in_context.xdc] for cell 'memcacheData_04/dist_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache01/blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache01/blk_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache02/blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache02/blk_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache03/blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache03/blk_mem_gen_0'
Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache04/blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0_in_context.xdc] for cell 'u_datamem_cache04/blk_mem_gen_0'
Parsing XDC File [D:/Git/SimpleCPU/Constraints/Cache01.xdc]
Finished Parsing XDC File [D:/Git/SimpleCPU/Constraints/Cache01.xdc]
Parsing XDC File [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/dont_touch.xdc]
Finished Parsing XDC File [D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1564.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1564.305 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_01/dist_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_02/dist_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_03/dist_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memcacheData_04/dist_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache01/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache02/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache03/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_datamem_cache04/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
WARNING: [Synth 8-7032] RAM "PointerTree_reg" have possible Byte Write pattern, however the data width (3) is not multiple of supported byte widths of 8 or 9 .
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 36    
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+-----------------+-----------+----------------------+---------------+
|Module Name           | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+-----------------+-----------+----------------------+---------------+
|DataMemFourSetCache01 | PointerTree_reg | Implied   | 4 x 3                | RAM16X1S x 3  | 
+----------------------+-----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1564.305 ; gain = 179.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.066 ; gain = 288.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------+-----------------+-----------+----------------------+---------------+
|Module Name           | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+-----------------+-----------+----------------------+---------------+
|DataMemFourSetCache01 | PointerTree_reg | Implied   | 4 x 3                | RAM16X1S x 3  | 
+----------------------+-----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |DataMemCacheFourSetAssociative_blk_mem_gen_0_0 |         4|
|2     |MemCacheData_dist_mem_gen_0_1                  |         4|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |DataMemCacheFourSetAssociative_blk_mem_gen_0   |     1|
|2     |DataMemCacheFourSetAssociative_blk_mem_gen_0_0 |     3|
|5     |MemCacheData_dist_mem_gen_0                    |     1|
|6     |MemCacheData_dist_mem_gen_0_1                  |     3|
|9     |BUFG                                           |     1|
|10    |LUT1                                           |   131|
|11    |LUT2                                           |    12|
|12    |LUT3                                           |    41|
|13    |LUT4                                           |   152|
|14    |LUT5                                           |    42|
|15    |LUT6                                           |   470|
|16    |RAM16X1S                                       |     3|
|17    |IBUF                                           |    44|
|18    |OBUF                                           |    33|
+------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1674.133 ; gain = 289.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1674.133 ; gain = 200.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.133 ; gain = 289.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1685.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1697.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 3 instances

Synth Design complete, checksum: b838f6fc
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1697.113 ; gain = 312.324
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Synth/DataMemFourSetCache01.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DataMemFourSetCache01_utilization_synth.rpt -pb DataMemFourSetCache01_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 22:23:09 2022...
