INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../clock_generator-tb.cpp in debug mode
   Compiling ../../../clock_generator.cpp in debug mode
   Generating csim.exe
 
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 0
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 1
 slow_clock_tmp = 0
 
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
