{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556558282417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556558282425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 18:18:02 2019 " "Processing started: Mon Apr 29 18:18:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556558282425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558282425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558282425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556558283619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556558283619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.v 1 1 " "Found 1 design units, including 1 entities, in source file lu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LU " "Found entity 1: LU" {  } { { "LU.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/LU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.v 1 1 " "Found 1 design units, including 1 entities, in source file au.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU " "Found entity 1: AU" {  } { { "AU.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/AU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/OneBitFullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4way4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4way4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way4 " "Found entity 1: Mux4Way4" {  } { { "Mux4Way4.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/Mux4Way4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2way4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way4 " "Found entity 1: Mux2Way4" {  } { { "Mux2Way4.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/Mux2Way4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitfulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitFullAdder " "Found entity 1: FourBitFullAdder" {  } { { "FourBitFullAdder.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/FourBitFullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtypeff4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file dtypeff4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTypeFF4Bit " "Found entity 1: DTypeFF4Bit" {  } { { "DTypeFF4Bit.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/DTypeFF4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295347 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic ALU.v(70) " "Verilog HDL Declaration warning at ALU.v(70): \"logic\" is SystemVerilog-2005 keyword" {  } { { "ALU.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/ALU.v" 70 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1556558295354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556558295355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558295355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556558295410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:rega " "Elaborating entity \"Register\" for hierarchy \"Register:rega\"" {  } { { "ALU.v" "rega" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTypeFF4Bit Register:rega\|DTypeFF4Bit:dTypeFF " "Elaborating entity \"DTypeFF4Bit\" for hierarchy \"Register:rega\|DTypeFF4Bit:dTypeFF\"" {  } { { "Register.v" "dTypeFF" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/Register.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way4 Register:rega\|Mux2Way4:mux " "Elaborating entity \"Mux2Way4\" for hierarchy \"Register:rega\|Mux2Way4:mux\"" {  } { { "Register.v" "mux" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/Register.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU AU:arithmitic " "Elaborating entity \"AU\" for hierarchy \"AU:arithmitic\"" {  } { { "ALU.v" "arithmitic" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/ALU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitFullAdder AU:arithmitic\|FourBitFullAdder:add " "Elaborating entity \"FourBitFullAdder\" for hierarchy \"AU:arithmitic\|FourBitFullAdder:add\"" {  } { { "AU.v" "add" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/AU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder AU:arithmitic\|FourBitFullAdder:add\|OneBitFullAdder:b0 " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"AU:arithmitic\|FourBitFullAdder:add\|OneBitFullAdder:b0\"" {  } { { "FourBitFullAdder.v" "b0" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/FourBitFullAdder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU LU:logic " "Elaborating entity \"LU\" for hierarchy \"LU:logic\"" {  } { { "ALU.v" "logic" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/ALU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4Way4 LU:logic\|Mux4Way4:luMux " "Elaborating entity \"Mux4Way4\" for hierarchy \"LU:logic\|Mux4Way4:luMux\"" {  } { { "LU.v" "luMux" { Text "C:/Temp/QuartusProjects/Bonous Lab/ALU/LU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558295458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556558296212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556558296848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556558296848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556558296932 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556558296932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556558296932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556558296932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556558296963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 18:18:16 2019 " "Processing ended: Mon Apr 29 18:18:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556558296963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556558296963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556558296963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556558296963 ""}
