[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0227] LEF file: array_tile_ins_delay.lef, created 1 library cells
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 280 components and 1678 component-terminals.
[INFO ODB-0133]     Created 2 nets and 281 connections.
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0011]  Clock net "clk" for macros has 2 sinks.
[INFO CTS-0011]  Clock net "clk_regs" for registers has 134 sinks.
[INFO CTS-0010]  Clock net "gclk1" has 144 sinks.
[INFO CTS-0008] TritonCTS found 3 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 2.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(5700, 50400), (106225, 135380)].
[INFO CTS-0024]  Normalized sink region: [(0.407143, 3.6), (7.5875, 9.67)].
[INFO CTS-0025]     Width:  7.1804.
[INFO CTS-0026]     Height: 6.0700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 1
    Sub-region size: 3.5902 X 6.0700
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 2.
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_regs.
[INFO CTS-0028]  Total number of sinks: 134.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(8930, 7170), (196650, 85570)].
[INFO CTS-0024]  Normalized sink region: [(0.637857, 0.512143), (14.0464, 6.11214)].
[INFO CTS-0025]     Width:  13.4086.
[INFO CTS-0026]     Height: 5.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 67
    Sub-region size: 6.7043 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 34
    Sub-region size: 6.7043 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 3.3521 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.3521 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 134.
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk1.
[INFO CTS-0028]  Total number of sinks: 144.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(8930, 96770), (196650, 172030)].
[INFO CTS-0024]  Normalized sink region: [(0.637857, 6.91214), (14.0464, 12.2879)].
[INFO CTS-0025]     Width:  13.4086.
[INFO CTS-0026]     Height: 5.3757.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 72
    Sub-region size: 6.7043 X 5.3757
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 36
    Sub-region size: 6.7043 X 2.6879
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 3.3521 X 2.6879
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.3521 X 1.3439
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 144.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:3, 8:2, 9:3, 10:2, 11:3..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:3, 8:3, 9:6, 10:1, 11:1, 12:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 2
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 121.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "clk_regs"
[INFO CTS-0099]  Sinks 147
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 13
[INFO CTS-0098] Clock net "gclk1"
[INFO CTS-0099]  Sinks 158
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 14
[INFO CTS-0033] Balancing latency for clock clk
[DEBUG CTS-insertion delay] new delay buffer delaybuf_0_clk is inserted at (51545 94115)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_1_clk is inserted at (46878 94115)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_2_clk is inserted at (42212 94115)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_3_clk is inserted at (37545 94115)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_4_clk is inserted at (32878 94115)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_5_clk is inserted at (101013 149105)
[DEBUG CTS-insertion delay] new delay buffer delaybuf_6_clk is inserted at (102026 98350)
[INFO CTS-0036]  inserted 7 delay buffers
[INFO CTS-0037] Total number of delay buffers: 7
