{
  "Top": "vip1_m",
  "RtlTop": "vip1_m",
  "PcoreTop": "vip1_m_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1233604",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "vip1_m",
    "Version": "1.0",
    "DisplayName": "Vip1_m",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/vip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d640_A.vhd",
      "impl\/vhdl\/Loop_loop_height_pro.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_Loop_locud.vhd",
      "impl\/vhdl\/start_for_Mat2AXIdEe.vhd",
      "impl\/vhdl\/vip1_m_mul_mul_10bkb.vhd",
      "impl\/vhdl\/vip1_m.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w8_d640_A.v",
      "impl\/verilog\/Loop_loop_height_pro.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_Loop_locud.v",
      "impl\/verilog\/start_for_Mat2AXIdEe.v",
      "impl\/verilog\/vip1_m_mul_mul_10bkb.v",
      "impl\/verilog\/vip1_m.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/AXIvideo2Mat.v",
      "impl\/verilog.pcore\/fifo_w8_d1_A.v",
      "impl\/verilog.pcore\/fifo_w8_d640_A.v",
      "impl\/verilog.pcore\/Loop_loop_height_pro.v",
      "impl\/verilog.pcore\/Mat2AXIvideo.v",
      "impl\/verilog.pcore\/start_for_Loop_locud.v",
      "impl\/verilog.pcore\/start_for_Mat2AXIdEe.v",
      "impl\/verilog.pcore\/vip1_m.v",
      "impl\/verilog.pcore\/vip1_m_ap_rst_n_if.v",
      "impl\/verilog.pcore\/vip1_m_CONTROL_BUS_if.v",
      "impl\/verilog.pcore\/vip1_m_mul_mul_10bkb.v",
      "impl\/verilog.pcore\/vip1_m_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/data\/vip1_m_top.mdd",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/data\/vip1_m_top.tcl",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/xvip1_m.c",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/xvip1_m.h",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/xvip1_m_hw.h",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/xvip1_m_linux.c",
      "impl\/misc\/drivers\/vip1_m_v1_0\/vip1_m_top_v1_0\/src\/xvip1_m_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "src_axi0 dst_axi",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst_axi": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axi",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "src_axi0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axi0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    }
  },
  "PcoreInterfaces": {
    "S_AXI_CONTROL_BUS": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "4",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "S_AXI_CONTROL_BUS src_axi0 dst_axi",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "dst_axi": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axi",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "is_pcore_adaptor": "1"
    },
    "src_axi0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axi0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "src_axi0_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_axi0_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_axi0_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_axi0_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axi0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_axi_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "src_axi0_V_data_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_keep_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_strb_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_user_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_last_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_id_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "src_axi0_V_dest_V": {
      "interfaceRef": "src_axi0",
      "dir": "in"
    },
    "dst_axi_V_data_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_keep_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_strb_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_user_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_last_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_id_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axi_V_dest_V": {
      "interfaceRef": "dst_axi",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "vip1_m",
      "Instances": [
        {
          "ModuleName": "Loop_loop_height_pro",
          "InstanceName": "Loop_loop_height_pro_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "310563",
          "LatencyAvg": "310563",
          "LatencyWorst": "310563",
          "PipelineII": "310563",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.40"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "480",
            "Latency": "310560",
            "PipelineII": "",
            "PipelineDepth": "647",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "640",
                "Latency": "641",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "213",
          "LUT": "552",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_loop_height_pro": {
        "Latency": {
          "LatencyBest": "1233601",
          "LatencyAvg": "1233601",
          "LatencyWorst": "1233601",
          "PipelineII": "1233601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.15"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "960",
            "Latency": "1233600",
            "PipelineII": "",
            "PipelineDepth": "1285",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1282",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "1",
          "FF": "574",
          "LUT": "1078"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1232641",
          "LatencyAvg": "1232641",
          "LatencyWorst": "1232641",
          "PipelineII": "1232641",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "960",
            "Latency": "1232640",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1281",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "119",
          "LUT": "458",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "vip1_m": {
        "Latency": {
          "LatencyBest": "1233604",
          "LatencyAvg": "1233604",
          "LatencyWorst": "1233604",
          "PipelineII": "1233602",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.15"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "1",
          "FF": "936",
          "LUT": "2216"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-16 08:57:33 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
