# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/dcc_delay_line.yaml'

props:
  cell_description: "AIB DCC DelayLine."
pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: b63
  - name: dlyin
    is_clock: True
  - name: "bk<63:0>"
    defaults:
      logic: SEQ
  - name: RSTb
  - name: iSE
  - name: CLKIN
  - name: iSI


inout_pins_defaults: {}
inout_pins: []

cond_defaults:
  b63: 0
  dlyin: 0
  "bk<63:0>": 0

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: a63
    func: ""
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: dlyin
        sense: positive_unate
        zero_delay: True
  - name: dlyout
    func: "dlyin"
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: dlyin
        sense: positive_unate
        data:
          cell_rise: &td_dlyline
            {tt_25_0p900_0p800: 200.0e-12}
          cell_fall: *td_dlyline
          rise_transition: 100.0e-12
          fall_transition: 100.0e-12

seq_timing:
  ctrl:
    tbm_cls: aib_ams.measurement.delay_line.dcc.ControlTimingTB
    flop_params:
      out_pin: dlyout
      clk_pin: dlyin
      ctrl_pin: "bk<63:0>"
      ctrl_code: 0
      setup_offset:
        {tt_25_0p900_0p800: -5.0e-10}
      hold_offset:
        {tt_25_0p900_0p800: 5.0e-10}
    delay_thres: .inf
    delay_inc: 4.0e-12
    c_load: 20.0e-15
    constraint_min_map:
      !!python/tuple [IN, True]: 200e-12
      !!python/tuple [IN, False]: -200e-12

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_guess: 5.0e-15
input_cap_range_scale: 0.2
