Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors