#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19042
#Hostname: WSJ
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Nov 11 23:11:03 2021
Compiling architecture definition.
W: Verilog-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 2)] Empty port in module declaration


Process "Compile" started.
Current time: Thu Nov 11 23:11:11 2021
Compiling architecture definition.
Analyzing project file 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v(line number: 27)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ex.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ex.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ex.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 49)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_buf.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/tinyriscv.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/tinyriscv.v(line number: 6)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v(line number: 7)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 8)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id_ex.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id_ex.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id_ex.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ctrl.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ctrl.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/spi.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/spi.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/if_id.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/if_id.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/if_id.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/div.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/div.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/div.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/ram.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/ram.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/csr_reg.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/csr_reg.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/pc_reg.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/pc_reg.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 23)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 48)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 52)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 83)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 90)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 91)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 92)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 93)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/regs.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/regs.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/regs.v(line number: 6)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/regs.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/rib.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/rib.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/rib.v(line number: 9)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/rib.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/gpio.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/gpio.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/gpio.v(line number: 7)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/timer.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/timer.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/timer.v(line number: 9)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 48)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 49)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/uart_debug.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/pwm.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/pwm.v
W: Public-4030: File 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/pwm.v(line number: 7)] Analyzing module pwm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/pwm.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/Desktop/key_filter.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/Desktop/key_filter.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/Desktop/key_filter.v(line number: 2)] Analyzing module key_filter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/Desktop/key_filter.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v(line number: 2)] Analyzing module bcd_8421 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/data_conv.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/data_conv.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/data_conv.v(line number: 1)] Analyzing module data_conver (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/data_conv.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/DHT22_driver.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/DHT22_driver.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/DHT22_driver.v(line number: 1)] Analyzing module DHT22_drive (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/DHT22_driver.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/HEX8.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/HEX8.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/HEX8.v(line number: 23)] Analyzing module HEX8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/HEX8.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/OLED_drive.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/OLED_drive.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/OLED_drive.v(line number: 2)] Analyzing module OLED_drive (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/OLED_drive.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v(line number: 1)] Analyzing module top_dht22 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/uart_tx.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/uart_tx.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/uart_tx.v(line number: 2)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/hc05_top.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/hc05_top.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/hc05_top.v(line number: 1)] Analyzing module hc05_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/hc05_top.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_rx.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_rx.v(line number: 20)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_tx.v
I: Verilog-0001: Analyzing file F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_tx.v
I: Verilog-0002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_tx.v(line number: 2)] Analyzing module uart_tx (library work)
W: Overwriting previous defined module uart_tx
Parsing done.
Executing : .rtl_analyze -include_path {F:/FPGA_Competition/my_riscv_soc_sim_11.11} F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_tx.v successfully.
 0.036417s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (128.7%)
Start rtl-elaborate.
I: Module "tinyriscv_soc_top" is set as top module.
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 8)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v(line number: 1)] Elaborating module top_dht22
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/DHT22_driver.v(line number: 1)] Elaborating module DHT22_drive
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/hc05_top.v(line number: 1)] Elaborating module hc05_top
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_tx.v(line number: 2)] Elaborating module uart_tx
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/uart/uart_rx.v(line number: 20)] Elaborating module uart_rx
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v(line number: 2)] Elaborating module bcd_8421
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/bcd_8421.v(line number: 2)] Elaborating module bcd_8421
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/data_conv.v(line number: 1)] Elaborating module data_conver
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/HEX8.v(line number: 23)] Elaborating module HEX8
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/OLED_drive.v(line number: 2)] Elaborating module OLED_drive
W: Verilog-2023: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v(line number: 120)] Give initial value 0 for the no drive pin rx in module instance
W: Verilog-2023: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/rtl/top_module.v(line number: 167)] Give initial value 0 for the no drive pin dot_disp in module instance
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/tinyriscv.v(line number: 6)] Elaborating module tinyriscv
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/regs.v(line number: 6)] Elaborating module regs
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/gen_dff.v(line number: 18)] Elaborating module gen_pipe_dff
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v(line number: 7)] Elaborating module clint
W: Verilog-2024: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/clint.v(line number: 7)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 49)] Elaborating module rom
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 66)] Net read_addr in module rom does not have a driver, tie it to 0
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/timer.v(line number: 9)] Elaborating module timer
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/uart.v(line number: 58)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/gpio.v(line number: 7)] Elaborating module gpio
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/pwm.v(line number: 7)] Elaborating module pwm
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/core/rib.v(line number: 9)] Elaborating module rib
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_driver.v(line number: 23)] Elaborating module jtag_driver
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_dm.v(line number: 27)] Elaborating module jtag_dm
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 60)] Net dm_op_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 61)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/debug/jtag_top.v(line number: 62)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2023: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 231)] Give initial value 0 for the no drive pin en in module instance
W: Verilog-2036: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 367)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 367)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 367)] Net m3_req_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 367)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 367)] Net s5_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2024: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 8)] Give an initial value for the no drive output pin spi_mosi in graph of sdm module tinyriscv_soc_top
W: Verilog-2024: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 8)] Give an initial value for the no drive output pin spi_ss in graph of sdm module tinyriscv_soc_top
W: Verilog-2024: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 8)] Give an initial value for the no drive output pin spi_clk in graph of sdm module tinyriscv_soc_top
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 59)] Net m1_data_i in module tinyriscv_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 61)] Net m1_req_i in module tinyriscv_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/soc/tinyriscv_soc_top.v(line number: 62)] Net m1_we_i in module tinyriscv_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.194343s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (96.5%)
Start rtl-prep.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[207]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[208]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[209]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[210]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[211]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[212]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[213]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[214]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[215]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[216]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[217]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[218]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[219]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[220]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[221]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[222]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[223]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[224]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[225]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[226]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[227]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[228]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[229]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[230]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[231]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[232]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[233]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[234]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[235]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[236]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[237]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[238]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[239]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[240]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[241]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[242]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[243]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[244]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[245]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[246]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[247]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[248]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[249]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[250]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[251]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[252]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[253]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[254]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[255]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[256]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[257]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[258]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[259]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[260]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[261]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[262]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[263]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[264]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[265]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[266]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[267]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[268]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[269]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[270]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[271]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[272]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[273]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[274]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[275]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[276]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[277]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[278]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[279]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[280]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[281]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[282]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[283]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[284]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[285]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[286]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[287]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[288]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[289]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[290]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[291]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[292]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[293]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[294]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[295]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[296]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[297]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[298]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[299]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[300]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[301]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[302]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[303]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[304]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[305]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[306]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[307]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[308]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[309]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[310]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[311]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[312]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[313]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[314]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[315]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[316]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[317]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[318]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[319]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[320]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[321]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[322]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[323]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[324]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[325]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[326]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[327]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[328]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[329]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[330]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[331]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[332]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[333]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[334]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[335]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[336]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[337]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[338]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[339]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[340]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[341]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[342]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[343]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[344]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[345]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[346]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[347]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[348]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[349]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[350]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[351]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[352]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[353]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[354]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[355]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[356]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[357]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[358]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[359]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[360]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[361]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[362]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[363]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[364]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[365]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[366]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[367]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[368]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[369]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[370]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[371]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[372]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[373]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[374]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[375]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[376]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[377]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[378]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[379]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[380]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[381]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[382]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[383]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[384]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[385]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[386]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[387]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[388]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[389]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[390]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[391]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[392]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[393]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[394]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[395]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[396]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[397]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[398]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[399]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[400]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[401]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[402]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[403]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[404]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[405]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[406]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[407]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[408]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[409]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[410]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[411]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[412]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[413]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[414]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[415]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[416]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[417]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[418]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[419]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[420]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[421]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[422]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[423]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[424]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[425]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[426]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[427]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[428]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[429]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[430]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[431]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[432]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[433]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[434]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[435]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[436]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[437]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[438]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[439]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[440]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[441]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[442]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[443]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[444]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[445]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[446]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[447]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[448]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[449]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[450]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[451]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[452]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[453]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[454]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[455]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[456]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[457]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[458]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[459]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[460]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[461]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[462]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[463]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[464]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[465]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[466]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[467]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[468]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[469]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[470]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[471]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[472]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[473]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[474]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[475]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[476]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[477]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[478]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[479]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[480]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[481]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[482]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[483]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[484]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[485]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[486]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[487]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[488]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[489]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[490]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[491]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[492]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[493]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[494]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[495]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[496]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[497]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[498]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[499]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[500]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[501]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[502]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[503]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[504]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[505]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[506]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[507]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[508]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[509]' in tinyriscv_soc_top.u_rom is un-driven.
W: Sdm-2003: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] The net 'ROM[510]' in tinyriscv_soc_top.u_rom is un-driven.
Executing : rtl-prep successfully.
 0.159785s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (97.8%)
Start rtl-infer.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[206], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[205], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[0], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[1], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[2], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[3], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[4], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[5], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[6], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[7], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[8], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[9], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[10], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[11], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[12], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[13], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[14], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[15], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[16], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[17], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[18], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[19], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[20], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[21], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[22], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[23], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[24], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[25], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[26], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[27], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[28], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[29], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[30], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[31], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[32], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[33], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[34], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[35], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[36], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[37], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[38], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[39], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[40], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[41], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[42], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[43], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[44], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[45], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[46], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[47], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[48], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[49], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[50], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[51], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[52], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[53], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[54], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[55], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[56], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[57], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[58], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[59], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[60], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[61], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[62], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[63], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[64], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[65], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[66], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[67], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[68], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[69], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[70], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[71], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[72], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[73], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[74], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[75], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[76], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[77], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[78], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[79], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[80], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[81], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[82], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[83], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[84], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[85], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[86], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[87], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[88], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[89], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[90], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[91], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[92], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[93], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[94], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[95], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[96], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[97], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[98], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[99], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[100], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[101], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[102], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[103], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[104], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[105], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[106], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[107], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[108], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[109], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[110], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[111], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[112], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[113], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[114], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[115], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[116], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[117], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[118], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[119], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[120], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[121], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[122], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[123], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[124], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[125], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[126], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[127], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[128], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[129], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[130], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[131], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[132], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[133], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[134], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[135], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[136], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[137], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[138], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[139], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[140], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[141], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[142], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[143], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[144], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[145], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[146], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[147], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[148], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[149], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[150], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[151], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[152], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[153], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[154], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[155], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[156], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[157], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[158], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[159], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[160], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[161], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[162], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[163], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[164], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[165], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[166], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[167], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[168], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[169], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[170], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[171], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[172], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[173], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[174], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[175], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[176], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[177], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[178], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[179], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[180], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[181], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[182], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[183], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[184], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[185], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[186], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[187], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[188], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[189], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[190], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[191], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[192], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[193], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[194], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[195], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[196], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[197], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[198], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[199], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[200], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[201], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[202], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[203], possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/source/perips/rom.v(line number: 64)] Latch is generated for signal ROM[204], possible missing assignment in an if or case statement.
I: Sdm-0001: Found Ram _ram, depth=256, width=32.
I: Sdm-0001: Found Ram regs_jtag, depth=32, width=32.
I: Sdm-0001: Found Ram regs_2, depth=32, width=32.
I: Sdm-0001: Found Ram regs_1, depth=32, width=32.
Executing : rtl-infer successfully.
 1.963734s wall, 0.968750s user + 0.968750s system = 1.937500s CPU (98.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.058236s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.3%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.277377s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.4%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N80 N218 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): 0xx
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): 1x1
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): x11
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N180 N190 N192 
S0(00001)-->S2(00100): 1xx
S0(00001)-->S2(00100): x1x
S0(00001)-->S3(01000): 001
S1(00010)-->S4(10000): xxx
S2(00100)-->S1(00010): xxx
S4(10000)-->S0(00001): xxx
S3(01000)-->S0(00001): xxx
S3(01000)-->S0(00001): xxx
S4(10000)-->S0(00001): xxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N249 rst tx_data_valid 
S0(0001)-->S1(0010): x11
S1(0010)-->S2(0100): x1x
S2(0100)-->S3(1000): 11x
S3(1000)-->S0(0001): xxx
S0(0001)-->S0(0001): x0x
S1(0010)-->S0(0001): x0x
S2(0100)-->S0(0001): x0x
S3(1000)-->S0(0001): x0x

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

Executing : FSM inference successfully.
 0.115748s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (94.5%)
Start sdm2adm.
I: Constant propagation done on N12 (bmsWIDEMUX).
I: Constant propagation done on N107 (bmsWIDEMUX).
I: Constant propagation done on N95_2 (bmsWIDEMUX).
I: Constant propagation done on csr_we_o_1 (bmsWIDEMUX).
I: Constant propagation done on N99 (bmsWIDEMUX).
I: Constant propagation done on N29 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N15 (bmsWIDEMUX).
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N29_1 (bmsREDAND).
Executing : sdm2adm successfully.
 0.436080s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.3%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 3.156 sec
Current time: Thu Nov 11 23:11:16 2021
Action compile: Peak memory pool usage is 101,265,408 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 11 23:11:16 2021
Compiling architecture definition.
Analyzing project file 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000}
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.fdc(line number: 35)] | Port spi_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_tinyriscv/u_div/state[3] u_tinyriscv/u_div/state[2] u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_rst[4:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
Executing : pre-mapping successfully.
 0.679326s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (98.9%)
Start mod-gen.
W: Public-4008: Instance 'u_id_ex/inst_addr_ff/qout_r[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/start_nedge' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/work_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/baud_cnt[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[26][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[27][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'top_dht22_inst/led_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[1] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[2] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[3] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[4] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[5] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[6] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[7] is reduced to constant 0.
W: Register uart_0/uart_rx[8] is reduced to constant 0.
W: Register uart_0/uart_rx[9] is reduced to constant 0.
W: Register uart_0/uart_rx[10] is reduced to constant 0.
W: Register uart_0/uart_rx[11] is reduced to constant 0.
W: Register uart_0/uart_rx[12] is reduced to constant 0.
W: Register uart_0/uart_rx[13] is reduced to constant 0.
W: Register uart_0/uart_rx[14] is reduced to constant 0.
W: Register uart_0/uart_rx[15] is reduced to constant 0.
W: Register uart_0/uart_rx[16] is reduced to constant 0.
W: Register uart_0/uart_rx[17] is reduced to constant 0.
W: Register uart_0/uart_rx[18] is reduced to constant 0.
W: Register uart_0/uart_rx[19] is reduced to constant 0.
W: Register uart_0/uart_rx[20] is reduced to constant 0.
W: Register uart_0/uart_rx[21] is reduced to constant 0.
W: Register uart_0/uart_rx[22] is reduced to constant 0.
W: Register uart_0/uart_rx[23] is reduced to constant 0.
W: Register uart_0/uart_rx[24] is reduced to constant 0.
W: Register uart_0/uart_rx[25] is reduced to constant 0.
W: Register uart_0/uart_rx[26] is reduced to constant 0.
W: Register uart_0/uart_rx[27] is reduced to constant 0.
W: Register uart_0/uart_rx[28] is reduced to constant 0.
W: Register uart_0/uart_rx[29] is reduced to constant 0.
W: Register uart_0/uart_rx[30] is reduced to constant 0.
W: Register uart_0/uart_rx[31] is reduced to constant 0.
W: Register u_pwm/hum_flag[1] is reduced to constant 0.
W: Register u_pwm/hum_flag[2] is reduced to constant 0.
W: Register u_pwm/hum_flag[3] is reduced to constant 0.
W: Register u_pwm/hum_flag[4] is reduced to constant 0.
W: Register u_pwm/hum_flag[5] is reduced to constant 0.
W: Register u_pwm/hum_flag[6] is reduced to constant 0.
W: Register u_pwm/hum_flag[7] is reduced to constant 0.
W: Register u_pwm/hum_flag[8] is reduced to constant 0.
W: Register u_pwm/hum_flag[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 1.416928s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (97.0%)
Start logic-optimization.
I: Removed bmsWIDEMUX inst u_tinyriscv/u_ex/reg_wdata_18 that is redundant to u_tinyriscv/u_ex/N295_7
I: Removed bmsWIDEMUX inst u_tinyriscv/u_ex/reg_wdata_19 that is redundant to u_tinyriscv/u_ex/N295_8
Executing : logic-optimization successfully.
 18.442140s wall, 16.796875s user + 1.359375s system = 18.156250s CPU (98.4%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/inst_ff/qout_r[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[9] that is redundant to u_tinyriscv/u_clint/waddr_o[8]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/we_o that is redundant to u_tinyriscv/u_clint/waddr_o[8]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[21] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[22] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[23] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[24] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[25] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[26] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[27] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[28] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[29] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[30] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_R inst u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[31] that is redundant to u_tinyriscv/u_id_ex/op2_jump_ff/qout_r[20]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[31] that is redundant to u_tinyriscv/u_clint/cause[2]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[5] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[6] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[7] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[8] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[9] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[10] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[11] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[12] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[13] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[14] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[15] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[16] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[17] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[18] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[19] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[20] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[21] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[22] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[23] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[24] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[25] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[26] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[27] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[28] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[29] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[30] that is redundant to u_tinyriscv/u_clint/cause[4]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[3] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[4] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[5] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[7] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[10] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[11] that is redundant to u_tinyriscv/u_clint/waddr_o[2]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_R inst u_tinyriscv/u_clint/waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst u_tinyriscv/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_RE inst u_tinyriscv/u_div/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 0.723622s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 59.022843s wall, 57.078125s user + 1.109375s system = 58.187500s CPU (98.6%)
Start tech-optimization.
Executing : tech-optimization successfully.
 1.190530s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (98.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.548462s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.7%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      70 uses
GTP_DFF_C                   164 uses
GTP_DFF_CE                  646 uses
GTP_DFF_E                    85 uses
GTP_DFF_P                    10 uses
GTP_DFF_PE                   10 uses
GTP_DFF_R                   488 uses
GTP_DFF_RE                  758 uses
GTP_DFF_SE                    8 uses
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     48 uses
GTP_LUT2                    426 uses
GTP_LUT3                    450 uses
GTP_LUT4                    708 uses
GTP_LUT5                   1696 uses
GTP_LUT5CARRY               841 uses
GTP_LUT5M                  1982 uses
GTP_MUX2LUT6                487 uses
GTP_MUX2LUT7                 33 uses
GTP_RAM16X1DP               192 uses
GTP_RAM16X1SP               512 uses
GTP_ROM32X1                   1 use

I/O ports: 34
GTP_INBUF                   7 uses
GTP_IOBUF                  11 uses
GTP_OUTBUF                 13 uses
GTP_OUTBUFT                 3 uses

Mapping Summary:
Total LUTs: 6856 of 17536 (39.10%)
	LUTs as dram: 704 of 4440 (15.86%)
	LUTs as logic: 6152
Total Registers: 2239 of 26304 (8.51%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 34 of 240 (14.17%)


Number of unique control sets : 82
  CLK(nt_clk)                                      : 70
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CE(top_dht22_inst.DHT22_drive_inst.N241)      : 1
  CLK(nt_clk), CE(uart_0.N364)                     : 4
  CLK(nt_clk), CE(uart_0.N351)                     : 8
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CE(top_dht22_inst.DHT22_drive_inst.N234)      : 32
  CLK(nt_jtag_TCK), CE(u_jtag_top.u_jtag_driver.N231)    : 40
  CLK(top_dht22_inst.HEX8_inst.clk_1k), CP(~nt_rst)      : 8
      CLK(top_dht22_inst.HEX8_inst.clk_1k), C(~nt_rst)   : 7
      CLK(top_dht22_inst.HEX8_inst.clk_1k), P(~nt_rst)   : 1
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), CP(~nt_rst)           : 29
      CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst)  : 27
      CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), P(~nt_rst)  : 2
  CLK(nt_jtag_TCK), CP(~nt_rst)                    : 30
      CLK(nt_jtag_TCK), C(~nt_rst)                 : 26
      CLK(nt_jtag_TCK), P(~nt_rst)                 : 4
  CLK(nt_clk), CP(~nt_rst)                         : 107
      CLK(nt_clk), C(~nt_rst)                      : 104
      CLK(nt_clk), P(~nt_rst)                      : 3
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst), CE(top_dht22_inst.DHT22_drive_inst.N181)      : 3
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.N112)       : 4
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.hc05_top_inst.uart_tx_inst.N121)    : 4
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.OLED_drive_inst.sck_pluse)    : 5
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N147)    : 5
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N147)    : 5
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N387)       : 5
  CLK(nt_clk), CP(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)      : 7
      CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)   : 1
      CLK(nt_clk), P(~nt_rst), CE(u_jtag_top.u_jtag_dm.N349)   : 6
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N152)    : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N97)     : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N152)    : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N97)     : 12
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst0.N155)    : 16
  CLK(nt_clk), C(~nt_rst), CE(top_dht22_inst.bcd_8421_inst1.N155)    : 16
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N307)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N337)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N373)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N396)       : 32
  CLK(nt_clk), CP(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)      : 32
      CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)   : 28
      CLK(nt_clk), P(~nt_rst), CE(u_jtag_top.u_jtag_dm.N419)   : 4
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N431)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N448)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.N455)       : 32
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.tx.N70)     : 38
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.rx_valid)      : 38
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.rx.N52)  : 39
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.N233)    : 40
  CLK(nt_jtag_TCK), C(~nt_rst), CE(u_jtag_top.u_jtag_driver.tx.N70)  : 40
  CLK(nt_clk), C(~nt_rst), CE(u_jtag_top.u_jtag_dm.rx.N52)     : 41
  CLK(top_dht22_inst.DHT22_drive_inst.clk_1m), C(~nt_rst), CE(top_dht22_inst.DHT22_drive_inst.N247)      : 46
  CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.N266)    : 1
  CLK(nt_clk), R(u_pwm.N48)                        : 2
  CLK(nt_clk), R(u_pwm.N126)                       : 6
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.csr_waddr_ff._N13)  : 12
  CLK(nt_clk), R(uart_0._N8)                       : 16
  CLK(nt_clk), R(timer_0._N0)                      : 32
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.reg1_rdata_ff._N11)       : 32
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.reg2_rdata_ff._N12)       : 32
  CLK(nt_clk), R(~nt_rst)                          : 168
  CLK(nt_clk), R(u_tinyriscv.u_id_ex.op1_ff.N1)    : 187
  CLK(nt_clk), R(_N22568), CE(uart_0.N386)         : 4
  CLK(nt_clk), R(uart_0.N416), CE(uart_0.N404)     : 4
  CLK(nt_clk), RS(~nt_rst), CE(u_tinyriscv.u_div.N223)         : 4
      CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N223)      : 3
      CLK(nt_clk), S(~nt_rst), CE(u_tinyriscv.u_div.N223)      : 1
  CLK(nt_clk), RS(~nt_rst), CE(u_tinyriscv.u_clint.N205)       : 5
      CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_clint.N205)    : 4
      CLK(nt_clk), S(~nt_rst), CE(u_tinyriscv.u_clint.N205)    : 1
  CLK(~nt_jtag_TCK), RS(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 1
  CLK(nt_clk), R(u_tinyriscv.u_div.N258), CE(u_tinyriscv.u_div.N217)       : 8
  CLK(nt_clk), R(uart_0.N444), CE(uart_0.N425)     : 8
  CLK(nt_clk), R(~nt_rst), CE(uart_0.N333)         : 8
  CLK(nt_clk), R(u_pwm.N128), CE(u_pwm.N110)       : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N116)          : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N120)          : 10
  CLK(nt_clk), R(~nt_rst), CE(u_pwm.N123)          : 10
  CLK(nt_clk), R(uart_0.N371), CE(~uart_0.state_0)       : 16
  CLK(nt_clk), R(~nt_rst), CE(gpio_0.N127)         : 22
  CLK(nt_clk), R(~nt_rst), CE(timer_0.N101)        : 30
  CLK(nt_clk), R(u_tinyriscv.u_pc_reg.N2), CE(u_tinyriscv.u_pc_reg.N16)    : 32
  CLK(nt_clk), R(~nt_rst), CE(gpio_0.N131)         : 32
  CLK(nt_clk), R(~nt_rst), CE(timer_0.N105)        : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N204)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N213)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N222)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N231)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N240)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_csr_reg.N249)      : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N249)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N270)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N275)    : 32
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N281)    : 32
  CLK(nt_clk), R(~nt_rst), CE(uart_0.N327)         : 32
  CLK(nt_clk), RS(~nt_rst), CE(uart_0.N335)        : 32
      CLK(nt_clk), R(~nt_rst), CE(uart_0.N335)     : 27
      CLK(nt_clk), S(~nt_rst), CE(uart_0.N335)     : 5
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N230)    : 33
  CLK(nt_clk), R(~nt_rst), CE(_N22589)             : 36
  CLK(nt_clk), R(~nt_rst), CE(u_tinyriscv.u_div.N243)    : 63


Number of DFF:CE Signals : 67
  top_dht22_inst.DHT22_drive_inst.N241(from GTP_LUT5:Z)  : 1
  top_dht22_inst.DHT22_drive_inst.N181(from GTP_LUT4:Z)  : 3
  top_dht22_inst.N112(from GTP_LUT5:Z)             : 4
  top_dht22_inst.hc05_top_inst.uart_tx_inst.N121(from GTP_LUT3:Z)    : 4
  u_tinyriscv.u_div.N223(from GTP_LUT5:Z)          : 4
  uart_0.N364(from GTP_LUT5M:Z)                    : 4
  uart_0.N386(from GTP_LUT4:Z)                     : 4
  uart_0.N404(from GTP_LUT2:Z)                     : 4
  top_dht22_inst.OLED_drive_inst.sck_pluse(from GTP_LUT2:Z)    : 5
  top_dht22_inst.bcd_8421_inst0.N147(from GTP_DFF_C:Q)   : 5
  top_dht22_inst.bcd_8421_inst1.N147(from GTP_DFF_C:Q)   : 5
  u_jtag_top.u_jtag_dm.N387(from GTP_LUT5:Z)       : 5
  u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)     : 5
  u_tinyriscv.u_clint.N205(from GTP_LUT5:Z)        : 5
  u_jtag_top.u_jtag_dm.N349(from GTP_LUT5:Z)       : 7
  u_tinyriscv.u_div.N217(from GTP_LUT3:Z)          : 8
  uart_0.N333(from GTP_LUT3:Z)                     : 8
  uart_0.N351(from GTP_LUT2:Z)                     : 8
  uart_0.N425(from GTP_LUT5:Z)                     : 8
  u_pwm.N110(from GTP_LUT5:Z)                      : 10
  u_pwm.N116(from GTP_LUT4:Z)                      : 10
  u_pwm.N120(from GTP_LUT4:Z)                      : 10
  u_pwm.N123(from GTP_LUT4:Z)                      : 10
  top_dht22_inst.bcd_8421_inst0.N152(from GTP_LUT5:Z)    : 12
  top_dht22_inst.bcd_8421_inst0.N97(from GTP_LUT5:Z)     : 12
  top_dht22_inst.bcd_8421_inst1.N152(from GTP_LUT5:Z)    : 12
  top_dht22_inst.bcd_8421_inst1.N97(from GTP_LUT5:Z)     : 12
  top_dht22_inst.bcd_8421_inst0.N155(from GTP_LUT3:Z)    : 16
  top_dht22_inst.bcd_8421_inst1.N155(from GTP_LUT3:Z)    : 16
  ~uart_0.state_0(from GTP_INV:Z)                  : 16
  gpio_0.N127(from GTP_LUT5:Z)                     : 22
  timer_0.N101(from GTP_LUT3:Z)                    : 30
  gpio_0.N131(from GTP_LUT5:Z)                     : 32
  timer_0.N105(from GTP_LUT3:Z)                    : 32
  top_dht22_inst.DHT22_drive_inst.N234(from GTP_LUT3:Z)  : 32
  u_jtag_top.u_jtag_dm.N307(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N337(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N396(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N419(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N431(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N448(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N455(from GTP_LUT3:Z)       : 32
  u_tinyriscv.u_csr_reg.N204(from GTP_LUT3:Z)      : 32
  u_tinyriscv.u_csr_reg.N213(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N222(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N231(from GTP_LUT3:Z)      : 32
  u_tinyriscv.u_csr_reg.N240(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_csr_reg.N249(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_div.N249(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_div.N270(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_div.N275(from GTP_LUT2:Z)          : 32
  u_tinyriscv.u_div.N281(from GTP_LUT5:Z)          : 32
  u_tinyriscv.u_pc_reg.N16(from GTP_LUT4:Z)        : 32
  uart_0.N327(from GTP_LUT5:Z)                     : 32
  uart_0.N335(from GTP_LUT5:Z)                     : 32
  u_tinyriscv.u_div.N230(from GTP_LUT5M:Z)         : 33
  _N22589(from GTP_LUT3:Z)                         : 36
  u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)     : 38
  u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)   : 38
  u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)       : 39
  u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)   : 40
  u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)   : 40
  u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)       : 40
  u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)     : 41
  top_dht22_inst.DHT22_drive_inst.N247(from GTP_LUT5:Z)  : 46
  u_tinyriscv.u_div.N243(from GTP_LUT4:Z)          : 63

Number of DFF:CLK Signals : 5
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  top_dht22_inst.HEX8_inst.clk_1k(from GTP_DFF_C:Q)      : 8
  top_dht22_inst.DHT22_drive_inst.clk_1m(from GTP_DFF_C:Q)     : 111
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  nt_clk(from GTP_INBUF:O)                         : 1887

Number of DFF:CP Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 830

Number of DFF:RS Signals : 18
  u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)   : 1
  u_pwm.N48(from GTP_LUT2:Z)                       : 2
  _N22568(from GTP_LUT3:Z)                         : 4
  uart_0.N416(from GTP_LUT4:Z)                     : 4
  u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)      : 5
  u_pwm.N126(from GTP_LUT4:Z)                      : 6
  u_tinyriscv.u_div.N258(from GTP_LUT4:Z)          : 8
  uart_0.N444(from GTP_LUT2:Z)                     : 8
  u_pwm.N128(from GTP_LUT3:Z)                      : 10
  u_tinyriscv.u_id_ex.csr_waddr_ff._N13(from GTP_LUT5:Z)       : 12
  uart_0.N371(from GTP_LUT4:Z)                     : 16
  uart_0._N8(from GTP_LUT3:Z)                      : 16
  timer_0._N0(from GTP_LUT3:Z)                     : 32
  u_tinyriscv.u_id_ex.reg1_rdata_ff._N11(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_id_ex.reg2_rdata_ff._N12(from GTP_LUT5:Z)      : 32
  u_tinyriscv.u_pc_reg.N2(from GTP_LUT2:Z)         : 32
  u_tinyriscv.u_id_ex.op1_ff.N1(from GTP_LUT4:Z)   : 187
  ~nt_rst(from GTP_INV:Z)                          : 847

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT3' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/I2' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT4' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/I2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              2591           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared               111           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     158.328 MHz       1000.000          6.316        496.842
 clk_Inferred                 1.000 MHz      49.169 MHz       1000.000         20.338        979.662
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     178.667 MHz       1000.000          5.597        994.403
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     375.516 MHz       1000.000          2.663        997.337
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.842       0.000              0            439
 clk_Inferred           clk_Inferred               979.662       0.000              0           7720
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.403       0.000              0            192
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.337       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.654       0.000              0            439
 clk_Inferred           clk_Inferred                 0.654       0.000              0           7720
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.654       0.000              0            192
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     1.042       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.279       0.000              0            233
 clk_Inferred                                      497.999       0.000              0           2591
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.380       0.000              0            111
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.380       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11182
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22988
                                                                                   u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11182
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22988
                                                                                   u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N11182
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N22988
                                                                                   u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/Q (GTP_DFF)
                                   net (fanout=124)      1.116       5.207         u_tinyriscv/ie_inst_o [2]
                                                                                   u_tinyriscv/u_ex/mem_raddr_o_4/I1 (GTP_LUT2)
                                   td                    0.197       5.404 f       u_tinyriscv/u_ex/mem_raddr_o_4/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       5.998         _N22688          
                                                                                   u_tinyriscv/u_ex/N720_1/I0 (GTP_LUT5)
                                   td                    0.174       6.172 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.542         u_tinyriscv/u_ex/N720
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.716 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=38)       0.772       7.488         _N13437          
                                                                                   u_rib/N446_1/I4 (GTP_LUT5)
                                   td                    0.174       7.662 f       u_rib/N446_1/Z (GTP_LUT5)
                                   net (fanout=273)      1.566       9.228         u_rib/N446       
                                                                                   u_rom/N937/I4 (GTP_LUT5M)
                                   td                    0.174       9.402 f       u_rom/N937/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.772         u_rom/N937       
                                                                                   u_rom/N1462_5/I1 (GTP_LUT5M)
                                   td                    0.282      10.054 r       u_rom/N1462_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      10.495         u_rom/_N27395    
                                                                                   u_rom/N1467_13/I0 (GTP_LUT2)
                                   td                    0.206      10.701 f       u_rom/N1467_13/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      11.212         u_rom/_N27515    
                                                                                   u_rom/N1467_17/I1 (GTP_LUT2)
                                   td                    0.198      11.410 f       u_rom/N1467_17/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      11.892         u_rom/_N27519    
                                                                                   u_rom/N1467_19/I4 (GTP_LUT5)
                                   td                    0.174      12.066 f       u_rom/N1467_19/Z (GTP_LUT5)
                                   net (fanout=76)       0.924      12.990         u_rom/_N27521    
                                                                                   u_rom/N1485_338/I3 (GTP_LUT4)
                                   td                    0.174      13.164 f       u_rom/N1485_338/Z (GTP_LUT4)
                                   net (fanout=36)       0.764      13.928         u_rom/_N22730    
                                                                                   u_rom/data_o[7]_1/I3 (GTP_LUT4)
                                   td                    0.174      14.102 f       u_rom/data_o[7]_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.441      14.543         u_rom/_N22469    
                                                                                   u_rom/data_o[8]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.717 f       u_rom/data_o[8]_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      15.251         _N22484          
                                                                                   u_rom/data_o[20]_1/I4 (GTP_LUT5)
                                   td                    0.174      15.425 f       u_rom/data_o[20]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      15.866         u_rom/_N22789    
                                                                                   u_rom/data_o[6]_8/I4 (GTP_LUT5)
                                   td                    0.174      16.040 f       u_rom/data_o[6]_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      16.481         u_rom/_N26735    
                                                                                   u_rom/data_o[23]_27/I3 (GTP_LUT4)
                                   td                    0.174      16.655 f       u_rom/data_o[23]_27/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      17.025         u_rom/_N27680    
                                                                                   u_rom/data_o[23]_30/I4 (GTP_LUT5)
                                   td                    0.174      17.199 f       u_rom/data_o[23]_30/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      17.681         s0_data_i[23]    
                                                                                   u_rib/N70_8[23]/ID (GTP_LUT5M)
                                   td                    0.235      17.916 f       u_rib/N70_8[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      18.286         u_rib/_N10332    
                                                                                   u_rib/m0_data_o_1[23]/I1 (GTP_LUT2)
                                   td                    0.174      18.460 f       u_rib/m0_data_o_1[23]/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      18.994         _N18050          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/I0 (GTP_LUT5M)
                                   td                    0.239      19.233 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594      19.827         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174      20.001 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659      20.660         u_tinyriscv/u_ex/_N13122
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174      20.834 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      21.204         u_tinyriscv/u_ex/_N13154
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      21.439 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      21.809         u_tinyriscv/u_ex/_N17973
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_3/ID (GTP_LUT5M)
                                   td                    0.235      22.044 f       u_tinyriscv/u_ex/reg_wdata_35[15]_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.044         u_tinyriscv/u_ex/_N28214
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      22.044 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      22.597         u_tinyriscv/_N13282
                                                                                   u_tinyriscv/u_id/op1_o_8[15]/I1 (GTP_LUT5M)
                                   td                    0.282      22.879 r       u_tinyriscv/u_id/op1_o_8[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      23.249         u_tinyriscv/u_id/_N6933
                                                                                   u_tinyriscv/u_id/op1_o_13[15]/I0 (GTP_LUT4)
                                   td                    0.239      23.488 f       u_tinyriscv/u_id/op1_o_13[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      23.858         u_tinyriscv/u_id/_N7093
                                                                                   u_tinyriscv/u_id/op1_o_17[15]_1/I4 (GTP_LUT5)
                                   td                    0.164      24.022 r       u_tinyriscv/u_id/op1_o_17[15]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      24.022         u_tinyriscv/id_op1_o [15]
                                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)

 Data arrival time                                                  24.022         Logic Levels: 27 
                                                                                   Logic: 5.447ns(26.891%), Route: 14.809ns(73.109%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                 -24.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/Q (GTP_DFF)
                                   net (fanout=124)      1.116       5.207         u_tinyriscv/ie_inst_o [2]
                                                                                   u_tinyriscv/u_ex/mem_raddr_o_4/I1 (GTP_LUT2)
                                   td                    0.197       5.404 f       u_tinyriscv/u_ex/mem_raddr_o_4/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       5.998         _N22688          
                                                                                   u_tinyriscv/u_ex/N720_1/I0 (GTP_LUT5)
                                   td                    0.174       6.172 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.542         u_tinyriscv/u_ex/N720
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.716 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=38)       0.772       7.488         _N13437          
                                                                                   u_rib/N446_1/I4 (GTP_LUT5)
                                   td                    0.174       7.662 f       u_rib/N446_1/Z (GTP_LUT5)
                                   net (fanout=273)      1.566       9.228         u_rib/N446       
                                                                                   u_rom/N937/I4 (GTP_LUT5M)
                                   td                    0.174       9.402 f       u_rom/N937/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.772         u_rom/N937       
                                                                                   u_rom/N1462_5/I1 (GTP_LUT5M)
                                   td                    0.282      10.054 r       u_rom/N1462_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      10.495         u_rom/_N27395    
                                                                                   u_rom/N1467_13/I0 (GTP_LUT2)
                                   td                    0.206      10.701 f       u_rom/N1467_13/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      11.212         u_rom/_N27515    
                                                                                   u_rom/N1467_17/I1 (GTP_LUT2)
                                   td                    0.198      11.410 f       u_rom/N1467_17/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      11.892         u_rom/_N27519    
                                                                                   u_rom/N1467_19/I4 (GTP_LUT5)
                                   td                    0.174      12.066 f       u_rom/N1467_19/Z (GTP_LUT5)
                                   net (fanout=76)       0.924      12.990         u_rom/_N27521    
                                                                                   u_rom/N1485_337/I3 (GTP_LUT4)
                                   td                    0.174      13.164 f       u_rom/N1485_337/Z (GTP_LUT4)
                                   net (fanout=35)       0.760      13.924         u_rom/_N22729    
                                                                                   u_rom/data_o[13]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.098 f       u_rom/data_o[13]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      14.539         u_rom/_N22486    
                                                                                   u_rom/data_o[12]_1/I1 (GTP_LUT2)
                                   td                    0.174      14.713 f       u_rom/data_o[12]_1/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      15.195         u_rom/_N22741    
                                                                                   u_rom/data_o[14]_1/I1 (GTP_LUT2)
                                   td                    0.174      15.369 f       u_rom/data_o[14]_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      15.810         u_rom/_N22970    
                                                                                   u_rom/data_o[30]_1/I4 (GTP_LUT5)
                                   td                    0.174      15.984 f       u_rom/data_o[30]_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      16.537         u_rom/_N23054    
                                                                                   u_rom/data_o[12]_19/I3 (GTP_LUT4)
                                   td                    0.174      16.711 f       u_rom/data_o[12]_19/Z (GTP_LUT4)
                                   net (fanout=2)        0.441      17.152         u_rom/_N23278    
                                                                                   u_rom/data_o[8]_16/I4 (GTP_LUT5)
                                   td                    0.174      17.326 f       u_rom/data_o[8]_16/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      17.808         s0_data_i[8]     
                                                                                   u_rib/N70_7[8]/ID (GTP_LUT5M)
                                   td                    0.235      18.043 f       u_rib/N70_7[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      18.043         u_rib/_N10285    
                                                                                   u_rib/N70_8[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      18.043 f       u_rib/N70_8[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370      18.413         u_rib/_N10317    
                                                                                   u_rib/m0_data_o_1[8]/I1 (GTP_LUT2)
                                   td                    0.174      18.587 f       u_rib/m0_data_o_1[8]/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      19.121         _N18035          
                                                                                   u_tinyriscv/u_ex/N391_1[0]/I2 (GTP_LUT3)
                                   td                    0.174      19.295 f       u_tinyriscv/u_ex/N391_1[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370      19.665         u_tinyriscv/u_ex/_N5250
                                                                                   u_tinyriscv/u_ex/reg_wdata_29[0]/I0 (GTP_LUT5M)
                                   td                    0.239      19.904 f       u_tinyriscv/u_ex/reg_wdata_29[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.274         u_tinyriscv/u_ex/_N13075
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[0]/ID (GTP_LUT5M)
                                   td                    0.235      20.509 f       u_tinyriscv/u_ex/reg_wdata_34[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      20.509         u_tinyriscv/u_ex/_N15528
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.509 f       u_tinyriscv/u_ex/reg_wdata_35[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      21.043         u_tinyriscv/_N13267
                                                                                   u_tinyriscv/u_ex/reg_wdata_39[0]_1/ID (GTP_LUT5M)
                                   td                    0.235      21.278 f       u_tinyriscv/u_ex/reg_wdata_39[0]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      21.648         u_tinyriscv/u_ex/reg_wdata [0]
                                                                                   u_tinyriscv/u_ex/N37_0/I2 (GTP_LUT3)
                                   td                    0.174      21.822 f       u_tinyriscv/u_ex/N37_0/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      22.304         u_tinyriscv/ex_reg_wdata_o [0]
                                                                                   u_tinyriscv/u_regs/N42_6[0]/I1 (GTP_LUT5M)
                                   td                    0.282      22.586 r       u_tinyriscv/u_regs/N42_6[0]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      23.027         u_tinyriscv/u_regs/N42 [0]
                                                                                   u_tinyriscv/u_id/op2_o_10[0]/I1 (GTP_LUT5M)
                                   td                    0.282      23.309 r       u_tinyriscv/u_id/op2_o_10[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      23.679         u_tinyriscv/u_id/_N7686
                                                                                   u_tinyriscv/u_id/op2_o_17[0]/I0 (GTP_LUT5M)
                                   td                    0.239      23.918 f       u_tinyriscv/u_id/op2_o_17[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.918         u_tinyriscv/id_op2_o [0]
                                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/D (GTP_DFF_R)

 Data arrival time                                                  23.918         Logic Levels: 28 
                                                                                   Logic: 5.565ns(27.615%), Route: 14.587ns(72.385%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                 -23.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[2]/Q (GTP_DFF)
                                   net (fanout=124)      1.116       5.207         u_tinyriscv/ie_inst_o [2]
                                                                                   u_tinyriscv/u_ex/mem_raddr_o_4/I1 (GTP_LUT2)
                                   td                    0.197       5.404 f       u_tinyriscv/u_ex/mem_raddr_o_4/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       5.998         _N22688          
                                                                                   u_tinyriscv/u_ex/N720_1/I0 (GTP_LUT5)
                                   td                    0.174       6.172 f       u_tinyriscv/u_ex/N720_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.542         u_tinyriscv/u_ex/N720
                                                                                   u_tinyriscv/u_ex/mem_req_1/I3 (GTP_LUT4)
                                   td                    0.174       6.716 f       u_tinyriscv/u_ex/mem_req_1/Z (GTP_LUT4)
                                   net (fanout=38)       0.772       7.488         _N13437          
                                                                                   u_rib/N446_1/I4 (GTP_LUT5)
                                   td                    0.174       7.662 f       u_rib/N446_1/Z (GTP_LUT5)
                                   net (fanout=273)      1.566       9.228         u_rib/N446       
                                                                                   u_rom/N937/I4 (GTP_LUT5M)
                                   td                    0.174       9.402 f       u_rom/N937/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.772         u_rom/N937       
                                                                                   u_rom/N1462_5/I1 (GTP_LUT5M)
                                   td                    0.282      10.054 r       u_rom/N1462_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      10.495         u_rom/_N27395    
                                                                                   u_rom/N1467_13/I0 (GTP_LUT2)
                                   td                    0.206      10.701 f       u_rom/N1467_13/Z (GTP_LUT2)
                                   net (fanout=4)        0.511      11.212         u_rom/_N27515    
                                                                                   u_rom/N1467_17/I1 (GTP_LUT2)
                                   td                    0.198      11.410 f       u_rom/N1467_17/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      11.892         u_rom/_N27519    
                                                                                   u_rom/N1467_19/I4 (GTP_LUT5)
                                   td                    0.174      12.066 f       u_rom/N1467_19/Z (GTP_LUT5)
                                   net (fanout=76)       0.924      12.990         u_rom/_N27521    
                                                                                   u_rom/N1485_337/I3 (GTP_LUT4)
                                   td                    0.174      13.164 f       u_rom/N1485_337/Z (GTP_LUT4)
                                   net (fanout=35)       0.760      13.924         u_rom/_N22729    
                                                                                   u_rom/data_o[13]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.098 f       u_rom/data_o[13]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      14.539         u_rom/_N22486    
                                                                                   u_rom/data_o[12]_1/I1 (GTP_LUT2)
                                   td                    0.174      14.713 f       u_rom/data_o[12]_1/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      15.195         u_rom/_N22741    
                                                                                   u_rom/data_o[14]_1/I1 (GTP_LUT2)
                                   td                    0.174      15.369 f       u_rom/data_o[14]_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      15.810         u_rom/_N22970    
                                                                                   u_rom/data_o[30]_1/I4 (GTP_LUT5)
                                   td                    0.174      15.984 f       u_rom/data_o[30]_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      16.537         u_rom/_N23054    
                                                                                   u_rom/data_o[12]_19/I3 (GTP_LUT4)
                                   td                    0.174      16.711 f       u_rom/data_o[12]_19/Z (GTP_LUT4)
                                   net (fanout=2)        0.441      17.152         u_rom/_N23278    
                                                                                   u_rom/data_o[4]_13/I2 (GTP_LUT3)
                                   td                    0.174      17.326 f       u_rom/data_o[4]_13/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      17.767         u_rom/_N23345    
                                                                                   u_rom/data_o[4]_12/I4 (GTP_LUT5)
                                   td                    0.174      17.941 f       u_rom/data_o[4]_12/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      18.423         s0_data_i[4]     
                                                                                   u_rib/N70_8[4]/ID (GTP_LUT5M)
                                   td                    0.235      18.658 f       u_rib/N70_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      19.028         u_rib/_N10313    
                                                                                   u_rib/m0_data_o_1[4]/I1 (GTP_LUT2)
                                   td                    0.174      19.202 f       u_rib/m0_data_o_1[4]/Z (GTP_LUT2)
                                   net (fanout=3)        0.482      19.684         _N18031          
                                                                                   u_tinyriscv/u_ex/reg_wdata_29[4]/ID (GTP_LUT5M)
                                   td                    0.235      19.919 f       u_tinyriscv/u_ex/reg_wdata_29[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.289         u_tinyriscv/u_ex/_N13079
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[4]_1/ID (GTP_LUT5M)
                                   td                    0.235      20.524 f       u_tinyriscv/u_ex/reg_wdata_34[4]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.894         u_tinyriscv/u_ex/_N17993
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[4]_4/I4 (GTP_LUT5)
                                   td                    0.174      21.068 f       u_tinyriscv/u_ex/reg_wdata_35[4]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      21.068         u_tinyriscv/u_ex/_N28327
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.068 f       u_tinyriscv/u_ex/reg_wdata_35[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      21.621         u_tinyriscv/_N13271
                                                                                   u_tinyriscv/u_ex/N37_32/I2 (GTP_LUT3)
                                   td                    0.174      21.795 f       u_tinyriscv/u_ex/N37_32/Z (GTP_LUT3)
                                   net (fanout=4)        0.511      22.306         u_tinyriscv/ex_reg_wdata_o [4]
                                                                                   u_tinyriscv/u_id/N112[4]/I0 (GTP_LUT5M)
                                   td                    0.239      22.545 f       u_tinyriscv/u_id/N112[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.915         u_tinyriscv/u_id/N112 [4]
                                                                                   u_tinyriscv/u_id/op2_o_9[4]/I0 (GTP_LUT5M)
                                   td                    0.239      23.154 f       u_tinyriscv/u_id/op2_o_9[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.154         u_tinyriscv/u_id/_N7658
                                                                                   u_tinyriscv/u_id/op2_o_10[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      23.154 f       u_tinyriscv/u_id/op2_o_10[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370      23.524         u_tinyriscv/u_id/_N7690
                                                                                   u_tinyriscv/u_id/op2_o_17[4]_1/I0 (GTP_LUT5M)
                                   td                    0.239      23.763 f       u_tinyriscv/u_id/op2_o_17[4]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.763         u_tinyriscv/id_op2_o [4]
                                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/D (GTP_DFF_R)

 Data arrival time                                                  23.763         Logic Levels: 28 
                                                                                   Logic: 5.414ns(27.074%), Route: 14.583ns(72.926%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555    1003.766         nt_clk           
                                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                 -23.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.936                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9
                                                                           f       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/tx/ack_d/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/ack/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/ack_d/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/tx/ack_d/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/tx/ack_d
                                                                           f       u_jtag_top/u_jtag_dm/tx/ack/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/ack/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/req_d/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx/req_d
                                                                           f       u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2591)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[30]/CE (GTP_DFF_E)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.393 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.904         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_2/I1 (GTP_LUT5CARRY)
                                   td                    0.291       2.195 r       top_dht22_inst/DHT22_drive_inst/N100_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.195         top_dht22_inst/DHT22_drive_inst/_N2402
                                                                                   top_dht22_inst/DHT22_drive_inst/N100_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       2.411 f       top_dht22_inst/DHT22_drive_inst/N100_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       2.852         top_dht22_inst/DHT22_drive_inst/N100 [2]
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.080 f       top_dht22_inst/DHT22_drive_inst/N101_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.080         top_dht22_inst/DHT22_drive_inst/_N2412
                                                                                   top_dht22_inst/DHT22_drive_inst/N101_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.296 f       top_dht22_inst/DHT22_drive_inst/N101_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       3.737         top_dht22_inst/DHT22_drive_inst/N101 [3]
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       3.965 f       top_dht22_inst/DHT22_drive_inst/N102_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.965         top_dht22_inst/DHT22_drive_inst/_N2422
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.997 r       top_dht22_inst/DHT22_drive_inst/N102_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.997         top_dht22_inst/DHT22_drive_inst/_N2423
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.029 r       top_dht22_inst/DHT22_drive_inst/N102_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.029         top_dht22_inst/DHT22_drive_inst/_N2424
                                                                                   top_dht22_inst/DHT22_drive_inst/N102_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.245 f       top_dht22_inst/DHT22_drive_inst/N102_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.615         top_dht22_inst/DHT22_drive_inst/N102 [6]
                                                                                   top_dht22_inst/DHT22_drive_inst/N103.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       4.944 r       top_dht22_inst/DHT22_drive_inst/N103.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       5.426         top_dht22_inst/DHT22_drive_inst/N103
                                                                                   top_dht22_inst/DHT22_drive_inst/N234_2/I2 (GTP_LUT3)
                                   td                    0.164       5.590 r       top_dht22_inst/DHT22_drive_inst/N234_2/Z (GTP_LUT3)
                                   net (fanout=32)       0.748       6.338         top_dht22_inst/DHT22_drive_inst/N234
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[30]/CE (GTP_DFF_E)

 Data arrival time                                                   6.338         Logic Levels: 10 
                                                                                   Logic: 2.277ns(43.207%), Route: 2.993ns(56.793%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068    1001.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[30]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.068                          
 clock uncertainty                                      -0.050    1001.018                          

 Setup time                                             -0.277    1000.741                          

 Data required time                                               1000.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.741                          
 Data arrival time                                                  -6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.403                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[0]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[0]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [0]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[1]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[1]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [1]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[2]/CLK (GTP_DFF_CE)
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[2]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.068
  Launch Clock Delay      :  1.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.385 f       top_dht22_inst/DHT22_drive_inst/next_state[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       1.755         top_dht22_inst/DHT22_drive_inst/next_state [2]
                                                                           f       top_dht22_inst/DHT22_drive_inst/cur_state[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.755         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/Q (GTP_DFF_C)
                                   net (fanout=112)      1.068       1.068         top_dht22_inst/DHT22_drive_inst/clk_1m
                                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.068                          
 clock uncertainty                                       0.000       1.068                          

 Hold time                                               0.033       1.101                          

 Data required time                                                  1.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.101                          
 Data arrival time                                                  -1.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[1]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.553       1.472         top_dht22_inst/sel [1]
                                                                                   top_dht22_inst/HEX8_inst/N69_1/I0 (GTP_LUT2)
                                   td                    0.206       1.678 f       top_dht22_inst/HEX8_inst/N69_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534       2.212         top_dht22_inst/HEX8_inst/_N22592
                                                                                   top_dht22_inst/HEX8_inst/N71inv/I0 (GTP_LUT5)
                                   td                    0.231       2.443 f       top_dht22_inst/HEX8_inst/N71inv/Z (GTP_LUT5)
                                   net (fanout=7)        0.568       3.011         top_dht22_inst/HEX8_inst/N71_inv
                                                                                   top_dht22_inst/HEX8_inst/N84[7]/I1 (GTP_LUT2)
                                   td                    0.164       3.175 r       top_dht22_inst/HEX8_inst/N84[7]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       3.175         top_dht22_inst/HEX8_inst/N84 [7]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)

 Data arrival time                                                   3.175         Logic Levels: 3  
                                                                                   Logic: 0.926ns(35.878%), Route: 1.655ns(64.122%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -3.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.337                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[1]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.553       1.472         top_dht22_inst/sel [1]
                                                                                   top_dht22_inst/HEX8_inst/N69_1/I0 (GTP_LUT2)
                                   td                    0.206       1.678 f       top_dht22_inst/HEX8_inst/N69_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534       2.212         top_dht22_inst/HEX8_inst/_N22592
                                                                                   top_dht22_inst/HEX8_inst/N71inv/I0 (GTP_LUT5)
                                   td                    0.231       2.443 f       top_dht22_inst/HEX8_inst/N71inv/Z (GTP_LUT5)
                                   net (fanout=7)        0.568       3.011         top_dht22_inst/HEX8_inst/N71_inv
                                                                                   top_dht22_inst/HEX8_inst/N84[1]/I1 (GTP_LUT2)
                                   td                    0.164       3.175 r       top_dht22_inst/HEX8_inst/N84[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       3.175         top_dht22_inst/HEX8_inst/N84 [1]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.175         Logic Levels: 3  
                                                                                   Logic: 0.926ns(35.878%), Route: 1.655ns(64.122%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -3.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.337                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.919 r       top_dht22_inst/HEX8_inst/sel_r[1]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.553       1.472         top_dht22_inst/sel [1]
                                                                                   top_dht22_inst/HEX8_inst/N69_1/I0 (GTP_LUT2)
                                   td                    0.206       1.678 f       top_dht22_inst/HEX8_inst/N69_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534       2.212         top_dht22_inst/HEX8_inst/_N22592
                                                                                   top_dht22_inst/HEX8_inst/N71inv/I0 (GTP_LUT5)
                                   td                    0.231       2.443 f       top_dht22_inst/HEX8_inst/N71inv/Z (GTP_LUT5)
                                   net (fanout=7)        0.568       3.011         top_dht22_inst/HEX8_inst/N71_inv
                                                                                   top_dht22_inst/HEX8_inst/N84[2]/I1 (GTP_LUT2)
                                   td                    0.164       3.175 r       top_dht22_inst/HEX8_inst/N84[2]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       3.175         top_dht22_inst/HEX8_inst/N84 [2]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.175         Logic Levels: 3  
                                                                                   Logic: 0.926ns(35.878%), Route: 1.655ns(64.122%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594    1000.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.594                          
 clock uncertainty                                      -0.050    1000.544                          

 Setup time                                             -0.032    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -3.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.337                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[3]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.445         top_dht22_inst/sel [3]
                                                                                   top_dht22_inst/HEX8_inst/N84[4]/I0 (GTP_LUT2)
                                   td                    0.214       1.659 r       top_dht22_inst/HEX8_inst/N84[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.659         top_dht22_inst/HEX8_inst/N84 [4]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/D (GTP_DFF_C)

 Data arrival time                                                   1.659         Logic Levels: 1  
                                                                                   Logic: 0.531ns(49.859%), Route: 0.534ns(50.141%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.023       0.617                          

 Data required time                                                  0.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.617                          
 Data arrival time                                                  -1.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.042                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.445         top_dht22_inst/sel [4]
                                                                                   top_dht22_inst/HEX8_inst/N84[5]/I0 (GTP_LUT2)
                                   td                    0.214       1.659 r       top_dht22_inst/HEX8_inst/N84[5]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.659         top_dht22_inst/HEX8_inst/N84 [5]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/D (GTP_DFF_C)

 Data arrival time                                                   1.659         Logic Levels: 1  
                                                                                   Logic: 0.531ns(49.859%), Route: 0.534ns(50.141%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.023       0.617                          

 Data required time                                                  0.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.617                          
 Data arrival time                                                  -1.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.042                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/CLK (GTP_DFF_C)
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.594
  Launch Clock Delay      :  0.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.911 f       top_dht22_inst/HEX8_inst/sel_r[6]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.553       1.464         top_dht22_inst/sel [6]
                                                                                   top_dht22_inst/HEX8_inst/N84[7]/I0 (GTP_LUT2)
                                   td                    0.214       1.678 r       top_dht22_inst/HEX8_inst/N84[7]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.678         top_dht22_inst/HEX8_inst/N84 [7]
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/D (GTP_DFF_C)

 Data arrival time                                                   1.678         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.985%), Route: 0.553ns(51.015%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       0.594         top_dht22_inst/HEX8_inst/clk_1k
                                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.594                          
 clock uncertainty                                       0.000       0.594                          

 Hold time                                               0.023       0.617                          

 Data required time                                                  0.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.617                          
 Data arrival time                                                  -1.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.061                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=245)      3.770       5.082         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.321 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.605       5.926         _N22489          
                                                                                   u_pwm/N89[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.208 r       u_pwm/N89[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.690         _N13587          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.929 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.929         u_rib/_N10284    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.929 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.299         u_rib/_N10316    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.473 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.984         _N18034          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.219 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.813         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.987 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.646         u_tinyriscv/u_ex/_N13122
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.820 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.190         u_tinyriscv/u_ex/_N13154
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.425 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.795         u_tinyriscv/u_ex/_N17973
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_3/ID (GTP_LUT5M)
                                   td                    0.235      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.030         u_tinyriscv/u_ex/_N28214
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.583         u_tinyriscv/_N13282
                                                                                   u_tinyriscv/u_id/op1_o_8[15]/I1 (GTP_LUT5M)
                                   td                    0.282      11.865 r       u_tinyriscv/u_id/op1_o_8[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.235         u_tinyriscv/u_id/_N6933
                                                                                   u_tinyriscv/u_id/op1_o_13[15]/I0 (GTP_LUT4)
                                   td                    0.239      12.474 f       u_tinyriscv/u_id/op1_o_13[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.844         u_tinyriscv/u_id/_N7093
                                                                                   u_tinyriscv/u_id/op1_o_17[15]_1/I4 (GTP_LUT5)
                                   td                    0.174      13.018 f       u_tinyriscv/u_id/op1_o_17[15]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.018         u_tinyriscv/id_op1_o [15]
                                                                           f       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/D (GTP_DFF_R)

 Data arrival time                                                  13.018         Logic Levels: 15 
                                                                                   Logic: 3.994ns(30.681%), Route: 9.024ns(69.319%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_15/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=245)      3.770       5.082         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.321 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.605       5.926         _N22489          
                                                                                   u_pwm/N89[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.208 r       u_pwm/N89[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.690         _N13587          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.929 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.929         u_rib/_N10284    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.929 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.299         u_rib/_N10316    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.473 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.984         _N18034          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.219 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.813         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.987 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.646         u_tinyriscv/u_ex/_N13122
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.820 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.190         u_tinyriscv/u_ex/_N13154
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.425 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.795         u_tinyriscv/u_ex/_N17973
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_3/ID (GTP_LUT5M)
                                   td                    0.235      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.030         u_tinyriscv/u_ex/_N28214
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.583         u_tinyriscv/_N13282
                                                                                   u_tinyriscv/u_ex/N37_65/I2 (GTP_LUT3)
                                   td                    0.174      11.757 f       u_tinyriscv/u_ex/N37_65/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.239         u_tinyriscv/ex_reg_wdata_o [15]
                                                                                   u_tinyriscv/u_regs/N79[15]/I2 (GTP_LUT3)
                                   td                    0.174      12.413 f       u_tinyriscv/u_regs/N79[15]/Z (GTP_LUT3)
                                   net (fanout=6)        0.553      12.966         u_tinyriscv/u_regs/N79 [15]
                                                                           f       u_tinyriscv/u_regs/regs_2_0_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                  12.966         Logic Levels: 14 
                                                                                   Logic: 3.647ns(28.127%), Route: 9.319ns(71.873%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_15/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=245)      3.770       5.082         nt_rst           
                                                                                   u_tinyriscv/u_regs/N74_1/I0 (GTP_LUT2)
                                   td                    0.239       5.321 f       u_tinyriscv/u_regs/N74_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.605       5.926         _N22489          
                                                                                   u_pwm/N89[7]/I1 (GTP_LUT5M)
                                   td                    0.282       6.208 r       u_pwm/N89[7]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       6.690         _N13587          
                                                                                   u_rib/N70_7[7]/I0 (GTP_LUT5M)
                                   td                    0.239       6.929 f       u_rib/N70_7[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.929         u_rib/_N10284    
                                                                                   u_rib/N70_8[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.929 f       u_rib/N70_8[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.370       7.299         u_rib/_N10316    
                                                                                   u_rib/m0_data_o_1[7]/I1 (GTP_LUT2)
                                   td                    0.174       7.473 f       u_rib/m0_data_o_1[7]/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       7.984         _N18034          
                                                                                   u_tinyriscv/u_ex/N391_3[7]/ID (GTP_LUT5M)
                                   td                    0.235       8.219 f       u_tinyriscv/u_ex/N391_3[7]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.594       8.813         u_tinyriscv/u_ex/N427 [7]
                                                                                   u_tinyriscv/u_ex/reg_wdata_30[15]/I2 (GTP_LUT3)
                                   td                    0.174       8.987 f       u_tinyriscv/u_ex/reg_wdata_30[15]/Z (GTP_LUT3)
                                   net (fanout=17)       0.659       9.646         u_tinyriscv/u_ex/_N13122
                                                                                   u_tinyriscv/u_ex/reg_wdata_31[15]/I3 (GTP_LUT4)
                                   td                    0.174       9.820 f       u_tinyriscv/u_ex/reg_wdata_31[15]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.190         u_tinyriscv/u_ex/_N13154
                                                                                   u_tinyriscv/u_ex/reg_wdata_34[15]_1/ID (GTP_LUT5M)
                                   td                    0.235      10.425 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      10.795         u_tinyriscv/u_ex/_N17973
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]_3/ID (GTP_LUT5M)
                                   td                    0.235      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.030         u_tinyriscv/u_ex/_N28214
                                                                                   u_tinyriscv/u_ex/reg_wdata_35[15]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.030 f       u_tinyriscv/u_ex/reg_wdata_35[15]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      11.583         u_tinyriscv/_N13282
                                                                                   u_tinyriscv/u_ex/N37_65/I2 (GTP_LUT3)
                                   td                    0.174      11.757 f       u_tinyriscv/u_ex/N37_65/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.239         u_tinyriscv/ex_reg_wdata_o [15]
                                                                                   u_tinyriscv/u_regs/N79[15]/I2 (GTP_LUT3)
                                   td                    0.174      12.413 f       u_tinyriscv/u_regs/N79[15]/Z (GTP_LUT3)
                                   net (fanout=6)        0.553      12.966         u_tinyriscv/u_regs/N79 [15]
                                                                           f       u_tinyriscv/u_regs/regs_jtag_1_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                  12.966         Logic Levels: 14 
                                                                                   Logic: 3.647ns(28.127%), Route: 9.319ns(71.873%)
====================================================================================================

====================================================================================================

Startpoint  : dht22 (port)
Endpoint    : top_dht22_inst/DHT22_drive_inst/dht22_d0/D (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 dht22                                                   0.000       0.000 r       dht22 (port)     
                                   net (fanout=1)        0.000       0.000         nt_dht22         
                                                                                   top_dht22_inst.DHT22_drive_inst.dht22_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       top_dht22_inst.DHT22_drive_inst.dht22_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       top_dht22_inst/DHT22_drive_inst/dht22_d0/D (GTP_DFF_P)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.982       2.193         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_R)

 Data arrival time                                                   2.193         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.221%), Route: 0.982ns(44.779%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[5] (port)
Endpoint    : gpio_0/gpio_data[5]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio[5]                                                 0.000       0.000 r       gpio[5] (port)   
                                   net (fanout=1)        0.000       0.000         nt_gpio[5]       
                                                                                   gpio_tri[5]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       gpio_tri[5]/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N6              
                                                                                   gpio_0/gpio_data[5]_ce_mux[0]/I2 (GTP_LUT5)
                                   td                    0.371       2.452 f       gpio_0/gpio_data[5]_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.452         gpio_0/_N25916   
                                                                           f       gpio_0/gpio_data[5]/D (GTP_DFF_R)

 Data arrival time                                                   2.452         Logic Levels: 2  
                                                                                   Logic: 1.582ns(64.519%), Route: 0.870ns(35.481%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 88.000 sec
Action synthesize: CPU time elapsed is 82.313 sec
Current time: Thu Nov 11 23:12:43 2021
Action synthesize: Peak memory pool usage is 437,526,528 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 11 23:12:44 2021
Compiling architecture definition.
Analyzing project file 'F:/FPGA_Competition/my_riscv_soc_sim_11.11/git_riscv.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/FPGA_Competition/my_riscv_soc_sim_11.11/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N260).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance gpio_0/gpio_ctrl[0]).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/HEX8_inst/N50_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/N69_11_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/N69_11_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[1]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/bit_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/flag_cnt9/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/tx/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/work_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'top_dht22_inst/hc05_top_inst/uart_tx_inst/baud_cnt[0]/opit_0_inv_A2Q20' is overwritten by new value.
Device mapping done.
Total device mapping takes 1.687500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2239     | 26304         | 9                   
| LUT                   | 6856     | 17536         | 40                  
| Distributed RAM       | 704      | 4440          | 16                  
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 34       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 5.531 sec
Current time: Thu Nov 11 23:12:50 2021
Action dev_map: Peak memory pool usage is 230,535,168 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 11 23:12:51 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/FPGA_Competition/my_riscv_soc_sim_11.11/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[0]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[1]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[1]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_o -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_o -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f F:/FPGA_Competition/my_riscv_soc_sim_11.11/device_map/tinyriscv_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 14.48 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 40%.
Global placement takes 12.19 sec.
Wirelength after global placement is 74245.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_113.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst hum_flag_o_obuf/opit_1 on IOL_151_165.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 73636.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 40%.
Wirelength after post global placement is 66046.
Post global placement takes 12.39 sec.
Wirelength after legalization is 74458.
Legalization takes 4.19 sec.
Worst slack before Replication Place is 497426.
Wirelength after replication placement is 74458.
Legalized cost 497426.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 74458.
Timing-driven detailed placement takes 4.45 sec.
Placement done.
Total placement takes 48.66 sec.
Finished placement. (CPU time elapsed 0h:00m:49s)

Routing started.
Building routing graph takes 1.31 sec.
Worst slack is 497776.
Processing design graph takes 0.63 sec.
Total memory for routing:
	51.765144 M.
Total nets for routing : 7953.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 320 at the end of iteration 0.
Unrouted nets 225 at the end of iteration 1.
Unrouted nets 179 at the end of iteration 2.
Unrouted nets 148 at the end of iteration 3.
Unrouted nets 123 at the end of iteration 4.
Unrouted nets 91 at the end of iteration 5.
Unrouted nets 88 at the end of iteration 6.
Unrouted nets 88 at the end of iteration 7.
Unrouted nets 68 at the end of iteration 8.
Unrouted nets 65 at the end of iteration 9.
Unrouted nets 33 at the end of iteration 10.
Unrouted nets 31 at the end of iteration 11.
Unrouted nets 23 at the end of iteration 12.
Unrouted nets 13 at the end of iteration 13.
Unrouted nets 13 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 0 at the end of iteration 16.
Global Routing step 3 processed 447 nets, it takes 10.86 sec.
Global routing takes 10.92 sec.
Total 11317 subnets.
    forward max bucket size 23952 , backward 1042.
        Unrouted nets 8664 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.843750 sec.
    forward max bucket size 1029 , backward 797.
        Unrouted nets 6737 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.328125 sec.
    forward max bucket size 977 , backward 778.
        Unrouted nets 5393 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.093750 sec.
    forward max bucket size 25663 , backward 684.
        Unrouted nets 4388 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.546875 sec.
    forward max bucket size 25983 , backward 878.
        Unrouted nets 3715 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.531250 sec.
    forward max bucket size 581 , backward 706.
        Unrouted nets 3154 at the end of iteration 5.
    route iteration 5, CPU time elapsed 2.171875 sec.
    forward max bucket size 733 , backward 611.
        Unrouted nets 3416 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.734375 sec.
    forward max bucket size 635 , backward 900.
        Unrouted nets 3096 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.406250 sec.
    forward max bucket size 714 , backward 661.
        Unrouted nets 2643 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.187500 sec.
    forward max bucket size 848 , backward 1185.
        Unrouted nets 2281 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.984375 sec.
    forward max bucket size 601 , backward 604.
        Unrouted nets 1850 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.859375 sec.
    forward max bucket size 530 , backward 552.
        Unrouted nets 1543 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.843750 sec.
    forward max bucket size 520 , backward 528.
        Unrouted nets 1272 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.671875 sec.
    forward max bucket size 587 , backward 586.
        Unrouted nets 1053 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.609375 sec.
    forward max bucket size 317 , backward 518.
        Unrouted nets 891 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.562500 sec.
    forward max bucket size 573 , backward 456.
        Unrouted nets 747 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.468750 sec.
    forward max bucket size 28347 , backward 500.
        Unrouted nets 562 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.015625 sec.
    forward max bucket size 28336 , backward 460.
        Unrouted nets 469 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.750000 sec.
    forward max bucket size 307 , backward 379.
        Unrouted nets 412 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.250000 sec.
    forward max bucket size 203 , backward 402.
        Unrouted nets 290 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.203125 sec.
    forward max bucket size 108 , backward 203.
        Unrouted nets 266 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.187500 sec.
    forward max bucket size 234 , backward 432.
        Unrouted nets 241 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.187500 sec.
    forward max bucket size 366 , backward 407.
        Unrouted nets 212 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.171875 sec.
    forward max bucket size 167 , backward 505.
        Unrouted nets 163 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.140625 sec.
    forward max bucket size 252 , backward 539.
        Unrouted nets 139 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.125000 sec.
    forward max bucket size 199 , backward 248.
        Unrouted nets 109 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.109375 sec.
    forward max bucket size 116 , backward 105.
        Unrouted nets 82 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.093750 sec.
    forward max bucket size 33 , backward 36.
        Unrouted nets 52 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.093750 sec.
    forward max bucket size 196 , backward 70.
        Unrouted nets 44 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.093750 sec.
    forward max bucket size 84 , backward 81.
        Unrouted nets 36 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 33 , backward 48.
        Unrouted nets 33 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 16 , backward 36.
        Unrouted nets 15 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 49.
        Unrouted nets 10 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 38 , backward 33.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 11 , backward 7.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 5 , backward 5.
        Unrouted nets 0 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/dht22_d1/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 33.55 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_197.
I: Route-6001: Insert route through in CLMS_102_205.
I: Route-6001: Insert route through in CLMS_86_165.
I: Route-6001: Insert route through in CLMA_82_161.
I: Route-6001: Insert route through in CLMA_94_212.
I: Route-6001: Insert route through in CLMS_38_205.
I: Route-6001: Insert route through in CLMS_94_201.
I: Route-6001: Insert route through in CLMA_50_117.
I: Route-6001: Insert route through in CLMA_50_160.
I: Route-6001: Insert route through in CLMA_46_172.
I: Route-6001: Insert route through in CLMA_86_260.
I: Route-6001: Insert route through in CLMA_50_200.
I: Route-6001: Insert route through in CLMA_70_192.
I: Route-6001: Insert route through in CLMA_42_293.
I: Route-6001: Insert route through in CLMA_70_109.
I: Route-6001: Insert route through in CLMS_78_89.
I: Route-6001: Insert route through in CLMS_18_209.
I: Route-6001: Insert route through in CLMA_42_165.
I: Route-6001: Insert route through in CLMA_90_200.
I: Route-6001: Insert route through in CLMA_50_181.
I: Route-6001: Insert route through in CLMA_50_196.
I: Route-6001: Insert route through in CLMA_42_168.
I: Route-6001: Insert route through in CLMA_94_240.
I: Route-6001: Insert route through in CLMA_50_121.
I: Route-6001: Insert route through in CLMA_82_93.
I: Route-6001: Insert route through in CLMA_30_209.
I: Route-6001: Insert route through in CLMA_42_81.
I: Route-6001: Insert route through in CLMA_90_132.
I: Route-6001: Insert route through in CLMA_102_92.
I: Route-6001: Insert route through in CLMA_94_240.
I: Route-6001: Insert route through in CLMA_90_144.
I: Route-6001: Insert route through in CLMA_58_132.
I: Route-6001: Insert route through in CLMA_70_160.
I: Route-6001: Insert route through in CLMS_86_105.
I: Route-6001: Insert route through in CLMA_118_249.
I: Route-6001: Insert route through in CLMA_26_72.
I: Route-6001: Insert route through in CLMS_86_45.
I: Route-6001: Insert route through in CLMA_14_264.
I: Route-6001: Insert route through in CLMA_106_113.
I: Route-6001: Insert route through in CLMA_42_249.
I: Route-6001: Insert route through in CLMA_30_65.
I: Route-6001: Insert route through in CLMA_118_249.
I: Route-6001: Insert route through in CLMA_90_272.
I: Route-6001: Insert route through in CLMS_26_249.
    Annotate routing result again.
Finish routing takes 2.11 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -165.
All timing paths hold violation have been fixed.
Hold fix iterated 16 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 27(slow), 83(fast).
Hold violation fix takes 42.55 sec.
Used srb routing arc is 121649.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 92.17 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1859     | 3274          | 57                  
|   FF                     | 1825     | 19644         | 9                   
|   LUT                    | 5068     | 13096         | 39                  
|   LUT-FF pairs           | 1258     | 13096         | 10                  
| Use of CLMS              | 702      | 1110          | 63                  
|   FF                     | 414      | 6660          | 6                   
|   LUT                    | 1925     | 4440          | 43                  
|   LUT-FF pairs           | 291      | 4440          | 7                   
|   Distributed RAM        | 704      | 4440          | 16                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 34       | 240           | 14                  
|   IOBD                   | 18       | 120           | 15                  
|   IOBR                   | 2        | 6             | 33                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 34       | 240           | 14                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:22s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 150.000 sec
Action pnr: CPU time elapsed is 146.094 sec
Current time: Thu Nov 11 23:15:20 2021
Action pnr: Peak memory pool usage is 744,148,992 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:22s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 11 23:15:21 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 11 23:15:34 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              2497           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     164.150 MHz       1000.000          6.092        496.954
 clk_Inferred                 1.000 MHz      32.006 MHz       1000.000         31.244        968.756
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     138.217 MHz       1000.000          7.235        992.765
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     376.506 MHz       1000.000          2.656        997.344
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.954       0.000              0            752
 clk_Inferred           clk_Inferred               968.756       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.765       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.344       0.000              0             19
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.178       0.000              0            752
 clk_Inferred           clk_Inferred                 0.230       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.031       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.397       0.000              0             19
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.248       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           2497
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.154       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.244       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.567       0.000              0            752
 clk_Inferred           clk_Inferred               974.333       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.135       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.854       0.000              0             19
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.217       0.000              0            752
 clk_Inferred           clk_Inferred                 0.244       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.084       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.350       0.000              0             19
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.515       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           2497
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.631       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.649       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.787     508.582         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_232/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.582         Logic Levels: 2  
                                                                                   Logic: 0.838ns(29.854%), Route: 1.969ns(70.146%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.575    1004.965         ntclkbufg_0      
 CLMA_142_232/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.763                          
 clock uncertainty                                      -0.050    1005.713                          

 Setup time                                             -0.177    1005.536                          

 Data required time                                               1005.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.536                          
 Data arrival time                                                -508.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.772     508.567         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.567         Logic Levels: 2  
                                                                                   Logic: 0.838ns(30.014%), Route: 1.954ns(69.986%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564    1004.954         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.752                          
 clock uncertainty                                      -0.050    1005.702                          

 Setup time                                             -0.180    1005.522                          

 Data required time                                               1005.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.522                          
 Data arrival time                                                -508.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.960
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.785     508.580         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_228/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.580         Logic Levels: 2  
                                                                                   Logic: 0.838ns(29.875%), Route: 1.967ns(70.125%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570    1004.960         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.758                          
 clock uncertainty                                      -0.050    1005.708                          

 Setup time                                             -0.171    1005.537                          

 Data required time                                               1005.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.537                          
 Data arrival time                                                -508.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.942
  Launch Clock Delay      :  4.983
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.593       4.983         ntclkbufg_0      
 CLMA_146_244/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_146_244/Q2                   tco                   0.223       5.206 f       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.236       5.442         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_146_248/M2                                                           f       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   5.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.890       5.942         ntclkbufg_0      
 CLMA_146_248/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.662       5.280                          
 clock uncertainty                                       0.000       5.280                          

 Hold time                                              -0.016       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  4.938
  Clock Pessimism Removal :  -0.907

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548       4.938         ntclkbufg_0      
 CLMA_126_220/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_220/Q0                   tco                   0.223       5.161 f       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.305         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMS_126_221/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   5.305         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.826       5.878         ntclkbufg_0      
 CLMS_126_221/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.907       4.971                          
 clock uncertainty                                       0.000       4.971                          

 Hold time                                               0.033       5.004                          

 Data required time                                                  5.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.004                          
 Data arrival time                                                  -5.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.900
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  -0.907

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570       4.960         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK

 CLMA_142_228/Q0                   tco                   0.223       5.183 f       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.144       5.327         u_jtag_top/u_jtag_driver/shift_reg [36]
 CLMS_142_229/CD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D

 Data arrival time                                                   5.327         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.848       5.900         ntclkbufg_0      
 CLMS_142_229/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.907       4.993                          
 clock uncertainty                                       0.000       4.993                          

 Hold time                                               0.033       5.026                          

 Data required time                                                  5.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.026                          
 Data arrival time                                                  -5.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984      27.753         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211      27.964 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667      28.631         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214      28.845 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      30.538         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      30.752 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      32.361         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      32.525 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.306      35.831         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  35.831         Logic Levels: 29 
                                                                                   Logic: 7.164ns(22.789%), Route: 24.272ns(77.211%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.556    1003.748         ntclkbufg_1      
 CLMS_10_213/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WCLK
 clock pessimism                                         0.598    1004.346                          
 clock uncertainty                                      -0.050    1004.296                          

 Setup time                                              0.291    1004.587                          

 Data required time                                               1004.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.587                          
 Data arrival time                                                 -35.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984      27.753         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211      27.964 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667      28.631         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214      28.845 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      30.538         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      30.752 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      32.361         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      32.525 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.990      35.515         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  35.515         Logic Levels: 29 
                                                                                   Logic: 7.164ns(23.021%), Route: 23.956ns(76.979%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.551    1003.743         ntclkbufg_1      
 CLMS_10_209/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WCLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                              0.291    1004.582                          

 Data required time                                               1004.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.582                          
 Data arrival time                                                 -35.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.717
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.241      28.010         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.207      28.217 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.586      28.803         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.214      29.017 r       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.561      30.578         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.214      30.792 r       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.473      32.265         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.387      32.652 r       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.818      35.470         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  35.470         Logic Levels: 29 
                                                                                   Logic: 7.383ns(23.759%), Route: 23.692ns(76.241%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.525    1003.717         ntclkbufg_1      
 CLMS_46_165/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WCLK
 clock pessimism                                         0.598    1004.315                          
 clock uncertainty                                      -0.050    1004.265                          

 Setup time                                              0.291    1004.556                          

 Data required time                                               1004.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.556                          
 Data arrival time                                                 -35.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.588       3.780         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK

 CLMA_42_248/Q2                    tco                   0.223       4.003 f       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.256       4.259         m1_addr_i[11]    
 CLMA_46_244/M2                                                            f       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D

 Data arrival time                                                   4.259         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.853       4.417         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.600       3.792         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK

 CLMA_58_248/Q3                    tco                   0.223       4.015 f       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.254       4.269         m1_addr_i[5]     
 CLMA_58_240/M1                                                            f       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D

 Data arrival time                                                   4.269         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.857       4.421         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.016       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                  -4.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.756
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.564       3.756         ntclkbufg_1      
 CLMA_90_285/CLK                                                           r       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_90_285/Q0                    tco                   0.223       3.979 f       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.144       4.123         u_tinyriscv/u_clint/csr_state_3
 CLMA_82_284/A1                                                            f       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.851       4.415         ntclkbufg_1      
 CLMA_82_284/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.043                          
 clock uncertainty                                       0.000       4.043                          

 Hold time                                              -0.166       3.877                          

 Data required time                                                  3.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.877                          
 Data arrival time                                                  -4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.592
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.589       6.900         _N15             
 CLMA_66_32/Y0                     td                    0.164       7.064 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.436       7.500         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   7.500         Logic Levels: 6  
                                                                                   Logic: 3.276ns(53.355%), Route: 2.864ns(46.645%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.592    1000.592         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.592                          
 clock uncertainty                                      -0.050    1000.542                          

 Setup time                                             -0.277    1000.265                          

 Data required time                                               1000.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.265                          
 Data arrival time                                                  -7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.765                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.592
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.589       6.900         _N15             
 CLMA_66_32/Y0                     td                    0.164       7.064 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.436       7.500         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   7.500         Logic Levels: 6  
                                                                                   Logic: 3.276ns(53.355%), Route: 2.864ns(46.645%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.592    1000.592         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.592                          
 clock uncertainty                                      -0.050    1000.542                          

 Setup time                                             -0.277    1000.265                          

 Data required time                                               1000.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.265                          
 Data arrival time                                                  -7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.765                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.849  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.511
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.618       6.929         _N15             
 CLMA_58_36/Y1                     td                    0.169       7.098 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.217       7.315         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_58_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.315         Logic Levels: 6  
                                                                                   Logic: 3.281ns(55.097%), Route: 2.674ns(44.903%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.511    1000.511         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.511                          
 clock uncertainty                                      -0.050    1000.461                          

 Setup time                                             -0.277    1000.184                          

 Data required time                                               1000.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.184                          
 Data arrival time                                                  -7.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.869                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.389
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.586       0.586         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.223       0.809 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.444       1.253         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMS_66_33/B1                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.253         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.433%), Route: 0.444ns(66.567%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.389       1.389         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.389                          
 clock uncertainty                                       0.000       1.389                          

 Hold time                                              -0.167       1.222                          

 Data required time                                                  1.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.222                          
 Data arrival time                                                  -1.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.031                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.186
  Launch Clock Delay      :  0.633
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.633       0.633         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_49/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_49/Q1                     tco                   0.223       0.856 f       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.351       1.207         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_70_40/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D

 Data arrival time                                                   1.207         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.850%), Route: 0.351ns(61.150%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.186       1.186         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_40/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000       1.186                          
 clock uncertainty                                       0.000       1.186                          

 Hold time                                              -0.016       1.170                          

 Data required time                                                  1.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.170                          
 Data arrival time                                                  -1.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.037                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.358
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.586       0.586         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.223       0.809 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.341       1.150         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_66_36/B2                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.150         Logic Levels: 0  
                                                                                   Logic: 0.223ns(39.539%), Route: 0.341ns(60.461%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.358       1.358         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.358                          
 clock uncertainty                                       0.000       1.358                          

 Hold time                                              -0.256       1.102                          

 Data required time                                                  1.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.102                          
 Data arrival time                                                  -1.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.048                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/C0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.183    1000.172                          

 Data required time                                               1000.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.172                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.180    1000.175                          

 Data required time                                               1000.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.175                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.347                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/B0                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.174    1000.181                          

 Data required time                                               1000.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.181                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.353                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.604
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.246       0.847         top_dht22_inst/sel [6]
 CLMS_102_45/B0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.027       0.577                          
 clock uncertainty                                       0.000       0.577                          

 Hold time                                              -0.127       0.450                          

 Data required time                                                  0.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.450                          
 Data arrival time                                                  -0.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.604
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.246       0.847         top_dht22_inst/sel [6]
 CLMS_102_45/A1                                                            f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   0.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.027       0.577                          
 clock uncertainty                                       0.000       0.577                          

 Hold time                                              -0.166       0.411                          

 Data required time                                                  0.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.411                          
 Data arrival time                                                  -0.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.462
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q1                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       0.745         top_dht22_inst/sel [3]
 CLMA_106_45/A4                                                            f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.462       0.462         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.084       0.378                          
 clock uncertainty                                       0.000       0.378                          

 Hold time                                              -0.081       0.297                          

 Data required time                                                  0.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.297                          
 Data arrival time                                                  -0.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984       8.891         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211       9.102 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667       9.769         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214       9.983 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      11.676         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      11.890 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      13.499         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      13.663 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.306      16.969         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  16.969         Logic Levels: 12 
                                                                                   Logic: 3.483ns(20.526%), Route: 13.486ns(79.474%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984       8.891         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211       9.102 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667       9.769         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214       9.983 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      11.676         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      11.890 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      13.499         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      13.663 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.990      16.653         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  16.653         Logic Levels: 12 
                                                                                   Logic: 3.483ns(20.915%), Route: 13.170ns(79.085%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.241       9.148         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.207       9.355 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.586       9.941         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.214      10.155 r       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.561      11.716         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.214      11.930 r       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.473      13.403         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.387      13.790 r       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.818      16.608         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  16.608         Logic Levels: 12 
                                                                                   Logic: 3.702ns(22.290%), Route: 12.906ns(77.710%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.397       1.571         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.414       1.588         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.588         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.798%), Route: 0.559ns(35.202%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U11                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.157       0.157         nt_gpio[1]       
 IOBD_152_102/DIN                  td                    0.935       1.092 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       1.092         gpio_tri[1]/ntI  
 IOL_151_102/RX_DATA_DD            td                    0.094       1.186 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.446       1.632         _N2              
 CLMA_130_101/C0                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.632         Logic Levels: 2  
                                                                                   Logic: 1.029ns(63.051%), Route: 0.603ns(36.949%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.112
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.624     507.137         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.137         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.669%), Route: 1.593ns(70.331%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.300    1004.112         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.866                          
 clock uncertainty                                      -0.050    1004.816                          

 Setup time                                             -0.112    1004.704                          

 Data required time                                               1004.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.704                          
 Data arrival time                                                -507.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.112
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.624     507.137         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.137         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.669%), Route: 1.593ns(70.331%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.300    1004.112         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.866                          
 clock uncertainty                                      -0.050    1004.816                          

 Setup time                                             -0.111    1004.705                          

 Data required time                                               1004.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.705                          
 Data arrival time                                                -507.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.634     507.147         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_232/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.147         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.538%), Route: 1.603ns(70.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.312    1004.124         ntclkbufg_0      
 CLMA_142_232/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.878                          
 clock uncertainty                                      -0.050    1004.828                          

 Setup time                                             -0.111    1004.717                          

 Data required time                                               1004.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.717                          
 Data arrival time                                                -507.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.740
  Launch Clock Delay      :  4.141
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.329       4.141         ntclkbufg_0      
 CLMA_146_244/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_146_244/Q2                   tco                   0.198       4.339 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.238       4.577         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_146_248/M2                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   4.577         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.551       4.740         ntclkbufg_0      
 CLMA_146_248/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.377       4.363                          
 clock uncertainty                                       0.000       4.363                          

 Hold time                                              -0.003       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                  -4.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  -0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.284       4.096         ntclkbufg_0      
 CLMA_126_220/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_220/Q0                   tco                   0.197       4.293 f       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.431         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMS_126_221/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.481       4.670         ntclkbufg_0      
 CLMS_126_221/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.547       4.123                          
 clock uncertainty                                       0.000       4.123                          

 Hold time                                               0.028       4.151                          

 Data required time                                                  4.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.151                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.687
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  -0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.301       4.113         ntclkbufg_0      
 CLMA_130_232/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_232/Q0                   tco                   0.197       4.310 f       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.449         u_jtag_top/u_jtag_driver/rx_data [18]
 CLMA_130_233/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D

 Data arrival time                                                   4.449         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.498       4.687         ntclkbufg_0      
 CLMA_130_233/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/CLK
 clock pessimism                                        -0.547       4.140                          
 clock uncertainty                                       0.000       4.140                          

 Hold time                                               0.028       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.168                          
 Data arrival time                                                  -4.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779      22.490         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169      22.659 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585      23.244         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182      23.426 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324      24.750         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192      24.942 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      26.228         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      26.367 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.058      29.425         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  29.425         Logic Levels: 29 
                                                                                   Logic: 5.808ns(22.452%), Route: 20.061ns(77.548%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.296    1003.105         ntclkbufg_1      
 CLMS_10_213/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WCLK
 clock pessimism                                         0.416    1003.521                          
 clock uncertainty                                      -0.050    1003.471                          

 Setup time                                              0.287    1003.758                          

 Data required time                                               1003.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.758                          
 Data arrival time                                                 -29.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779      22.490         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169      22.659 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585      23.244         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182      23.426 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324      24.750         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192      24.942 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      26.228         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      26.367 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.801      29.168         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  29.168         Logic Levels: 29 
                                                                                   Logic: 5.808ns(22.677%), Route: 19.804ns(77.323%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.291    1003.100         ntclkbufg_1      
 CLMS_10_209/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WCLK
 clock pessimism                                         0.416    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                              0.287    1003.753                          

 Data required time                                               1003.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.753                          
 Data arrival time                                                 -29.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.033      22.744         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.165      22.909 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.471      23.380         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.182      23.562 f       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.219      24.781         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.192      24.973 f       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.194      26.167         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.297      26.464 f       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.608      29.072         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            f       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  29.072         Logic Levels: 29 
                                                                                   Logic: 5.962ns(23.366%), Route: 19.554ns(76.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.262    1003.071         ntclkbufg_1      
 CLMS_46_165/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WCLK
 clock pessimism                                         0.416    1003.487                          
 clock uncertainty                                      -0.050    1003.437                          

 Setup time                                              0.287    1003.724                          

 Data required time                                               1003.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.724                          
 Data arrival time                                                 -29.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.118
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.309       3.118         ntclkbufg_1      
 CLMA_90_285/CLK                                                           r       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_90_285/Q0                    tco                   0.197       3.315 f       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.142       3.457         u_tinyriscv/u_clint/csr_state_3
 CLMA_82_284/A1                                                            f       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.457         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.112%), Route: 0.142ns(41.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.516       3.583         ntclkbufg_1      
 CLMA_82_284/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.325                          
 clock uncertainty                                       0.000       3.325                          

 Hold time                                              -0.112       3.213                          

 Data required time                                                  3.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.213                          
 Data arrival time                                                  -3.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.327       3.136         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK

 CLMA_42_248/Q2                    tco                   0.198       3.334 r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.246       3.580         m1_addr_i[11]    
 CLMA_46_244/M2                                                            r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D

 Data arrival time                                                   3.580         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.505       3.572         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.149
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.340       3.149         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK

 CLMA_58_248/Q3                    tco                   0.198       3.347 r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.252       3.599         m1_addr_i[5]     
 CLMA_58_240/M1                                                            r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D

 Data arrival time                                                   3.599         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.000%), Route: 0.252ns(56.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.511       3.578         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.003       3.317                          

 Data required time                                                  3.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.317                          
 Data arrival time                                                  -3.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.496
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.482       5.594         _N15             
 CLMA_66_32/Y0                     td                    0.131       5.725 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.363       6.088         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 6  
                                                                                   Logic: 2.626ns(52.826%), Route: 2.345ns(47.174%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.496    1000.496         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.496                          
 clock uncertainty                                      -0.050    1000.446                          

 Setup time                                             -0.223    1000.223                          

 Data required time                                               1000.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.223                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.496
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.482       5.594         _N15             
 CLMA_66_32/Y0                     td                    0.131       5.725 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.363       6.088         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 6  
                                                                                   Logic: 2.626ns(52.826%), Route: 2.345ns(47.174%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.496    1000.496         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.496                          
 clock uncertainty                                      -0.050    1000.446                          

 Setup time                                             -0.223    1000.223                          

 Data required time                                               1000.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.223                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.701  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.416
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.506       5.618         _N15             
 CLMA_58_36/Y1                     td                    0.135       5.753 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.200       5.953         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_58_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.953         Logic Levels: 6  
                                                                                   Logic: 2.630ns(54.384%), Route: 2.206ns(45.616%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.416    1000.416         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.416                          
 clock uncertainty                                      -0.050    1000.366                          

 Setup time                                             -0.223    1000.143                          

 Data required time                                               1000.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.143                          
 Data arrival time                                                  -5.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.190                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.989
  Launch Clock Delay      :  0.528
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.528       0.528         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_49/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_49/Q1                     tco                   0.198       0.726 r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.344       1.070         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_70_40/M3                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D

 Data arrival time                                                   1.070         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.531%), Route: 0.344ns(63.469%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.989       0.989         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_40/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000       0.989                          
 clock uncertainty                                       0.000       0.989                          

 Hold time                                              -0.003       0.986                          

 Data required time                                                  0.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.986                          
 Data arrival time                                                  -1.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.084                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.114
  Launch Clock Delay      :  0.489
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.489       0.489         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.197       0.686 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.330       1.016         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_66_36/B2                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.016         Logic Levels: 0  
                                                                                   Logic: 0.197ns(37.381%), Route: 0.330ns(62.619%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.114       1.114         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.114                          
 clock uncertainty                                       0.000       1.114                          

 Hold time                                              -0.185       0.929                          

 Data required time                                                  0.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.929                          
 Data arrival time                                                  -1.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.087                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.116
  Launch Clock Delay      :  0.489
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.489       0.489         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.197       0.686 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.430       1.116         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMS_66_33/B1                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.116         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.419%), Route: 0.430ns(68.581%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.116       1.116         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.116                          
 clock uncertainty                                       0.000       1.116                          

 Hold time                                              -0.112       1.004                          

 Data required time                                                  1.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.004                          
 Data arrival time                                                  -1.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/C0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.111    1000.161                          

 Data required time                                               1000.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.161                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.854                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.109    1000.163                          

 Data required time                                               1000.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.163                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.856                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/B0                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.104    1000.168                          

 Data required time                                               1000.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.168                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.861                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.237       0.747         top_dht22_inst/sel [6]
 CLMS_102_45/B0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.747         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.009       0.479                          
 clock uncertainty                                       0.000       0.479                          

 Hold time                                              -0.082       0.397                          

 Data required time                                                  0.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.397                          
 Data arrival time                                                  -0.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.237       0.747         top_dht22_inst/sel [6]
 CLMS_102_45/A1                                                            f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   0.747         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.009       0.479                          
 clock uncertainty                                       0.000       0.479                          

 Hold time                                              -0.112       0.367                          

 Data required time                                                  0.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.367                          
 Data arrival time                                                  -0.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.358
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q1                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       0.649         top_dht22_inst/sel [3]
 CLMA_106_45/A4                                                            f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.649         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.358       0.358         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       0.314                          
 clock uncertainty                                       0.000       0.314                          

 Hold time                                              -0.055       0.259                          

 Data required time                                                  0.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.259                          
 Data arrival time                                                  -0.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779       7.242         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169       7.411 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585       7.996         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182       8.178 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324       9.502         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192       9.694 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      10.980         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      11.119 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.058      14.177         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  14.177         Logic Levels: 12 
                                                                                   Logic: 2.899ns(20.449%), Route: 11.278ns(79.551%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779       7.242         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169       7.411 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585       7.996         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182       8.178 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324       9.502         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192       9.694 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      10.980         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      11.119 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.801      13.920         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  13.920         Logic Levels: 12 
                                                                                   Logic: 2.899ns(20.826%), Route: 11.021ns(79.174%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.033       7.496         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.165       7.661 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.471       8.132         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.182       8.314 f       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.219       9.533         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.192       9.725 f       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.194      10.919         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.297      11.216 f       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.608      13.824         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            f       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  13.824         Logic Levels: 12 
                                                                                   Logic: 3.053ns(22.085%), Route: 10.771ns(77.915%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.373       1.370         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.388       1.385         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.385         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.516%), Route: 0.533ns(38.484%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U11                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.157       0.157         nt_gpio[1]       
 IOBD_152_102/DIN                  td                    0.781       0.938 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.938         gpio_tri[1]/ntI  
 IOL_151_102/RX_DATA_DD            td                    0.071       1.009 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.402       1.411         _N2              
 CLMA_130_101/C0                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.411         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.383%), Route: 0.559ns(39.617%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.156 sec
Current time: Thu Nov 11 23:15:35 2021
Action report_timing: Peak memory pool usage is 472,444,928 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 11 23:15:36 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.781250 sec.
Generating architecture configuration.
The bitstream file is "F:/FPGA_Competition/my_riscv_soc_sim_11.11/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 24.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 29.000 sec
Action gen_bit_stream: CPU time elapsed is 27.125 sec
Current time: Thu Nov 11 23:16:04 2021
Action gen_bit_stream: Peak memory pool usage is 373,895,168 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
