# About This Repository
This repository are filled with my past project and assignment from my Logic Design Class, Logic Design Laboratory and some of my verilog project

Feel free to use any of my code in this repository
