0.7
2020.2
Oct 19 2021
03:16:22
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/ripple_add_sub_16bit/ripple_add_sub_16bit.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/ripple_add_sub_16bit/ripple_add_sub_16bit.srcs/sim_1/new/ripple_add_sub_16bit_tb.v,1662576085,verilog,,,,ripple_add_sub_16bit_tb,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/ripple_add_sub_16bit/ripple_add_sub_16bit.srcs/sources_1/new/ripple_add_sub_16bit.v,1662575349,verilog,,D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/ripple_add_sub_16bit/ripple_add_sub_16bit.srcs/sim_1/new/ripple_add_sub_16bit_tb.v,,ripple_add_sub_16bit,,,,,,,,
