TimeQuest Timing Analyzer report for CEG3155Project
Sat Nov 02 18:45:12 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'
 14. Slow 1200mV 85C Model Hold: 'GClock'
 15. Slow 1200mV 85C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'GClock'
 30. Slow 1200mV 0C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'
 31. Slow 1200mV 0C Model Hold: 'GClock'
 32. Slow 1200mV 0C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'GClock'
 46. Fast 1200mV 0C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'
 47. Fast 1200mV 0C Model Hold: 'GClock'
 48. Fast 1200mV 0C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CEG3155Project                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk_div:clk_div_inst|clock_1Mhz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:clk_div_inst|clock_1Mhz_int } ;
; GClock                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock }                              ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 115.26 MHz ; 115.26 MHz      ; GClock                              ;                                                ;
; 727.27 MHz ; 437.64 MHz      ; clk_div:clk_div_inst|clock_1Mhz_int ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -3.838 ; -65.524       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; -0.375 ; -0.761        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -1.802 ; -31.647       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; 0.402  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -3.000 ; -11.995       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; -1.285 ; -5.140        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.838 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.658      ; 5.288      ;
; -3.674 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.796      ; 4.970      ;
; -3.647 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.646      ; 5.085      ;
; -3.629 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.504      ; 4.925      ;
; -3.590 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.658      ; 5.040      ;
; -3.539 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.663      ; 4.994      ;
; -3.483 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.784      ; 4.767      ;
; -3.465 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.642      ; 4.607      ;
; -3.446 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.663      ; 4.901      ;
; -3.438 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.796      ; 4.734      ;
; -3.428 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.647      ; 4.867      ;
; -3.375 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.801      ; 4.676      ;
; -3.322 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.648      ; 4.762      ;
; -3.282 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.801      ; 4.583      ;
; -3.276 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.785      ; 4.561      ;
; -3.222 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.371     ; 2.643      ;
; -3.170 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.786      ; 4.456      ;
; -3.154 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.334     ; 2.612      ;
; -3.095 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.962      ; 4.981      ;
; -3.070 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.233     ; 2.337      ;
; -3.002 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.196     ; 2.306      ;
; -2.908 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.370     ; 2.330      ;
; -2.904 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.950      ; 4.778      ;
; -2.886 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.808      ; 4.618      ;
; -2.865 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.962      ; 4.751      ;
; -2.802 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.967      ; 4.693      ;
; -2.786 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.218     ; 2.068      ;
; -2.783 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.062     ; 2.645      ;
; -2.744 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.232     ; 2.012      ;
; -2.709 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.967      ; 4.600      ;
; -2.703 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.951      ; 4.578      ;
; -2.680 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.174     ; 2.298      ;
; -2.633 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.356     ; 2.069      ;
; -2.621 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.056     ; 2.065      ;
; -2.602 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.231     ; 1.871      ;
; -2.597 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.952      ; 4.473      ;
; -2.564 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.219     ; 1.845      ;
; -2.536 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.182     ; 2.146      ;
; -2.528 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.036     ; 1.992      ;
; -2.517 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.369     ; 1.940      ;
; -2.516 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.044     ; 1.972      ;
; -2.500 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.196     ; 1.804      ;
; -2.494 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.064     ; 2.354      ;
; -2.471 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.056     ; 1.915      ;
; -2.469 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.194     ; 2.067      ;
; -2.426 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.027     ; 2.323      ;
; -2.389 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.027     ; 2.286      ;
; -2.353 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.125      ; 2.402      ;
; -2.217 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.065     ; 2.221      ;
; -2.206 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.064     ; 2.092      ;
; -2.203 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.062     ; 2.180      ;
; -2.162 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.063     ; 2.023      ;
; -2.145 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.221     ; 1.986      ;
; -2.101 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.063     ; 1.983      ;
; -2.081 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.218     ; 1.925      ;
; -2.073 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.208     ; 1.933      ;
; -2.042 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.063     ; 1.929      ;
; -2.040 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 2.758      ; 4.337      ;
; -1.975 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.624      ;
; -1.952 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.133      ; 2.009      ;
; -1.924 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.723      ;
; -1.924 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.056     ; 1.930      ;
; -1.923 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.061     ; 1.791      ;
; -1.907 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.350     ; 1.226      ;
; -1.906 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.202     ; 1.563      ;
; -1.891 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.886      ;
; -1.889 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.500        ; 2.945      ; 4.258      ;
; -1.889 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.207     ; 1.750      ;
; -1.888 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.055     ; 1.909      ;
; -1.868 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.223     ; 1.706      ;
; -1.866 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.133      ; 1.949      ;
; -1.861 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.214     ; 1.686      ;
; -1.833 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.222     ; 1.692      ;
; -1.828 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.061     ; 1.734      ;
; -1.815 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.055     ; 1.469      ;
; -1.769 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 1.000        ; -0.066     ; 1.764      ;
; -1.764 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.218     ; 1.608      ;
; -1.753 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.064     ; 1.765      ;
; -1.751 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.064     ; 1.621      ;
; -1.742 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.188     ; 1.223      ;
; -1.741 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.134      ; 1.820      ;
; -1.741 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.057     ; 1.765      ;
; -1.736 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.066     ; 1.766      ;
; -1.735 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.061     ; 1.605      ;
; -1.728 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.069      ; 1.764      ;
; -1.723 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.090      ; 1.742      ;
; -1.712 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.057     ; 1.751      ;
; -1.708 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.054     ; 1.693      ;
; -1.708 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.055     ; 1.749      ;
; -1.700 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.054     ; 1.722      ;
; -1.698 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.027     ; 1.621      ;
; -1.696 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.096     ; 1.567      ;
; -1.690 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.064     ; 1.579      ;
; -1.680 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.707      ;
; -1.671 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.126      ; 1.742      ;
; -1.669 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.727      ;
; -1.644 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.125      ; 1.719      ;
; -1.629 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.500      ;
; -1.624 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.054     ; 1.639      ;
; -1.621 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 4.922      ; 6.082      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                          ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.375 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.292      ;
; -0.217 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.134      ;
; -0.206 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.123      ;
; -0.169 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.086      ;
; 0.084  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.833      ;
; 0.096  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.821      ;
; 0.097  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.820      ;
; 0.110  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.807      ;
; 0.152  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.802 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.274      ; 3.472      ;
; -1.792 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.252      ; 3.460      ;
; -1.790 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.252      ; 3.462      ;
; -1.778 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.274      ; 3.496      ;
; -1.754 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 5.101      ; 3.347      ;
; -1.753 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.103      ; 3.350      ;
; -1.676 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.288      ; 3.612      ;
; -1.606 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.101      ; 3.495      ;
; -1.526 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.289      ; 3.763      ;
; -1.519 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.120      ; 3.601      ;
; -1.496 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.112      ; 3.616      ;
; -1.451 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.274      ; 3.343      ;
; -1.449 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.252      ; 3.323      ;
; -1.445 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.252      ; 3.327      ;
; -1.434 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.274      ; 3.360      ;
; -1.406 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.121      ; 3.715      ;
; -1.386 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 5.101      ; 3.235      ;
; -1.385 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.103      ; 3.238      ;
; -1.352 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.288      ; 3.456      ;
; -1.242 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.101      ; 3.379      ;
; -1.217 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.289      ; 3.592      ;
; -1.149 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.120      ; 3.491      ;
; -1.126 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 3.301      ; 2.175      ;
; -1.118 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.112      ; 3.514      ;
; -1.085 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 3.142      ; 2.057      ;
; -1.077 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.102      ; 4.025      ;
; -1.033 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.121      ; 3.608      ;
; -1.033 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 5.287      ; 4.254      ;
; -0.918 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 3.147      ; 2.229      ;
; -0.917 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.122      ; 4.205      ;
; -0.855 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 3.142      ; 2.287      ;
; -0.841 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 3.157      ; 2.316      ;
; -0.840 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 3.147      ; 2.307      ;
; -0.776 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 3.301      ; 2.045      ;
; -0.759 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 3.158      ; 2.399      ;
; -0.757 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 3.159      ; 2.402      ;
; -0.712 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 5.092      ; 4.380      ;
; -0.706 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.102      ; 3.916      ;
; -0.690 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 5.287      ; 4.117      ;
; -0.682 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 3.142      ; 1.980      ;
; -0.540 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 5.123      ; 4.583      ;
; -0.524 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.122      ; 4.118      ;
; -0.516 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 3.147      ; 2.151      ;
; -0.476 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 3.142      ; 2.186      ;
; -0.471 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 3.147      ; 2.196      ;
; -0.461 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 3.157      ; 2.216      ;
; -0.445 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.187      ; 2.262      ;
; -0.443 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.165      ; 2.242      ;
; -0.439 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.165      ; 2.246      ;
; -0.428 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.187      ; 2.279      ;
; -0.380 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 3.158      ; 2.298      ;
; -0.380 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 3.014      ; 2.154      ;
; -0.379 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.016      ; 2.157      ;
; -0.360 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 3.159      ; 2.319      ;
; -0.346 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.201      ; 2.375      ;
; -0.292 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 5.092      ; 4.320      ;
; -0.289 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.000        ; 5.123      ; 4.834      ;
; -0.236 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.014      ; 2.298      ;
; -0.211 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.202      ; 2.511      ;
; -0.178 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 5.123      ; 4.465      ;
; -0.143 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.033      ; 2.410      ;
; -0.116 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.025      ; 2.429      ;
; -0.027 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.034      ; 2.527      ;
; 0.148  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.000        ; 4.977      ; 5.125      ;
; 0.300  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.015      ; 2.835      ;
; 0.309  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; -0.500       ; 5.123      ; 4.952      ;
; 0.316  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 3.200      ; 3.036      ;
; 0.434  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.702      ;
; 0.442  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.710      ;
; 0.463  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.035      ; 3.018      ;
; 0.562  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.830      ;
; 0.629  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 0.351      ; 0.500      ;
; 0.633  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.901      ;
; 0.647  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.915      ;
; 0.652  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.920      ;
; 0.654  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.922      ;
; 0.668  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.005      ; 3.193      ;
; 0.698  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.966      ;
; 0.747  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; -0.500       ; 4.977      ; 5.244      ;
; 0.773  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; GClock       ; GClock      ; -0.500       ; 0.182      ; 0.475      ;
; 0.815  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 0.062      ; 0.877      ;
; 0.828  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.036      ; 3.384      ;
; 0.830  ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 2.237      ; 3.067      ;
; 0.843  ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 2.222      ; 3.065      ;
; 0.925  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.062      ; 0.987      ;
; 0.932  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 0.061      ; 0.993      ;
; 0.951  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.219      ;
; 0.962  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.230      ;
; 0.967  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.235      ;
; 0.969  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.237      ;
; 0.974  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.242      ;
; 0.979  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.247      ;
; 1.050  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.061      ; 1.111      ;
; 1.061  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.061      ; 1.122      ;
; 1.072  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.340      ;
; 1.077  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.345      ;
; 1.084  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 0.055      ; 1.139      ;
; 1.088  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.356      ;
; 1.093  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.361      ;
; 1.094  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.056      ; 1.150      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                          ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.402 ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.693      ;
; 0.435 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.449 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.716      ;
; 0.654 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.667 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.934      ;
; 0.718 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.985      ;
; 0.869 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.136      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.207  ; 0.395        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF2|slaveLatch|int_q~0|datac                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF3|slaveLatch|int_q~0|datac                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|masterLatch|int_q~2|datac                                                           ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF2|slaveLatch|int_q~0|datac                                                      ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF0|slaveLatch|int_q~0|datac                                                      ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|combout                                               ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF3|slaveLatch|int_q~0|datac                                                      ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|inclk[0]                                       ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|outclk                                         ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF0|slaveLatch|int_q~0|datad                                                      ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF2|slaveLatch|int_q~0|datad                                                      ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF3|slaveLatch|int_q~0|datad                                                      ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|masterLatch|int_q~0|datad                                                            ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~1|datad                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF2|slaveLatch|int_q~0|datad                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF3|slaveLatch|int_q~0|datad                                                 ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_100KHz|clk                                                                                                ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|masterLatch|int_q~0|datad                                                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.383  ; 0.603        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                               ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|first|slaveLatch|int_q~0|datac                                                                                ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_1Mhz_int|clk                                                                                              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[0]|clk                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[1]|clk                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[2]|clk                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[3]|clk                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[4]|clk                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GClock    ; GClock     ; 1.917 ; 2.007 ; Rise       ; GClock          ;
; GReset    ; GClock     ; 5.225 ; 5.571 ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; 4.647 ; 5.037 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; 4.466 ; 4.754 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; 4.647 ; 5.037 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; 4.499 ; 4.818 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; 4.364 ; 4.700 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 2.101 ; 2.281 ; Fall       ; GClock          ;
; GReset    ; GClock     ; 5.000 ; 5.334 ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; 4.422 ; 4.794 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; 4.223 ; 4.529 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; 4.422 ; 4.794 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; 4.262 ; 4.593 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; 4.139 ; 4.475 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 3.350 ; 3.725 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GClock    ; GClock     ; 0.289  ; 0.171  ; Rise       ; GClock          ;
; GReset    ; GClock     ; 0.685  ; 0.378  ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; -2.502 ; -2.864 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; -2.691 ; -3.032 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; -2.855 ; -3.182 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; -2.502 ; -2.864 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; -2.605 ; -2.909 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.931  ; 1.802  ; Fall       ; GClock          ;
; GReset    ; GClock     ; 0.387  ; 0.117  ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; -1.443 ; -1.774 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; -1.443 ; -1.774 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; -1.749 ; -2.088 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; -1.828 ; -2.178 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; -1.861 ; -2.143 ; Fall       ; GClock          ;
; simClock  ; GClock     ; -0.341 ; -0.720 ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 11.115 ; 11.089 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 10.476 ; 10.410 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 10.957 ; 10.889 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 10.715 ; 10.686 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 11.115 ; 11.087 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 10.765 ; 10.706 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 10.402 ; 10.435 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 11.113 ; 11.089 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 10.907 ; 10.855 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 10.917 ; 10.865 ; Fall       ; GClock          ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 9.229 ; 9.214 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 9.238 ; 9.223 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 9.639 ; 9.557 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 9.481 ; 9.485 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 9.805 ; 9.742 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 9.555 ; 9.446 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 9.229 ; 9.214 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 9.855 ; 9.743 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 9.929 ; 9.871 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 9.939 ; 9.881 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 126.2 MHz  ; 126.2 MHz       ; GClock                              ;                                                ;
; 810.37 MHz ; 437.64 MHz      ; clk_div:clk_div_inst|clock_1Mhz_int ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -3.462 ; -56.703       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; -0.234 ; -0.370        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -1.579 ; -27.141       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; 0.354  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -3.000 ; -11.995       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; -1.285 ; -5.140        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.462 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.546      ; 4.856      ;
; -3.319 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.671      ; 4.571      ;
; -3.294 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.534      ; 4.676      ;
; -3.286 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.402      ; 4.536      ;
; -3.222 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.546      ; 4.616      ;
; -3.207 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.550      ; 4.605      ;
; -3.151 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.659      ; 4.391      ;
; -3.143 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.527      ; 4.251      ;
; -3.099 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.550      ; 4.497      ;
; -3.079 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.671      ; 4.331      ;
; -3.066 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.535      ; 4.449      ;
; -3.064 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.675      ; 4.320      ;
; -2.956 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.675      ; 4.212      ;
; -2.952 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 1.536      ; 4.336      ;
; -2.923 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.660      ; 4.164      ;
; -2.873 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.320     ; 2.401      ;
; -2.832 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.292     ; 2.388      ;
; -2.811 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 1.661      ; 4.053      ;
; -2.752 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.807      ; 4.583      ;
; -2.737 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.195     ; 2.123      ;
; -2.696 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.167     ; 2.110      ;
; -2.584 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.319     ; 2.113      ;
; -2.584 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.795      ; 4.403      ;
; -2.576 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.663      ; 4.263      ;
; -2.514 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.807      ; 4.345      ;
; -2.497 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.811      ; 4.332      ;
; -2.490 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.183     ; 1.888      ;
; -2.459 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.057     ; 2.426      ;
; -2.441 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.194     ; 1.828      ;
; -2.397 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.145     ; 2.100      ;
; -2.391 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.811      ; 4.226      ;
; -2.361 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.308     ; 1.901      ;
; -2.356 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.796      ; 4.176      ;
; -2.353 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.193     ; 1.741      ;
; -2.343 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.035     ; 1.889      ;
; -2.292 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.184     ; 1.689      ;
; -2.280 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.151     ; 1.977      ;
; -2.278 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.318     ; 1.808      ;
; -2.263 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.026     ; 1.818      ;
; -2.261 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.020     ; 1.822      ;
; -2.248 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 1.797      ; 4.069      ;
; -2.233 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.166     ; 1.648      ;
; -2.215 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.160     ; 1.903      ;
; -2.209 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.035     ; 1.755      ;
; -2.174 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.059     ; 2.139      ;
; -2.133 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.031     ; 2.126      ;
; -2.130 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.030     ; 2.124      ;
; -2.101 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.110      ; 2.235      ;
; -1.977 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.060     ; 2.075      ;
; -1.966 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.057     ; 2.036      ;
; -1.936 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.059     ; 1.924      ;
; -1.899 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 2.469      ; 3.995      ;
; -1.894 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.202     ; 1.838      ;
; -1.874 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.058     ; 1.840      ;
; -1.855 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.058     ; 1.838      ;
; -1.793 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.500        ; 2.636      ; 3.953      ;
; -1.791 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.199     ; 1.738      ;
; -1.789 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.192     ; 1.753      ;
; -1.766 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.058     ; 1.755      ;
; -1.732 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.053     ; 1.477      ;
; -1.698 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.116      ; 1.838      ;
; -1.679 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.053     ; 1.557      ;
; -1.671 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.302     ; 1.107      ;
; -1.671 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.185     ; 1.417      ;
; -1.652 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.051     ; 1.747      ;
; -1.643 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.191     ; 1.608      ;
; -1.639 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.057     ; 1.611      ;
; -1.628 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.714      ;
; -1.625 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.203     ; 1.571      ;
; -1.622 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.198     ; 1.551      ;
; -1.613 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.052     ; 1.722      ;
; -1.609 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.049     ; 1.358      ;
; -1.607 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.116      ; 1.770      ;
; -1.591 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.202     ; 1.557      ;
; -1.566 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.056     ; 1.571      ;
; -1.548 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.637      ;
; -1.536 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.058     ; 1.639      ;
; -1.524 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.154     ; 1.108      ;
; -1.519 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.060     ; 1.639      ;
; -1.511 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.199     ; 1.458      ;
; -1.509 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.117      ; 1.667      ;
; -1.507 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.051     ; 1.583      ;
; -1.502 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.057     ; 1.484      ;
; -1.488 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.052     ; 1.604      ;
; -1.486 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.055     ; 1.455      ;
; -1.476 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.111      ; 1.628      ;
; -1.466 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.083     ; 1.444      ;
; -1.465 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.067      ; 1.593      ;
; -1.458 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.031     ; 1.474      ;
; -1.458 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.082      ; 1.569      ;
; -1.457 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 4.473      ; 5.557      ;
; -1.457 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.054     ; 1.583      ;
; -1.451 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.057     ; 1.436      ;
; -1.449 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.051     ; 1.578      ;
; -1.448 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.110      ; 1.605      ;
; -1.445 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.050     ; 1.556      ;
; -1.425 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.053     ; 1.545      ;
; -1.418 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.053     ; 1.548      ;
; -1.401 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.051     ; 1.508      ;
; -1.390 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.154     ; 0.974      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.234 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.161      ;
; -0.090 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.017      ;
; -0.083 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.010      ;
; -0.046 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.171  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.756      ;
; 0.182  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.745      ;
; 0.183  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.194  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.733      ;
; 0.244  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.579 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.790      ; 3.211      ;
; -1.572 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.773      ; 3.201      ;
; -1.572 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.774      ; 3.202      ;
; -1.555 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.790      ; 3.235      ;
; -1.534 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 4.633      ; 3.099      ;
; -1.534 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.636      ; 3.102      ;
; -1.452 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.801      ; 3.349      ;
; -1.408 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.633      ; 3.225      ;
; -1.326 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.802      ; 3.476      ;
; -1.320 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.649      ; 3.329      ;
; -1.299 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.642      ; 3.343      ;
; -1.230 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.650      ; 3.420      ;
; -1.213 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.790      ; 3.097      ;
; -1.210 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.773      ; 3.083      ;
; -1.206 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.774      ; 3.088      ;
; -1.194 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.790      ; 3.116      ;
; -1.148 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 4.633      ; 3.005      ;
; -1.148 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.636      ; 3.008      ;
; -1.123 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.801      ; 3.198      ;
; -1.016 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.633      ; 3.137      ;
; -0.997 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.802      ; 3.325      ;
; -0.942 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.977      ; 2.035      ;
; -0.941 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.634      ; 3.693      ;
; -0.930 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.649      ; 3.239      ;
; -0.911 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.829      ; 1.918      ;
; -0.906 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.642      ; 3.256      ;
; -0.867 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 4.800      ; 3.933      ;
; -0.824 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.650      ; 3.346      ;
; -0.789 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.650      ; 3.861      ;
; -0.754 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.833      ; 2.079      ;
; -0.688 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.829      ; 2.141      ;
; -0.683 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.843      ; 2.160      ;
; -0.672 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.833      ; 2.161      ;
; -0.612 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 4.627      ; 4.015      ;
; -0.606 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.977      ; 1.891      ;
; -0.605 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.844      ; 2.239      ;
; -0.602 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.845      ; 2.243      ;
; -0.519 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 4.800      ; 3.801      ;
; -0.511 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.829      ; 1.838      ;
; -0.509 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.634      ; 3.645      ;
; -0.434 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 4.651      ; 4.217      ;
; -0.371 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.833      ; 1.982      ;
; -0.347 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.650      ; 3.823      ;
; -0.331 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.829      ; 2.018      ;
; -0.330 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.833      ; 2.023      ;
; -0.316 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.843      ; 2.047      ;
; -0.305 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.854      ; 2.069      ;
; -0.298 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.837      ; 2.059      ;
; -0.298 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.838      ; 2.060      ;
; -0.281 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.854      ; 2.093      ;
; -0.260 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.000        ; 4.666      ; 4.406      ;
; -0.260 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.700      ; 1.960      ;
; -0.260 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 2.697      ; 1.957      ;
; -0.248 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.844      ; 2.116      ;
; -0.232 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.845      ; 2.133      ;
; -0.205 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.865      ; 2.180      ;
; -0.134 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.697      ; 2.083      ;
; -0.132 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 4.627      ; 4.015      ;
; -0.079 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.866      ; 2.307      ;
; -0.046 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.713      ; 2.187      ;
; -0.025 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.706      ; 2.201      ;
; -0.022 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 4.651      ; 4.149      ;
; 0.044  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.714      ; 2.278      ;
; 0.137  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.000        ; 4.534      ; 4.671      ;
; 0.333  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.698      ; 2.551      ;
; 0.393  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.636      ;
; 0.399  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 2.864      ; 2.783      ;
; 0.409  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.652      ;
; 0.412  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; -0.500       ; 4.666      ; 4.598      ;
; 0.485  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.714      ; 2.719      ;
; 0.517  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.760      ;
; 0.580  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.823      ;
; 0.593  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.836      ;
; 0.598  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.841      ;
; 0.600  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.843      ;
; 0.623  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 0.303      ; 0.446      ;
; 0.638  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.072      ; 0.881      ;
; 0.662  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.691      ; 2.873      ;
; 0.716  ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 2.053      ; 2.769      ;
; 0.738  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 0.057      ; 0.795      ;
; 0.765  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; GClock       ; GClock      ; -0.500       ; 0.151      ; 0.436      ;
; 0.767  ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 2.038      ; 2.805      ;
; 0.809  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; -0.500       ; 4.534      ; 4.863      ;
; 0.840  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.715      ; 3.075      ;
; 0.840  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.057      ; 0.897      ;
; 0.845  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 0.057      ; 0.902      ;
; 0.866  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.109      ;
; 0.869  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.112      ;
; 0.880  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.123      ;
; 0.881  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.124      ;
; 0.885  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.128      ;
; 0.892  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.135      ;
; 0.952  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.056      ; 1.008      ;
; 0.959  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.056      ; 1.015      ;
; 0.965  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.208      ;
; 0.976  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.219      ;
; 0.979  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.222      ;
; 0.983  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 0.051      ; 1.034      ;
; 0.990  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.072      ; 1.233      ;
; 0.994  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.052      ; 1.046      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.354 ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.385 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.628      ;
; 0.393 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.407 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.650      ;
; 0.599 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.611 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.854      ;
; 0.658 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.901      ;
; 0.806 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.049      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.193  ; 0.379        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_100KHz|clk                                                                                                ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|combout                                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|inclk[0]                                       ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|outclk                                         ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF2|slaveLatch|int_q~0|datac                                                 ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF3|slaveLatch|int_q~0|datac                                                 ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|masterLatch|int_q~2|datac                                                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF0|slaveLatch|int_q~0|datac                                                      ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF2|slaveLatch|int_q~0|datac                                                      ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF3|slaveLatch|int_q~0|datac                                                      ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF0|slaveLatch|int_q~0|datad                                                      ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF2|slaveLatch|int_q~0|datad                                                      ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF3|slaveLatch|int_q~0|datad                                                      ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|masterLatch|int_q~0|datad                                                            ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|masterLatch|int_q~0|datad                                                           ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~1|datad                                                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF2|slaveLatch|int_q~0|datad                                                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF3|slaveLatch|int_q~0|datad                                                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.401  ; 0.619        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                               ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                   ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_1Mhz_int|clk                                                                                              ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[0]|clk                                                                                               ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[1]|clk                                                                                               ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[2]|clk                                                                                               ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[3]|clk                                                                                               ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[4]|clk                                                                                               ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|first|slaveLatch|int_q~0|datac                                                                                ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.252  ; 0.470        ; 0.218          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.252  ; 0.470        ; 0.218          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.252  ; 0.470        ; 0.218          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.252  ; 0.470        ; 0.218          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GClock    ; GClock     ; 1.827 ; 1.847 ; Rise       ; GClock          ;
; GReset    ; GClock     ; 4.670 ; 4.952 ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; 4.121 ; 4.472 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; 4.040 ; 4.149 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; 4.121 ; 4.472 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; 4.053 ; 4.224 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; 3.861 ; 4.139 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.937 ; 2.188 ; Fall       ; GClock          ;
; GReset    ; GClock     ; 4.471 ; 4.744 ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; 3.922 ; 4.262 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; 3.830 ; 3.950 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; 3.922 ; 4.262 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; 3.845 ; 4.025 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; 3.662 ; 3.940 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 2.968 ; 3.256 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GClock    ; GClock     ; 0.260  ; 0.068  ; Rise       ; GClock          ;
; GReset    ; GClock     ; 0.701  ; 0.504  ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; -2.173 ; -2.507 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; -2.355 ; -2.659 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; -2.557 ; -2.716 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; -2.173 ; -2.507 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; -2.275 ; -2.522 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.693  ; 1.579  ; Fall       ; GClock          ;
; GReset    ; GClock     ; 0.420  ; 0.257  ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; -1.269 ; -1.496 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; -1.269 ; -1.496 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; -1.541 ; -1.781 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; -1.615 ; -1.885 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; -1.657 ; -1.828 ; Fall       ; GClock          ;
; simClock  ; GClock     ; -0.234 ; -0.529 ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 10.073 ; 10.004 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 9.493  ; 9.375  ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 9.933  ; 9.822  ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 9.696  ; 9.641  ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 10.073 ; 10.002 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 9.743  ; 9.661  ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 9.395  ; 9.425  ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 10.066 ; 10.004 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 9.888  ; 9.783  ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 9.898  ; 9.793  ; Fall       ; GClock          ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 8.334 ; 8.285 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 8.343 ; 8.294 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 8.708 ; 8.585 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 8.550 ; 8.553 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 8.855 ; 8.754 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 8.651 ; 8.489 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 8.334 ; 8.285 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 8.926 ; 8.755 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 8.981 ; 8.881 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 8.991 ; 8.891 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -1.978 ; -15.248       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; 0.319  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -1.045 ; -20.082       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; 0.181  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; GClock                              ; -3.000 ; -10.379       ;
; clk_div:clk_div_inst|clock_1Mhz_int ; -1.000 ; -4.000        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.978 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.468      ; 2.603      ;
; -1.920 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.532      ; 2.464      ;
; -1.879 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.400      ; 2.436      ;
; -1.877 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.468      ; 2.502      ;
; -1.873 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.462      ; 2.492      ;
; -1.864 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.473      ; 2.494      ;
; -1.821 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.464      ; 2.297      ;
; -1.819 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.532      ; 2.363      ;
; -1.815 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.526      ; 2.353      ;
; -1.806 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.537      ; 2.355      ;
; -1.775 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.473      ; 2.405      ;
; -1.756 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.463      ; 2.376      ;
; -1.717 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.537      ; 2.266      ;
; -1.717 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 0.464      ; 2.338      ;
; -1.698 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.527      ; 2.237      ;
; -1.659 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 0.528      ; 2.199      ;
; -1.628 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.541     ; 1.244      ;
; -1.573 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.520     ; 1.210      ;
; -1.562 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.477     ; 1.097      ;
; -1.515 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.456     ; 1.071      ;
; -1.485 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.541     ; 1.101      ;
; -1.433 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.469     ; 0.976      ;
; -1.412 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.477     ; 0.947      ;
; -1.391 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.476     ; 0.927      ;
; -1.386 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.449     ; 1.094      ;
; -1.370 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.470     ; 0.912      ;
; -1.356 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.395     ; 0.973      ;
; -1.355 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.533     ; 0.979      ;
; -1.355 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.388     ; 0.979      ;
; -1.348 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.452     ; 1.053      ;
; -1.329 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.540     ; 0.946      ;
; -1.313 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.385     ; 0.940      ;
; -1.309 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.395     ; 0.926      ;
; -1.308 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; -0.457     ; 0.863      ;
; -1.274 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; -0.459     ; 0.972      ;
; -1.030 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.530     ; 0.590      ;
; -1.025 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.974      ; 2.471      ;
; -0.956 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.456     ; 0.590      ;
; -0.926 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.906      ; 2.304      ;
; -0.924 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.974      ; 2.370      ;
; -0.920 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.968      ; 2.360      ;
; -0.911 ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.979      ; 2.362      ;
; -0.880 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.456     ; 0.514      ;
; -0.864 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; GClock       ; GClock      ; 0.500        ; -0.531     ; 0.423      ;
; -0.832 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.033     ; 1.271      ;
; -0.822 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.979      ; 2.273      ;
; -0.803 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.969      ; 2.244      ;
; -0.764 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.970      ; 2.206      ;
; -0.700 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.500        ; 2.511      ; 3.368      ;
; -0.666 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.034     ; 1.104      ;
; -0.655 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.014     ; 1.113      ;
; -0.642 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.500        ; 2.575      ; 3.229      ;
; -0.641 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.055      ; 1.168      ;
; -0.619 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.013     ; 1.078      ;
; -0.558 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.033     ; 1.048      ;
; -0.550 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.034     ; 1.001      ;
; -0.548 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.033     ; 1.053      ;
; -0.534 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.106     ; 0.965      ;
; -0.514 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; -0.034     ; 0.952      ;
; -0.497 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.033     ; 0.947      ;
; -0.487 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.104     ; 0.920      ;
; -0.484 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.099     ; 0.926      ;
; -0.472 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.034     ; 0.923      ;
; -0.461 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.789      ;
; -0.421 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.034     ; 0.859      ;
; -0.416 ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.820      ;
; -0.415 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 1.000        ; 0.058      ; 0.945      ;
; -0.414 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.030     ; 0.921      ;
; -0.405 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.036     ; 0.906      ;
; -0.404 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.031     ; 0.917      ;
; -0.398 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.101     ; 0.820      ;
; -0.394 ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.094     ; 0.736      ;
; -0.391 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.107     ; 0.819      ;
; -0.387 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.098     ; 0.830      ;
; -0.383 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.058      ; 0.926      ;
; -0.374 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.106     ; 0.814      ;
; -0.372 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.033     ; 0.830      ;
; -0.359 ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.027     ; 0.692      ;
; -0.358 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 1.799      ; 2.180      ;
; -0.339 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.030     ; 0.832      ;
; -0.333 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 1.000        ; -0.034     ; 0.834      ;
; -0.331 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.034      ; 0.837      ;
; -0.331 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; 0.023      ; 0.845      ;
; -0.330 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.031     ; 0.845      ;
; -0.329 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.104     ; 0.762      ;
; -0.327 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.059      ; 0.869      ;
; -0.326 ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.036     ; 0.759      ;
; -0.325 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.837      ;
; -0.323 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.033     ; 0.759      ;
; -0.319 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.034     ; 0.837      ;
; -0.317 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.033     ; 0.836      ;
; -0.313 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.030     ; 0.835      ;
; -0.306 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.029     ; 0.821      ;
; -0.304 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.837      ;
; -0.304 ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 1.000        ; -0.052     ; 0.743      ;
; -0.298 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.500        ; 1.887      ; 2.157      ;
; -0.297 ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.036     ; 0.740      ;
; -0.295 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.013     ; 0.767      ;
; -0.294 ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.813      ;
; -0.284 ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 1.000        ; -0.032     ; 0.721      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                          ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.319 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.626      ;
; 0.401 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.544      ;
; 0.411 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.534      ;
; 0.424 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.521      ;
; 0.554 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.391      ;
; 0.560 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.560 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.571 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.374      ;
; 0.586 ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.045 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.103      ; 2.058      ;
; -1.038 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.091      ; 2.053      ;
; -1.038 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 3.025      ; 1.987      ;
; -1.037 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.028      ; 1.991      ;
; -1.035 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.090      ; 2.055      ;
; -1.027 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.103      ; 2.076      ;
; -0.994 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.111      ; 2.117      ;
; -0.967 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.103      ; 1.656      ;
; -0.959 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.091      ; 1.652      ;
; -0.957 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.090      ; 1.653      ;
; -0.956 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.025      ; 2.069      ;
; -0.953 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.103      ; 1.670      ;
; -0.943 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 3.025      ; 1.602      ;
; -0.941 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.028      ; 1.607      ;
; -0.910 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.111      ; 1.721      ;
; -0.910 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.033      ; 2.123      ;
; -0.909 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.111      ; 2.202      ;
; -0.898 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.029      ; 2.131      ;
; -0.872 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.025      ; 1.673      ;
; -0.849 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.111      ; 1.782      ;
; -0.842 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.034      ; 2.192      ;
; -0.822 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.033      ; 1.731      ;
; -0.813 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.029      ; 1.736      ;
; -0.770 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.034      ; 1.784      ;
; -0.746 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.111      ; 1.365      ;
; -0.724 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.038      ; 1.314      ;
; -0.689 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 3.110      ; 2.421      ;
; -0.679 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.026      ; 2.347      ;
; -0.651 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.043      ; 1.392      ;
; -0.638 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.026      ; 1.908      ;
; -0.622 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.038      ; 1.416      ;
; -0.622 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.043      ; 1.421      ;
; -0.614 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; 0.000        ; 2.047      ; 1.433      ;
; -0.606 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.111      ; 1.025      ;
; -0.606 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 3.110      ; 2.024      ;
; -0.601 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.035      ; 2.434      ;
; -0.580 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.038      ; 0.978      ;
; -0.577 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.048      ; 1.471      ;
; -0.573 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; 0.000        ; 2.049      ; 1.476      ;
; -0.539 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.035      ; 2.016      ;
; -0.496 ; GClock                                                                                                                       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.043      ; 1.067      ;
; -0.496 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 3.019      ; 2.523      ;
; -0.483 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.014      ; 1.051      ;
; -0.475 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.002      ; 1.047      ;
; -0.474 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.038      ; 1.084      ;
; -0.473 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.001      ; 1.048      ;
; -0.470 ; GClock                                                                                                                       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.043      ; 1.093      ;
; -0.469 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 2.014      ; 1.065      ;
; -0.463 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ; GClock       ; GClock      ; -0.500       ; 2.047      ; 1.104      ;
; -0.459 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; -0.500       ; 1.936      ; 0.997      ;
; -0.457 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 1.939      ; 1.002      ;
; -0.444 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 3.019      ; 2.095      ;
; -0.431 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 3.035      ; 2.604      ;
; -0.426 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.022      ; 1.116      ;
; -0.421 ; GClock                                                                                                                       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.048      ; 1.147      ;
; -0.406 ; GClock                                                                                                                       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; GClock       ; GClock      ; -0.500       ; 2.049      ; 1.163      ;
; -0.391 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 3.035      ; 2.164      ;
; -0.388 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 1.936      ; 1.068      ;
; -0.365 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 2.022      ; 1.177      ;
; -0.338 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 1.944      ; 1.126      ;
; -0.329 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 1.940      ; 1.131      ;
; -0.286 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 1.945      ; 1.179      ;
; -0.261 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; 0.000        ; 2.668      ; 2.407      ;
; -0.154 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 1.937      ; 1.303      ;
; -0.122 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 2.021      ; 1.419      ;
; -0.067 ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; GClock       ; GClock      ; 0.000        ; 2.600      ; 2.533      ;
; -0.055 ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 1.946      ; 1.411      ;
; 0.040  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 1.930      ; 1.490      ;
; 0.093  ; clk_div:clk_div_inst|clock_100KHz                                                                                            ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; -0.500       ; 1.946      ; 1.559      ;
; 0.178  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; -0.500       ; 0.531      ; 0.229      ;
; 0.195  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.321      ;
; 0.195  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.321      ;
; 0.243  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; GClock       ; GClock      ; -0.500       ; 0.452      ; 0.215      ;
; 0.253  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.379      ;
; 0.288  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.414      ;
; 0.295  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.421      ;
; 0.298  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.424      ;
; 0.320  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.446      ;
; 0.337  ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 1.113      ; 1.450      ;
; 0.340  ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 1.122      ; 1.462      ;
; 0.382  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 0.033      ; 0.415      ;
; 0.416  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ; GClock       ; GClock      ; -0.500       ; 0.395      ; 0.331      ;
; 0.432  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.034      ; 0.466      ;
; 0.433  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.000        ; 0.033      ; 0.466      ;
; 0.437  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.563      ;
; 0.447  ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.573      ;
; 0.447  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.573      ;
; 0.450  ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.576      ;
; 0.453  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.579      ;
; 0.456  ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.582      ;
; 0.467  ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; GClock       ; GClock      ; 0.000        ; 1.112      ; 1.579      ;
; 0.485  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.033      ; 0.518      ;
; 0.490  ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ; GClock       ; GClock      ; 0.000        ; 0.033      ; 0.523      ;
; 0.498  ; GClock                                                                                                                       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ; GClock       ; GClock      ; -0.500       ; 2.668      ; 2.686      ;
; 0.500  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.626      ;
; 0.500  ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ; GClock       ; GClock      ; 0.000        ; 0.030      ; 0.530      ;
; 0.503  ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.629      ;
; 0.508  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.634      ;
; 0.508  ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.634      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.181 ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.204 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.330      ;
; 0.298 ; clk_div:clk_div_inst|count_100Khz[1]  ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.304 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.327 ; clk_div:clk_div_inst|count_100Khz[2]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.453      ;
; 0.390 ; clk_div:clk_div_inst|count_100Khz[0]  ; clk_div:clk_div_inst|clock_100Khz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.516      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
; -0.019 ; 0.165        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.061  ; 0.061        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:slaveLatch|int_q~0                          ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF3|slaveLatch|int_q~0|datac                                                 ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_Low|enabledSRLatch:masterLatch|int_q~0                         ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF2|slaveLatch|int_q~0|datac                                                 ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|masterLatch|int_q~2|datac                                                           ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:masterLatch|int_q~0                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF0|slaveLatch|int_q~0|datac                                                      ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|slaveLatch|int_q~0|datac                                                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF2|slaveLatch|int_q~0|datac                                                      ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF2|slaveLatch|int_q~0|datad                                                 ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF3|slaveLatch|int_q~0|datac                                                      ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:masterLatch|int_q~2                        ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~1|datad                                                 ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF3|slaveLatch|int_q~0|datad                                                 ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF1|slaveLatch|int_q~0|datad                                                      ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF0|slaveLatch|int_q~0|datad                                                      ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SST|FF2|slaveLatch|int_q~0|datad                                                      ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MTT|FF3|slaveLatch|int_q~0|datad                                                      ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_MSTL_Low|masterLatch|int_q~0|datad                                                            ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|masterLatch|int_q~0|datad                                                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|d_FF_SSTL_High|slaveLatch|int_q~0|datad                                                            ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|slaveLatch|int_q~0|datad                                                 ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~1 ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MSLTimer|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF0|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SST|d_FF:FF2|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_MTT|d_FF:FF3|enabledSRLatch:slaveLatch|int_q~0      ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_MSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|d_FF:d_FF_SSTL_High|enabledSRLatch:slaveLatch|int_q~0                         ;
; 0.079  ; 0.079        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; trafficLighttopLevel:trafficLighttopLevel_inst|counter_4bit:counter_4bit_SSLTimer|d_FF:FF1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|first|slaveLatch|int_q~0|datac                                                                                ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw21|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw22|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw20|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|first|slaveLatch|int_q~0|datad                                                                                ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_sw23|second|slaveLatch|int_qBar~1|datad                                                                            ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.102  ; 0.102        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw21|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.102  ; 0.102        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw22|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw20|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:first|enabledSRLatch:slaveLatch|int_q~0                                                        ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; debouncer:debouncer_sw23|d_FF:second|enabledSRLatch:slaveLatch|int_qBar~1                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|inclk[0]                                       ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0clkctrl|outclk                                         ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_1Mhz_int|clk                                                                                              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[0]|clk                                                                                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[1]|clk                                                                                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[2]|clk                                                                                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[3]|clk                                                                                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|count_1Mhz[4]|clk                                                                                               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                               ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                 ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                   ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|combout                                               ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|slaveLatch|int_q~0|datac                                                 ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clk_div_inst|clock_100KHz|clk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                               ;
; 0.619  ; 0.835        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_100KHz                                                                                            ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|clock_1Mhz_int                                                                                          ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[0]                                                                                           ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[1]                                                                                           ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[2]                                                                                           ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[3]                                                                                           ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:clk_div_inst|count_1Mhz[4]                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:clk_div_inst|clock_1Mhz_int'                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|clock_100Khz_int        ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[0]         ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[1]         ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div:clk_div_inst|count_100Khz[2]         ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int|q                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_1Mhz_int~clkctrl|outclk   ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|clock_100Khz_int|clk            ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[0]|clk             ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[1]|clk             ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clk_div:clk_div_inst|clock_1Mhz_int ; Rise       ; clk_div_inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GClock    ; GClock     ; 0.758 ; 1.180 ; Rise       ; GClock          ;
; GReset    ; GClock     ; 2.502 ; 3.065 ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; 2.195 ; 2.693 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; 2.044 ; 2.673 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; 2.195 ; 2.691 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; 2.030 ; 2.693 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; 2.020 ; 2.529 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 0.605 ; 0.900 ; Fall       ; GClock          ;
; GReset    ; GClock     ; 2.049 ; 2.612 ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; 1.742 ; 2.240 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; 1.591 ; 2.220 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; 1.742 ; 2.238 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; 1.562 ; 2.240 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; 1.567 ; 2.076 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 1.151 ; 1.748 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GClock    ; GClock     ; 0.261  ; -0.018 ; Rise       ; GClock          ;
; GReset    ; GClock     ; 0.449  ; -0.129 ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; -1.171 ; -1.641 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; -1.192 ; -1.709 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; -1.198 ; -1.817 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; -1.206 ; -1.641 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; -1.171 ; -1.644 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.447  ; 1.045  ; Fall       ; GClock          ;
; GReset    ; GClock     ; 0.680  ; 0.119  ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; -0.246 ; -0.818 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; -0.246 ; -0.818 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; -0.381 ; -0.936 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; -0.449 ; -0.999 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; -0.440 ; -0.988 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 0.307  ; -0.243 ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 6.143 ; 6.215 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 5.796 ; 5.853 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 6.053 ; 6.093 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 5.942 ; 5.992 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 6.143 ; 6.215 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 5.982 ; 6.011 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 5.783 ; 5.827 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 6.135 ; 6.204 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 6.018 ; 6.078 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 6.028 ; 6.088 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 5.183 ; 5.240 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 5.193 ; 5.251 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 5.383 ; 5.431 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 5.346 ; 5.361 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 5.477 ; 5.547 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 5.341 ; 5.406 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 5.183 ; 5.240 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 5.468 ; 5.558 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 5.535 ; 5.596 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 5.545 ; 5.606 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.838  ; -1.802  ; N/A      ; N/A     ; -3.000              ;
;  GClock                              ; -3.838  ; -1.802  ; N/A      ; N/A     ; -3.000              ;
;  clk_div:clk_div_inst|clock_1Mhz_int ; -0.375  ; 0.181   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                      ; -66.285 ; -31.647 ; 0.0      ; 0.0     ; -17.135             ;
;  GClock                              ; -65.524 ; -31.647 ; N/A      ; N/A     ; -11.995             ;
;  clk_div:clk_div_inst|clock_1Mhz_int ; -0.761  ; 0.000   ; N/A      ; N/A     ; -5.140              ;
+--------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GClock    ; GClock     ; 1.917 ; 2.007 ; Rise       ; GClock          ;
; GReset    ; GClock     ; 5.225 ; 5.571 ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; 4.647 ; 5.037 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; 4.466 ; 4.754 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; 4.647 ; 5.037 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; 4.499 ; 4.818 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; 4.364 ; 4.700 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 2.101 ; 2.281 ; Fall       ; GClock          ;
; GReset    ; GClock     ; 5.000 ; 5.334 ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; 4.422 ; 4.794 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; 4.223 ; 4.529 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; 4.422 ; 4.794 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; 4.262 ; 4.593 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; 4.139 ; 4.475 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 3.350 ; 3.725 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GClock    ; GClock     ; 0.289  ; 0.171  ; Rise       ; GClock          ;
; GReset    ; GClock     ; 0.701  ; 0.504  ; Rise       ; GClock          ;
; SW2[*]    ; GClock     ; -1.171 ; -1.641 ; Rise       ; GClock          ;
;  SW2[0]   ; GClock     ; -1.192 ; -1.709 ; Rise       ; GClock          ;
;  SW2[1]   ; GClock     ; -1.198 ; -1.817 ; Rise       ; GClock          ;
;  SW2[2]   ; GClock     ; -1.206 ; -1.641 ; Rise       ; GClock          ;
;  SW2[3]   ; GClock     ; -1.171 ; -1.644 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.931  ; 1.802  ; Fall       ; GClock          ;
; GReset    ; GClock     ; 0.680  ; 0.257  ; Fall       ; GClock          ;
; SW2[*]    ; GClock     ; -0.246 ; -0.818 ; Fall       ; GClock          ;
;  SW2[0]   ; GClock     ; -0.246 ; -0.818 ; Fall       ; GClock          ;
;  SW2[1]   ; GClock     ; -0.381 ; -0.936 ; Fall       ; GClock          ;
;  SW2[2]   ; GClock     ; -0.449 ; -0.999 ; Fall       ; GClock          ;
;  SW2[3]   ; GClock     ; -0.440 ; -0.988 ; Fall       ; GClock          ;
; simClock  ; GClock     ; 0.307  ; -0.243 ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 11.115 ; 11.089 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 10.476 ; 10.410 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 10.957 ; 10.889 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 10.715 ; 10.686 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 11.115 ; 11.087 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 10.765 ; 10.706 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 10.402 ; 10.435 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 11.113 ; 11.089 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 10.907 ; 10.855 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 10.917 ; 10.865 ; Fall       ; GClock          ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; SegmentOut[*]  ; GClock     ; 5.183 ; 5.240 ; Fall       ; GClock          ;
;  SegmentOut[0] ; GClock     ; 5.193 ; 5.251 ; Fall       ; GClock          ;
;  SegmentOut[1] ; GClock     ; 5.383 ; 5.431 ; Fall       ; GClock          ;
;  SegmentOut[2] ; GClock     ; 5.346 ; 5.361 ; Fall       ; GClock          ;
;  SegmentOut[3] ; GClock     ; 5.477 ; 5.547 ; Fall       ; GClock          ;
;  SegmentOut[4] ; GClock     ; 5.341 ; 5.406 ; Fall       ; GClock          ;
;  SegmentOut[5] ; GClock     ; 5.183 ; 5.240 ; Fall       ; GClock          ;
;  SegmentOut[6] ; GClock     ; 5.468 ; 5.558 ; Fall       ; GClock          ;
;  SegmentOut[8] ; GClock     ; 5.535 ; 5.596 ; Fall       ; GClock          ;
;  SegmentOut[9] ; GClock     ; 5.545 ; 5.606 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SegmentOut[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SSCS                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; simClock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SegmentOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SegmentOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 12       ; 0        ; 0        ; 0        ;
; clk_div:clk_div_inst|clock_1Mhz_int ; GClock                              ; 1        ; 0        ; 0        ; 0        ;
; GClock                              ; GClock                              ; 88       ; 169      ; 119      ; 200      ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk_div:clk_div_inst|clock_1Mhz_int ; clk_div:clk_div_inst|clock_1Mhz_int ; 12       ; 0        ; 0        ; 0        ;
; clk_div:clk_div_inst|clock_1Mhz_int ; GClock                              ; 1        ; 0        ; 0        ; 0        ;
; GClock                              ; GClock                              ; 88       ; 169      ; 119      ; 200      ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 136   ; 136  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 02 18:45:10 2024
Info: Command: quartus_sta CEG3155Project -c CEG3155Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CEG3155Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
    Info (332105): create_clock -period 1.000 -name clk_div:clk_div_inst|clock_1Mhz_int clk_div:clk_div_inst|clock_1Mhz_int
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF3|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF3|masterLatch|int_q~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|masterLatch|int_q~0|datac"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF1|masterLatch|int_q~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF2|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF2|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MSLTimer|FF0|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF0|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF0|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF1|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF1|masterLatch|int_q~0|datab"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF1|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF1|masterLatch|int_q~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF3|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF3|masterLatch|int_q~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF2|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_MTT|FF2|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF1|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF1|masterLatch|int_q~0|datab"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF1|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF1|masterLatch|int_q~1|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF2|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF2|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF0|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF0|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF3|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SST|FF3|masterLatch|int_q~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~2|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~0|datab"
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~1|datab"
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|d_FF_SSTL_Low|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|masterLatch|int_q~0|datad"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF1|masterLatch|int_q~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF2|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF2|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF3|masterLatch|int_q~1|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF3|masterLatch|int_q~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw22|second|masterLatch|int_q~2|combout"
    Warning (332126): Node "debouncer_sw22|second|masterLatch|int_q~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw22|first|masterLatch|int_q~0|combout"
    Warning (332126): Node "debouncer_sw22|first|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw21|first|masterLatch|int_q~0|combout"
    Warning (332126): Node "debouncer_sw21|first|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw21|second|masterLatch|int_q~2|combout"
    Warning (332126): Node "debouncer_sw21|second|masterLatch|int_q~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw20|second|masterLatch|int_q~2|combout"
    Warning (332126): Node "debouncer_sw20|second|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw20|first|masterLatch|int_q~0|combout"
    Warning (332126): Node "debouncer_sw20|first|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw23|first|masterLatch|int_q~0|combout"
    Warning (332126): Node "debouncer_sw23|first|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "debouncer_sw23|second|masterLatch|int_q~2|combout"
    Warning (332126): Node "debouncer_sw23|second|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF0|masterLatch|int_q~0|combout"
    Warning (332126): Node "trafficLighttopLevel_inst|counter_4bit_SSLTimer|FF0|masterLatch|int_q~0|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.838             -65.524 GClock 
    Info (332119):    -0.375              -0.761 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332146): Worst-case hold slack is -1.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.802             -31.647 GClock 
    Info (332119):     0.402               0.000 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.995 GClock 
    Info (332119):    -1.285              -5.140 clk_div:clk_div_inst|clock_1Mhz_int 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.462             -56.703 GClock 
    Info (332119):    -0.234              -0.370 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332146): Worst-case hold slack is -1.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.579             -27.141 GClock 
    Info (332119):     0.354               0.000 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.995 GClock 
    Info (332119):    -1.285              -5.140 clk_div:clk_div_inst|clock_1Mhz_int 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.978             -15.248 GClock 
    Info (332119):     0.319               0.000 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332146): Worst-case hold slack is -1.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.045             -20.082 GClock 
    Info (332119):     0.181               0.000 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.379 GClock 
    Info (332119):    -1.000              -4.000 clk_div:clk_div_inst|clock_1Mhz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Sat Nov 02 18:45:12 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


