#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 10:52:23 2019
# Process ID: 13940
# Current directory: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12932 E:\Desktop\CA\mimiMIPS_B3_v1.2\project_2\project_1.xpr
# Log file: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/vivado.log
# Journal file: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 804.395 ; gain = 122.625
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 830.711 ; gain = 21.785
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/vivado_pid13940.debug)
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Basys3_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 974.063 ; gain = 97.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
INFO: [Synth 8-6157] synthesizing module 'miniMIPS_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (2#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:137]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (6#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'EX' (7#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (8#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (9#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (10#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB' (11#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'miniMIPS_Top' (12#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (14#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Top' (15#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.914 ; gain = 144.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.914 ; gain = 144.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.914 ; gain = 144.477
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.dcp' for cell 'irom'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Finished Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1375.223 ; gain = 498.785
41 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1375.223 ; gain = 498.785
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files -ipstatic_source_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/modelsim} {questa=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/questa} {riviera=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/riviera} {activehdl=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_rom
set_property top inst_rom [get_fileset inst_rom]
move_files -fileset [get_fileset inst_rom] [get_files -of_objects [get_fileset sources_1] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_run inst_rom_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 233a329d0aad46b3; cache size = 0.170 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Apr 24 11:06:34 2019] Launched inst_rom_synth_1...
Run output will be captured here: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.runs/inst_rom_synth_1/runme.log
wait_on_run inst_rom_synth_1

[Wed Apr 24 11:06:34 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:06:39 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:06:44 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:06:49 2019] Waiting for inst_rom_synth_1 to finish...

*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP inst_rom, cache-ID = 233a329d0aad46b3.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:06:46 2019...
[Wed Apr 24 11:06:49 2019] inst_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1375.414 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1375.414 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
open_wave_config {E:/Desktop/CA/7 minimipsb3/simu_behav.wcfg}
WARNING: Simulation object /simu/test/cpu/mem_m_din was not found in the design.
save_wave_config {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files -ipstatic_source_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/modelsim} {questa=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/questa} {riviera=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/riviera} {activehdl=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_rom
set_property top inst_rom [get_fileset inst_rom]
move_files -fileset [get_fileset inst_rom] [get_files -of_objects [get_fileset sources_1] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_run inst_rom_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 233a329d0aad46b3; cache size = 0.170 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Apr 24 11:15:32 2019] Launched inst_rom_synth_1...
Run output will be captured here: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.runs/inst_rom_synth_1/runme.log
wait_on_run inst_rom_synth_1

[Wed Apr 24 11:15:32 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:15:37 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:15:42 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:15:47 2019] Waiting for inst_rom_synth_1 to finish...

*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP inst_rom, cache-ID = 233a329d0aad46b3.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:15:44 2019...
[Wed Apr 24 11:15:47 2019] inst_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1375.414 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.414 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Basys3_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1375.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
INFO: [Synth 8-6157] synthesizing module 'miniMIPS_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (2#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:137]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (6#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'EX' (7#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (8#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (9#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (10#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB' (11#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'miniMIPS_Top' (12#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (14#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Top' (15#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.414 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.dcp' for cell 'irom'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Finished Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.145 ; gain = 75.730
40 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.145 ; gain = 75.730
write_schematic -format pdf -orientation portrait E:/schematic.pdf
E:/schematic.pdf
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files -ipstatic_source_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/modelsim} {questa=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/questa} {riviera=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/riviera} {activehdl=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_rom
set_property top inst_rom [get_fileset inst_rom]
move_files -fileset [get_fileset inst_rom] [get_files -of_objects [get_fileset sources_1] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_run inst_rom_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 51061a4f23cfa094; cache size = 0.170 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Apr 24 11:36:57 2019] Launched inst_rom_synth_1...
Run output will be captured here: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.runs/inst_rom_synth_1/runme.log
wait_on_run inst_rom_synth_1

[Wed Apr 24 11:36:57 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:37:02 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:37:07 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:37:12 2019] Waiting for inst_rom_synth_1 to finish...

*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP inst_rom, cache-ID = 51061a4f23cfa094.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:37:16 2019...
[Wed Apr 24 11:37:17 2019] inst_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1451.145 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.145 ; gain = 0.000
reset_target all [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.runs/inst_rom_synth_1

INFO: [Project 1-386] Moving file 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files -ipstatic_source_dir E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/modelsim} {questa=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/questa} {riviera=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/riviera} {activehdl=E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_rom
set_property top inst_rom [get_fileset inst_rom]
move_files -fileset [get_fileset inst_rom] [get_files -of_objects [get_fileset sources_1] E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_run inst_rom_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 51061a4f23cfa094; cache size = 0.170 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Apr 24 11:40:17 2019] Launched inst_rom_synth_1...
Run output will be captured here: E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.runs/inst_rom_synth_1/runme.log
wait_on_run inst_rom_synth_1

[Wed Apr 24 11:40:17 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:40:22 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:40:27 2019] Waiting for inst_rom_synth_1 to finish...
[Wed Apr 24 11:40:32 2019] Waiting for inst_rom_synth_1 to finish...

*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP inst_rom, cache-ID = 51061a4f23cfa094.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:40:29 2019...
[Wed Apr 24 11:40:32 2019] inst_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1451.145 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2e83d54b2a427db6a734518e95556f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port stall [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Desktop/CA/mimiMIPS_B3_v1.2/simu_behav.wcfg
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.145 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Basys3_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
INFO: [Synth 8-6157] synthesizing module 'miniMIPS_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/PC.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:114]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (2#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/IF_ID.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:130]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:137]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID.v:19]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/CTRL.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:169]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (6#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/ID_EX.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:205]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'EX' (7#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (8#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/EX_MEM.v:16]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:242]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (9#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (10#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/MEM_WB.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:286]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB' (11#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'miniMIPS_Top' (12#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/.Xil/Vivado-13940-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (14#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Top' (15#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/new/Basys3_Top.v:17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.145 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/CA/mimiMIPS_B3_v1.2/project_2/project_1.srcs/sources_1/ip/inst_rom/inst_rom.dcp' for cell 'irom'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Finished Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.293 ; gain = 32.148
40 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.293 ; gain = 32.148
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:51:00 2019...
