// Seed: 1817551216
module module_0 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5
    , id_8,
    input tri0 id_6
);
  wire id_9;
  assign id_1 = (-1);
  wire id_10;
  wire [-1 : ""] id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd84,
    parameter id_7 = 32'd72
) (
    input supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    input wire _id_3,
    output logic id_4,
    input supply1 id_5,
    input wand id_6,
    input tri _id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input tri id_12
);
  initial if (1 / 1) id_4 = id_9 + id_11;
  localparam id_14 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8,
      id_8,
      id_5,
      id_11,
      id_11
  );
  assign modCall_1.id_1 = 0;
  wire [id_7 : id_3] id_15, id_16, id_17, id_18, id_19;
endmodule
