Timing Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 16:18:47 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                7.719
Frequency (MHz):            129.550
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        1.067
Max Clock-To-Out (ns):      10.826

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                4.679
Frequency (MHz):            213.721
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      18.178

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                20.064
Frequency (MHz):            49.841
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        5.045
Max Clock-To-Out (ns):      3.617

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.677
  Slack (ns):              1.266
  Arrival (ns):           10.953
  Required (ns):          12.219
  Setup (ns):              0.000
  Minimum Period (ns):     7.734
  Operating Conditions: slow_lv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[62]:D
  Delay (ns):              7.676
  Slack (ns):              1.266
  Arrival (ns):           10.952
  Required (ns):          12.218
  Setup (ns):              0.000
  Minimum Period (ns):     7.734
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.657
  Slack (ns):              1.285
  Arrival (ns):           10.933
  Required (ns):          12.218
  Setup (ns):              0.000
  Minimum Period (ns):     7.715
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[51]:D
  Delay (ns):              7.656
  Slack (ns):              1.286
  Arrival (ns):           10.932
  Required (ns):          12.218
  Setup (ns):              0.000
  Minimum Period (ns):     7.714
  Operating Conditions: slow_lv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.619
  Slack (ns):              1.336
  Arrival (ns):           10.895
  Required (ns):          12.231
  Setup (ns):              0.000
  Minimum Period (ns):     7.664
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  data required time                                 12.219
  data arrival time                          -       10.953
  slack                                               1.266
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.357          Clock generation
  1.357                        
               +     0.178          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.535                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.164          cell: ADLIB:ICB_CLKINT
  1.699                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.386          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.085                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.177          cell: ADLIB:GB
  2.262                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.386          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.648                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17:A (r)
               +     0.061          cell: ADLIB:RGB
  2.709                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17:Y (f)
               +     0.567          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17_rgb_net_1
  3.276                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK (r)
               +     0.226          cell: ADLIB:SLE
  3.502                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:Q (r)
               +     0.273          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisorvl_andbuf_out_13
  3.775                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_RNISFC2[8]:C (r)
               +     0.174          cell: ADLIB:CFG3
  3.949                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor_RNISFC2[8]:Y (r)
               +     0.659          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]
  4.608                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_17:A (r)
               +     0.079          cell: ADLIB:CFG4_IP_ABCD
  4.687                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_17:Y (r)
               +     0.020          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/B_net[8]
  4.707                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:B[8] (r)
               +     2.491          cell: ADLIB:MACC_IP
  7.198                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21] (r)
               +     0.006          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]
  7.204                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21] (r)
               +     1.796          cell: ADLIB:MACC_IP
  9.000                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[19] (r)
               +     0.633          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[36]
  9.633                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_36:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  9.679                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_36:P (f)
               +     0.015          net: NET_CC_CONFIG6961
  9.694                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:P[9] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  9.875                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CO (f)
               +     0.000          net: CI_TO_CO6816
  9.875                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CI (f)
               +     0.109          cell: ADLIB:CC_CONFIG
  9.984                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CC[6] (r)
               +     0.000          net: NET_CC_CONFIG7000
  9.984                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_45:CC (r)
               +     0.059          cell: ADLIB:ARI1_CC
  10.043                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_45:S (r)
               +     0.514          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[45]
  10.557                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[62]:A (r)
               +     0.079          cell: ADLIB:CFG2
  10.636                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[62]:Y (r)
               +     0.062          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_m[45]
  10.698                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[62]:B (r)
               +     0.125          cell: ADLIB:CFG4
  10.823                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[62]:Y (r)
               +     0.130          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[62]
  10.953                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D (r)
                                    
  10.953                       data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.233          Clock generation
  10.233                       
               +     0.162          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.395                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.142          cell: ADLIB:ICB_CLKINT
  10.537                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.352          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.889                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.161          cell: ADLIB:GB
  11.050                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.349          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.399                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17:A (r)
               +     0.053          cell: ADLIB:RGB
  11.452                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17:Y (f)
               +     0.486          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB17_rgb_net_1
  11.938                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:CLK (r)
               +     0.281          
  12.219                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.219                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
                                    
  12.219                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              2.822
  Arrival (ns):            2.822
  Setup (ns):              0.000
  External Setup (ns):     0.922
  Operating Conditions: fast_hv_lt

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_tmr3[0]:D
  Delay (ns):              2.822
  Arrival (ns):            2.822
  Setup (ns):              0.000
  External Setup (ns):     0.922
  Operating Conditions: fast_hv_lt

Path 3
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_tmr2[0]:D
  Delay (ns):              2.760
  Arrival (ns):            2.760
  Setup (ns):              0.000
  External Setup (ns):     0.860
  Operating Conditions: fast_hv_lt

Path 4
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain_tmr3[0]:D
  Delay (ns):              2.720
  Arrival (ns):            2.720
  Setup (ns):              0.000
  External Setup (ns):     0.837
  Operating Conditions: fast_hv_lt

Path 5
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              2.719
  Arrival (ns):            2.719
  Setup (ns):              0.000
  External Setup (ns):     0.836
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: SPISDI
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  data required time                                    N/C
  data arrival time                          -        2.822
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SPISDI (f)
               +     0.000          net: SPISDI
  0.000                        SPISDI_ibuf/U_IOPAD:PAD (f)
               +     0.630          cell: ADLIB:IOPAD_IN
  0.630                        SPISDI_ibuf/U_IOPAD:Y (f)
               +     0.000          net: SPISDI_ibuf/YIN
  0.630                        SPISDI_ibuf/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.761                        SPISDI_ibuf/U_IOIN:Y (f)
               +     1.720          net: SPISDI_c
  2.481                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B (f)
               +     0.034          cell: ADLIB:CFG3
  2.515                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y (f)
               +     0.135          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z
  2.650                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]:A (f)
               +     0.096          cell: ADLIB:CFG4
  2.746                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]:Y (f)
               +     0.076          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]
  2.822                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D (f)
                                    
  2.822                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.246          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:Y (f)
               +     0.345          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15_rgb_net_1
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr2[1]:CLK
  To:   SPISDO
  Delay (ns):              4.828
  Arrival (ns):            6.915
  Clock to Out (ns):       6.915
  Operating Conditions: fast_hv_lt

Path 2
  From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK
  To:   SPISDO
  Delay (ns):              4.825
  Arrival (ns):            6.913
  Clock to Out (ns):       6.913
  Operating Conditions: fast_hv_lt

Path 3
  From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr3[1]:CLK
  To:   SPISDO
  Delay (ns):              4.803
  Arrival (ns):            6.890
  Clock to Out (ns):       6.890
  Operating Conditions: fast_hv_lt

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_tmr3[7]:CLK
  To:   SPISDO
  Delay (ns):              4.755
  Arrival (ns):            6.860
  Clock to Out (ns):       6.860
  Operating Conditions: fast_hv_lt

Path 5
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[7]:CLK
  To:   SPISDO
  Delay (ns):              4.741
  Arrival (ns):            6.846
  Clock to Out (ns):       6.846
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr2[1]:CLK
  To: SPISDO
  data required time                                    N/C
  data arrival time                          -        6.915
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.801          Clock generation
  0.801                        
               +     0.107          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  0.908                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.112          cell: ADLIB:ICB_CLKINT
  1.020                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.265          net: CCC_0_0/CCC_0_0/clkint_0_NET
  1.285                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.124          cell: ADLIB:GB
  1.409                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.274          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  1.683                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:A (r)
               +     0.043          cell: ADLIB:RGB
  1.726                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:Y (f)
               +     0.361          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19_rgb_net_1
  2.087                        SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr2[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.206                        SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr2[1]:Q (f)
               +     0.139          net: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_tmr2[1]
  2.345                        SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_RNI0G4P[1]:B (f)
               +     0.044          cell: ADLIB:CFG3
  2.389                        SPI_Controller_0/SPI_Controller_0/USPI/URF/control1_RNI0G4P[1]:Y (f)
               +     0.539          net: SPI_Controller_0/SPI_Controller_0/USPI/SPIMODE
  2.928                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u:D (f)
               +     0.034          cell: ADLIB:CFG4
  2.962                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u:Y (f)
               +     2.071          net: SPISDO_c
  5.033                        SPISDO_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  5.378                        SPISDO_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: SPISDO_obuf/DOUT
  5.378                        SPISDO_obuf/U_IOPAD:D (f)
               +     1.537          cell: ADLIB:IOPAD_TRI
  6.915                        SPISDO_obuf/U_IOPAD:PAD (f)
               +     0.000          net: SPISDO
  6.915                        SPISDO (f)
                                    
  6.915                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
                                    
  N/C                          SPISDO (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:ALn
  Delay (ns):              5.627
  Slack (ns):              2.998
  Arrival (ns):            9.063
  Required (ns):          12.061
  Recovery (ns):           0.196
  Minimum Period (ns):     6.002
  Skew (ns):               0.179
  Operating Conditions: slow_lv_ht

Path 2
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn
  Delay (ns):              5.627
  Slack (ns):              2.998
  Arrival (ns):            9.063
  Required (ns):          12.061
  Recovery (ns):           0.196
  Minimum Period (ns):     6.002
  Skew (ns):               0.179
  Operating Conditions: slow_lv_ht

Path 3
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn
  Delay (ns):              5.626
  Slack (ns):              2.999
  Arrival (ns):            9.062
  Required (ns):          12.061
  Recovery (ns):           0.196
  Minimum Period (ns):     6.001
  Skew (ns):               0.179
  Operating Conditions: slow_lv_ht

Path 4
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr2:ALn
  Delay (ns):              5.626
  Slack (ns):              2.999
  Arrival (ns):            9.062
  Required (ns):          12.061
  Recovery (ns):           0.196
  Minimum Period (ns):     6.001
  Skew (ns):               0.179
  Operating Conditions: slow_lv_ht

Path 5
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q_tmr2:ALn
  Delay (ns):              5.626
  Slack (ns):              2.999
  Arrival (ns):            9.062
  Required (ns):          12.061
  Recovery (ns):           0.196
  Minimum Period (ns):     6.001
  Skew (ns):               0.179
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:ALn
  data required time                                 12.061
  data arrival time                          -        9.063
  slack                                               2.998
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.429          Clock generation
  1.429                        
               +     0.174          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.603                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.167          cell: ADLIB:ICB_CLKINT
  1.770                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.413          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.183                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  2.353                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.421          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  2.774                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  2.833                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:Y (f)
               +     0.603          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7_rgb_net_1
  3.436                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.637                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:Q (r)
               +     0.174          net: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3_Z
  3.811                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:A (r)
               +     0.094          cell: ADLIB:CFG3
  3.905                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:Y (f)
               +     3.358          net: dff_1_tmr2_RNIPE6A
  7.263                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:A (f)
               +     0.050          cell: ADLIB:CFG2
  7.313                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y (r)
               +     0.818          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/un1_reset_debug_arst
  8.131                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B (r)
               +     0.053          cell: ADLIB:CFG2
  8.184                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y (r)
               +     0.879          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/_T_49_arst_i
  9.063                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:ALn (r)
                                    
  9.063                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.295          Clock generation
  10.295                       
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.453                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  10.598                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.376          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.974                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  11.129                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.380          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.509                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9:A (r)
               +     0.052          cell: ADLIB:RGB
  11.561                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9:Y (f)
               +     0.487          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1
  12.048                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:CLK (r)
               +     0.209          
  12.257                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  12.061                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:ALn
                                    
  12.061                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn
  Delay (ns):              4.572
  Arrival (ns):            4.572
  Recovery (ns):           0.110
  External Recovery (ns):   2.789
  Operating Conditions: fast_hv_lt

Path 2
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1:ALn
  Delay (ns):              4.571
  Arrival (ns):            4.571
  Recovery (ns):           0.110
  External Recovery (ns):   2.789
  Operating Conditions: fast_hv_lt

Path 3
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn
  Delay (ns):              4.571
  Arrival (ns):            4.571
  Recovery (ns):           0.110
  External Recovery (ns):   2.788
  Operating Conditions: fast_hv_lt

Path 4
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1_tmr2:ALn
  Delay (ns):              4.571
  Arrival (ns):            4.571
  Recovery (ns):           0.110
  External Recovery (ns):   2.788
  Operating Conditions: fast_hv_lt

Path 5
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1_tmr3:ALn
  Delay (ns):              4.571
  Arrival (ns):            4.571
  Recovery (ns):           0.110
  External Recovery (ns):   2.788
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: resetn
  To: reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn
  data required time                                    N/C
  data arrival time                          -        4.572
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.369          cell: ADLIB:IOPAD_IN
  0.369                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.369                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.135          cell: ADLIB:IOIN_IB_E
  0.504                        resetn_ibuf/U_IOIN:Y (r)
               +     3.551          net: resetn_c
  4.055                        reset_syn_1_0/reset_syn_1_0/un1_C:A (r)
               +     0.047          cell: ADLIB:CFG3
  4.102                        reset_syn_1_0/reset_syn_1_0/un1_C:Y (r)
               +     0.470          net: reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i
  4.572                        reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn (r)
                                    
  4.572                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.263          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.321          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:CLK (r)
               -     0.110          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn


Operating Conditions : fast_hv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  Delay (ns):              4.549
  Slack (ns):              1.321
  Arrival (ns):           11.483
  Required (ns):          12.804
  Setup (ns):              0.000
  Minimum Period (ns):     4.679
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[36]:D
  Delay (ns):              4.548
  Slack (ns):              1.322
  Arrival (ns):           11.482
  Required (ns):          12.804
  Setup (ns):              0.000
  Minimum Period (ns):     4.678
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[4]:D
  Delay (ns):              4.524
  Slack (ns):              1.345
  Arrival (ns):           11.458
  Required (ns):          12.803
  Setup (ns):              0.000
  Minimum Period (ns):     4.655
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[20]:D
  Delay (ns):              4.513
  Slack (ns):              1.361
  Arrival (ns):           11.447
  Required (ns):          12.808
  Setup (ns):              0.000
  Minimum Period (ns):     4.639
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr3[20]:D
  Delay (ns):              4.512
  Slack (ns):              1.362
  Arrival (ns):           11.446
  Required (ns):          12.808
  Setup (ns):              0.000
  Minimum Period (ns):     4.638
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
  data required time                                 12.804
  data arrival time                          -       11.483
  slack                                               1.321
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.673          Clock generation
  4.673                        
               +     0.219          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.892                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  5.033                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.654          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.687                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.180          cell: ADLIB:GB
  5.867                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.427          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.294                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  6.353                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.581          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  6.934                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  7.135                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr3[7]:Q (r)
               +     0.167          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_711
  7.302                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIJ96I[7]:A (r)
               +     0.156          cell: ADLIB:CFG3
  7.458                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIJ96I[7]:Y (r)
               +     0.332          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_799
  7.790                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIIL4R2[7]:C (r)
               +     0.094          cell: ADLIB:CFG3
  7.884                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIIL4R2[7]:Y (f)
               +     0.055          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1680
  7.939                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_RNIQAQ95[7]:A (f)
               +     0.052          cell: ADLIB:CFG3
  7.991                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_RNIQAQ95[7]:Y (f)
               +     0.634          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_8755
  8.625                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNISK91G[11]:A (f)
               +     0.236          cell: ADLIB:CFG4
  8.861                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNISK91G[11]:Y (f)
               +     0.219          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1708
  9.080                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNI6LG201[10]:C (f)
               +     0.116          cell: ADLIB:CFG4
  9.196                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNI6LG201[10]:Y (f)
               +     0.160          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1691
  9.356                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_a5[3]:D (f)
               +     0.166          cell: ADLIB:CFG4
  9.522                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_a5[3]:Y (r)
               +     0.064          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1692
  9.586                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_1[3]:C (r)
               +     0.078          cell: ADLIB:CFG4
  9.664                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_1[3]:Y (r)
               +     0.076          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1502
  9.740                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0[3]:D (r)
               +     0.078          cell: ADLIB:CFG4
  9.818                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0[3]:Y (r)
               +     0.077          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1504
  9.895                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_asm_addr_2:D (r)
               +     0.078          cell: ADLIB:CFG4
  9.973                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_asm_addr_2:Y (r)
               +     0.857          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1234
  10.830                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_0_wmux[36]:B (r)
               +     0.120          cell: ADLIB:CFG4A
  10.950                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_0_wmux[36]:Y (r)
               +     0.080          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1262
  11.030                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_wmux_0[36]:A (r)
               +     0.078          cell: ADLIB:CFG4A
  11.108                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_wmux_0[36]:Y (r)
               +     0.119          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_6153
  11.227                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_0[36]:B (r)
               +     0.120          cell: ADLIB:CFG4
  11.347                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_0[36]:Y (r)
               +     0.136          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_4990
  11.483                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D (r)
                                    
  11.483                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.199          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.437                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.559                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.593          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.152                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.164          cell: ADLIB:GB
  11.316                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.700                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.052          cell: ADLIB:RGB
  11.752                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.494          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  12.246                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:CLK (r)
               +     0.558          
  12.804                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.804                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[36]:D
                                    
  12.804                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.569
  Arrival (ns):           11.873
  Clock to Out (ns):      11.873
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.526
  Arrival (ns):           11.830
  Clock to Out (ns):      11.830
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.490
  Arrival (ns):           11.794
  Clock to Out (ns):      11.794
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       11.873
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.820          Clock generation
  2.820                        
               +     0.136          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  2.956                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.094          cell: ADLIB:ICB_CLKINT
  3.050                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.422          net: DDR3_0_0/CCC_0/clkint_4_NET
  3.472                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.132          cell: ADLIB:GB
  3.604                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.285          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  3.889                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.043          cell: ADLIB:RGB
  3.932                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.372          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  4.304                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  4.423                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     0.098          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_statevl_andbuf_out_9
  4.521                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:C (f)
               +     0.104          cell: ADLIB:CFG3
  4.625                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:Y (f)
               +     5.365          net: CTRLR_READY_c
  9.990                        CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  10.335                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  10.335                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     1.538          cell: ADLIB:IOPAD_TRI
  11.873                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  11.873                       CTRLR_READY (f)
                                    
  11.873                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.552          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1]:ALn
  Delay (ns):              4.186
  Slack (ns):              1.512
  Arrival (ns):           11.146
  Required (ns):          12.658
  Recovery (ns):           0.209
  Minimum Period (ns):     4.488
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_tmr3[3]:ALn
  Delay (ns):              4.186
  Slack (ns):              1.512
  Arrival (ns):           11.146
  Required (ns):          12.658
  Recovery (ns):           0.209
  Minimum Period (ns):     4.488
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[2]:ALn
  Delay (ns):              4.181
  Slack (ns):              1.512
  Arrival (ns):           11.141
  Required (ns):          12.653
  Recovery (ns):           0.209
  Minimum Period (ns):     4.488
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0_tmr3[3]:ALn
  Delay (ns):              4.181
  Slack (ns):              1.512
  Arrival (ns):           11.141
  Required (ns):          12.653
  Recovery (ns):           0.209
  Minimum Period (ns):     4.488
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0]:ALn
  Delay (ns):              4.182
  Slack (ns):              1.512
  Arrival (ns):           11.142
  Required (ns):          12.654
  Recovery (ns):           0.209
  Minimum Period (ns):     4.488
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1]:ALn
  data required time                                 12.658
  data arrival time                          -       11.146
  slack                                               1.512
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.673          Clock generation
  4.673                        
               +     0.219          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.892                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  5.033                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.654          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.687                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.180          cell: ADLIB:GB
  5.867                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.426          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.293                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.059          cell: ADLIB:RGB
  6.352                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.608          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  6.960                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK (r)
               +     0.209          cell: ADLIB:SLE
  7.169                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:Q (r)
               +     0.171          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0vl_andbuf_out
  7.340                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:C (r)
               +     0.171          cell: ADLIB:CFG3
  7.511                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:Y (r)
               +     2.385          net: DDR3_0_0/un1_cal_l_r_req4_arst_i
  9.896                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:A (r)
               +     0.126          cell: ADLIB:GB
  10.022                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:Y (r)
               +     0.432          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_Y
  10.454                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB4:A (r)
               +     0.059          cell: ADLIB:RGB
  10.513                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB4:Y (f)
               +     0.633          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB4_rgb_net_1
  11.146                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1]:ALn (r)
                                    
  11.146                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.199          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.437                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.559                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.593          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.152                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.164          cell: ADLIB:GB
  11.316                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.394          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.710                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  11.762                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.547          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  12.309                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1]:CLK (r)
               +     0.558          
  12.867                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.658                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1]:ALn
                                    
  12.658                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D
  Delay (ns):             11.937
  Slack (ns):              6.548
  Arrival (ns):           11.937
  Required (ns):          18.485
  Setup (ns):              0.000
  Minimum Period (ns):    20.234
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:D
  Delay (ns):             11.937
  Slack (ns):              6.548
  Arrival (ns):           11.937
  Required (ns):          18.485
  Setup (ns):              0.000
  Minimum Period (ns):    20.234
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             11.936
  Slack (ns):              6.549
  Arrival (ns):           11.936
  Required (ns):          18.485
  Setup (ns):              0.000
  Minimum Period (ns):    20.232
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:D
  Delay (ns):              2.962
  Slack (ns):              8.192
  Arrival (ns):           10.537
  Required (ns):          18.729
  Setup (ns):              0.000
  Minimum Period (ns):    16.946
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              2.960
  Slack (ns):              8.194
  Arrival (ns):           10.535
  Required (ns):          18.729
  Setup (ns):              0.000
  Minimum Period (ns):    16.942
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D
  data required time                                 18.485
  data arrival time                          -       11.937
  slack                                               6.548
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.257          cell: ADLIB:UJTAG_SEC
  8.257                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (f)
               +     1.170          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  9.427                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (f)
               +     0.192          cell: ADLIB:CFG1D
  9.619                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (f)
               +     0.181          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  9.800                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (f)
               +     0.192          cell: ADLIB:CFG1D
  9.992                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (f)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  10.112                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (f)
               +     0.192          cell: ADLIB:CFG1D
  10.304                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (f)
               +     0.340          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  10.644                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:A (f)
               +     0.084          cell: ADLIB:CFG3
  10.728                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3_Z
  10.847                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:D (r)
               +     0.051          cell: ADLIB:CFG4
  10.898                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_Z
  11.009                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:B (r)
               +     0.051          cell: ADLIB:CFG3
  11.060                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:Y (r)
               +     0.380          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  11.440                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (r)
               +     0.051          cell: ADLIB:CFG2
  11.491                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (r)
               +     0.446          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  11.937                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D (r)
                                    
  11.937                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.167          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.832                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.197          cell: ADLIB:ICB_CLKINT
  17.029                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.423          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.452                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.155          cell: ADLIB:GB
  17.607                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.353          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.960                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (f)
               +     0.056          cell: ADLIB:RGB
  18.016                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (r)
               +     0.469          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  18.485                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:CLK (r)
               +     0.000          
  18.485                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.485                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D
                                    
  18.485                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             11.078
  Arrival (ns):           11.078
  Setup (ns):              0.000
  External Setup (ns):     5.201
  Operating Conditions: slow_lv_lt

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr3:D
  Delay (ns):             11.078
  Arrival (ns):           11.078
  Setup (ns):              0.000
  External Setup (ns):     5.201
  Operating Conditions: slow_lv_lt

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:D
  Delay (ns):             11.060
  Arrival (ns):           11.060
  Setup (ns):              0.000
  External Setup (ns):     5.183
  Operating Conditions: slow_lv_lt

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_tmr2:D
  Delay (ns):             11.001
  Arrival (ns):           11.001
  Setup (ns):              0.000
  External Setup (ns):     5.138
  Operating Conditions: slow_lv_lt

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D
  Delay (ns):             10.999
  Arrival (ns):           10.999
  Setup (ns):              0.000
  External Setup (ns):     5.137
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  data required time                                    N/C
  data arrival time                          -       11.078
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.193          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  1.193                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.168          cell: ADLIB:CFG1D
  1.361                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.184          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  1.545                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.168          cell: ADLIB:CFG1D
  1.713                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  1.828                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.168          cell: ADLIB:CFG1D
  1.996                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.329          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  2.325                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.376                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.054          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  2.430                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.481                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  2.591                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.642                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  2.753                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.804                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  2.914                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.965                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  3.079                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.130                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  3.249                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.300                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.056          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  3.356                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.083          cell: ADLIB:CFG1
  3.439                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  3.558                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.609                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.124          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  3.733                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.784                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.814          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  4.598                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.649                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  4.768                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.819                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.055          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  4.874                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.925                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  4.989                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.040                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  5.161                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.212                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.112          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  5.324                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.375                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.061          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  5.436                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.487                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  5.598                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.649                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  5.713                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.764                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  5.875                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  5.926                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  6.040                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  6.091                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  6.200                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  6.251                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.921          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  7.172                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.125          cell: ADLIB:CFG1
  7.297                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.082          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  7.379                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.458                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.135          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  7.593                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.672                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  7.794                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.873                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.082          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  7.955                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.034                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.138          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  8.172                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.251                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.069          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  8.320                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.399                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.123          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  8.522                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.601                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.136          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  8.737                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.816                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.124          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  8.940                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.019                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.074          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  9.093                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.172                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.077          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  9.249                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.328                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     1.000          net: COREJTAGDebug_0_0_TGT_TDI_0
  10.328                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_i_m2:D (r)
               +     0.083          cell: ADLIB:CFG4
  10.411                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_i_m2:Y (r)
               +     0.295          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/N_14441
  10.706                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0:B (r)
               +     0.051          cell: ADLIB:CFG4
  10.757                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0:Y (r)
               +     0.321          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0_Z
  11.078                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D (r)
                                    
  11.078                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.161          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.433          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.163          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.348          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (r)
               +     0.053          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (f)
               +     0.497          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.229          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.795          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.111          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.357          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y (r)
               +     0.498          net: COREJTAGDebug_0_0_TGT_TCK_0_i
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:CLK
  To:   TDO
  Delay (ns):              1.516
  Arrival (ns):            3.544
  Clock to Out (ns):       3.544
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              1.496
  Arrival (ns):            3.524
  Clock to Out (ns):       3.524
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:CLK
  To:   TDO
  Delay (ns):              1.479
  Arrival (ns):            3.507
  Clock to Out (ns):       3.507
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2:CLK
  To:   TDO
  Delay (ns):              1.464
  Arrival (ns):            3.492
  Clock to Out (ns):       3.492
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              1.462
  Arrival (ns):            3.490
  Clock to Out (ns):       3.490
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        3.544
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.177          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.177                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.203          cell: ADLIB:ICB_CLKINT
  0.380                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.476          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.856                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.179          cell: ADLIB:GB
  1.035                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.384          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.419                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (r)
               +     0.061          cell: ADLIB:RGB
  1.480                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (f)
               +     0.548          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  2.028                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:CLK (r)
               +     0.218          cell: ADLIB:SLE
  2.246                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:Q (r)
               +     0.098          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3_Z
  2.344                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2_RNILPPF:A (r)
               +     0.168          cell: ADLIB:CFG3
  2.512                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2_RNILPPF:Y (r)
               +     0.113          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODRVInt[0]
  2.625                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.083          cell: ADLIB:CFG2
  2.708                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     0.836          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  3.544                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  3.544                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  3.544                        TDO (r)
                                    
  3.544                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


Operating Conditions : slow_lv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              5.705
  Slack (ns):             12.583
  Arrival (ns):            5.705
  Required (ns):          18.288
  Recovery (ns):           0.197
  Minimum Period (ns):     8.164
  Skew (ns):              -1.820
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              5.705
  Slack (ns):             12.583
  Arrival (ns):            5.705
  Required (ns):          18.288
  Recovery (ns):           0.197
  Minimum Period (ns):     8.164
  Skew (ns):              -1.820
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb_tmr2:ALn
  Delay (ns):              5.705
  Slack (ns):             12.583
  Arrival (ns):            5.705
  Required (ns):          18.288
  Recovery (ns):           0.197
  Minimum Period (ns):     8.164
  Skew (ns):              -1.820
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb_tmr3:ALn
  Delay (ns):              5.705
  Slack (ns):             12.583
  Arrival (ns):            5.705
  Required (ns):          18.288
  Recovery (ns):           0.197
  Minimum Period (ns):     8.164
  Skew (ns):              -1.820
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn
  Delay (ns):              5.704
  Slack (ns):             12.584
  Arrival (ns):            5.704
  Required (ns):          18.288
  Recovery (ns):           0.197
  Minimum Period (ns):     8.162
  Skew (ns):              -1.820
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  data required time                                 18.288
  data arrival time                          -        5.705
  slack                                              12.583
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.341          cell: ADLIB:UJTAG_SEC
  3.341                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     1.094          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  4.435                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.168          cell: ADLIB:CFG1D
  4.603                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.181          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  4.784                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.168          cell: ADLIB:CFG1D
  4.952                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.186          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  5.138                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.168          cell: ADLIB:CFG1D
  5.306                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.399          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  5.705                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn (r)
                                    
  5.705                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.167          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.832                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.197          cell: ADLIB:ICB_CLKINT
  17.029                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.423          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.452                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.155          cell: ADLIB:GB
  17.607                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.353          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.960                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (f)
               +     0.056          cell: ADLIB:RGB
  18.016                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (r)
               +     0.469          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  18.485                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.485                       clock reconvergence pessimism
               -     0.197          Library recovery time: ADLIB:SLE
  18.288                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
                                    
  18.288                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

