// Seed: 1440072681
module module_0 (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13
);
  assign id_0 = 1'b0 == id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd9,
    parameter id_4  = 32'd53,
    parameter id_6  = 32'd81,
    parameter id_8  = 32'd14
) (
    input wire id_0,
    output wand id_1,
    input uwire id_2
    , id_16,
    input supply1 id_3,
    input tri _id_4,
    input uwire id_5,
    input supply1 _id_6,
    input uwire id_7,
    output wand _id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply0 _id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14
);
  logic [id_6 : -1] id_17;
  ;
  assign id_17[id_4] = -1'b0 == "";
  wire id_18;
  logic [id_11 : id_8] id_19 = id_13;
  module_0 modCall_1 (
      id_14,
      id_3,
      id_12,
      id_3,
      id_2,
      id_0,
      id_5,
      id_2,
      id_1,
      id_13,
      id_0,
      id_5,
      id_5,
      id_13
  );
endmodule
