

================================================================
== Vitis HLS Report for 'conv2d_edge'
================================================================
* Date:           Mon May 12 13:59:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_2DConvolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    65555|    65555|  0.524 ms|  0.524 ms|  65536|  65536|  loop auto-rewind stp(delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |    65553|    65553|        19|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    267|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1584|   1839|    -|
|Memory           |        5|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    126|    -|
|Register         |        -|    -|     871|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    0|    2455|   2488|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem0_m_axi_U    |gmem0_m_axi    |        1|   0|  707|  777|    0|
    |gmem1_m_axi_U    |gmem1_m_axi    |        1|   0|  701|  766|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0| 1584| 1839|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_1_U  |linebuf_1_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_2_U  |linebuf_1_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_U    |linebuf_RAM_AUTO_1R1W         |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                              |        5|  0|   0|    0|   768|   24|     3|         6144|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_309_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln32_fu_420_p2                  |         +|   0|  0|  14|           9|           1|
    |add_ln57_1_fu_469_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln57_fu_457_p2                  |         +|   0|  0|  14|           9|           9|
    |add_ln61_1_fu_493_p2                |         +|   0|  0|  14|           9|           9|
    |add_ln61_fu_503_p2                  |         +|   0|  0|  11|          11|          11|
    |col_fu_408_p2                       |         +|   0|  0|  14|           9|           1|
    |empty_20_fu_441_p2                  |         +|   0|  0|  15|           8|           3|
    |sub_ln57_fu_481_p2                  |         -|   0|  0|  11|          11|          11|
    |and_ln42_fu_402_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1003                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_731                    |       and|   0|  0|   2|           1|           1|
    |icmp10_fu_370_p2                    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln32_fu_318_p2                 |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln33_fu_414_p2                 |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln42_fu_396_p2                 |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln64_fu_551_p2                 |      icmp|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |row_fu_352_p3                       |    select|   0|  0|   9|           1|           9|
    |select_ln32_fu_344_p3               |    select|   0|  0|   9|           1|           1|
    |select_ln66_fu_561_p3               |    select|   0|  0|   8|           1|           2|
    |sum_1_fu_534_p3                     |    select|   0|  0|  13|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 267|         152|          95|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |add_ln326_fu_130                         |   9|          2|    9|         18|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg        |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln335_phi_fu_279_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten2_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten2_load_1  |   9|          2|   16|         32|
    |col4_fu_126                              |   9|          2|    9|         18|
    |gmem0_blk_n_AR                           |   9|          2|    1|          2|
    |gmem0_blk_n_R                            |   9|          2|    1|          2|
    |gmem1_blk_n_AW                           |   9|          2|    1|          2|
    |gmem1_blk_n_B                            |   9|          2|    1|          2|
    |gmem1_blk_n_W                            |   9|          2|    1|          2|
    |indvar_flatten2_fu_118                   |   9|          2|   16|         32|
    |row3_fu_122                              |   9|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 126|         28|   83|        166|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln326_fu_130                                  |   9|   0|    9|          0|
    |add_ln57_1_reg_708                                |  10|   0|   10|          0|
    |add_ln57_reg_677                                  |   9|   0|    9|          0|
    |and_ln42_reg_640                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |col4_fu_126                                       |   9|   0|    9|          0|
    |first_iter_0_reg_263                              |   1|   0|    1|          0|
    |gmem0_addr_read_reg_682                           |   8|   0|    8|          0|
    |icmp_ln32_reg_608                                 |   1|   0|    1|          0|
    |icmp_ln33_reg_644                                 |   1|   0|    1|          0|
    |indvar_flatten2_fu_118                            |  16|   0|   16|          0|
    |input_r_read_reg_603                              |  64|   0|   64|          0|
    |linebuf_1_addr_reg_628                            |   8|   0|    8|          0|
    |linebuf_1_addr_reg_628_pp0_iter2_reg              |   8|   0|    8|          0|
    |linebuf_1_load_1_reg_672                          |   8|   0|    8|          0|
    |linebuf_1_load_reg_649                            |   8|   0|    8|          0|
    |linebuf_2_addr_reg_634                            |   8|   0|    8|          0|
    |linebuf_2_load_1_reg_703                          |   8|   0|    8|          0|
    |linebuf_2_load_reg_655                            |   8|   0|    8|          0|
    |linebuf_load_reg_698                              |   8|   0|    8|          0|
    |output_r_read_reg_598                             |  64|   0|   64|          0|
    |row3_fu_122                                       |   9|   0|    9|          0|
    |select_ln66_reg_729                               |   8|   0|    8|          0|
    |tmp_2_reg_718                                     |   1|   0|    1|          0|
    |trunc_ln33_reg_623                                |   8|   0|    8|          0|
    |trunc_ln61_reg_713                                |  10|   0|   10|          0|
    |zext_ln33_reg_618                                 |   9|   0|   64|         55|
    |zext_ln33_reg_618_pp0_iter2_reg                   |   9|   0|   64|         55|
    |zext_ln48_reg_661                                 |   8|   0|   64|         56|
    |add_ln57_reg_677                                  |  64|  32|    9|          0|
    |and_ln42_reg_640                                  |  64|  32|    1|          0|
    |first_iter_0_reg_263                              |  64|  32|    1|          0|
    |icmp_ln32_reg_608                                 |  64|  32|    1|          0|
    |linebuf_1_load_1_reg_672                          |  64|  32|    8|          0|
    |linebuf_2_addr_reg_634                            |  64|  32|    8|          0|
    |output_r_read_reg_598                             |  64|  32|   64|          0|
    |zext_ln48_reg_661                                 |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 871| 256|  681|        222|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row3 = alloca i32 1"   --->   Operation 23 'alloca' 'row3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col4 = alloca i32 1"   --->   Operation 24 'alloca' 'col4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln326 = alloca i32 1"   --->   Operation 25 'alloca' 'add_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [pynq_2DConvolution/source/conv2d_edge.cpp:6]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%linebuf = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 38 'alloca' 'linebuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%linebuf_1 = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 39 'alloca' 'linebuf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%linebuf_2 = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 40 'alloca' 'linebuf_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 1, i9 %add_ln326"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %col4"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %row3"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc81"   --->   Operation 46 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %first_iter_0, void %for.inc84, void %for.first.iter.for.inc84" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 47 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 48 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln32_1 = add i16 %indvar_flatten2_load, i16 1" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 49 'add' 'add_ln32_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten2_load_1 = load i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 50 'load' 'indvar_flatten2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.07ns)   --->   "%icmp_ln32 = icmp_eq  i16 %indvar_flatten2_load_1, i16 65535" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 51 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %new.latch.for.inc81, void %last.iter.for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln32 = store i16 %add_ln32_1, i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %new.header, void %for.end86" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%icmp_ln335 = phi i1 0, void %entry, i1 %icmp_ln33, void %new.latch.for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 55 'phi' 'icmp_ln335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %input_r_read" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 56 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 57 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%row3_load = load i9 %row3" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 58 'load' 'row3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col4_load = load i9 %col4" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 59 'load' 'col4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln326_load = load i9 %add_ln326" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 60 'load' 'add_ln326_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.96ns)   --->   "%select_ln32 = select i1 %icmp_ln335, i9 0, i9 %col4_load" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 61 'select' 'select_ln32' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.96ns)   --->   "%row = select i1 %icmp_ln335, i9 %add_ln326_load, i9 %row3_load" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 62 'select' 'row' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %row, i32 1, i32 8" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.91ns)   --->   "%icmp10 = icmp_ne  i8 %tmp, i8 0" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 64 'icmp' 'icmp10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %select_ln32" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 65 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i9 %select_ln32" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 66 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 67 'getelementptr' 'linebuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 68 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 69 'getelementptr' 'linebuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 70 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln32, i32 1, i32 8" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 71 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.91ns)   --->   "%icmp_ln42 = icmp_ne  i8 %tmp_1, i8 0" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 72 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln42 = and i1 %icmp10, i1 %icmp_ln42" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 73 'and' 'and_ln42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %and_ln42, void %for.inc81, void %VITIS_LOOP_44_3" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 74 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%col = add i9 %select_ln32, i9 1" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 75 'add' 'col' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.82ns)   --->   "%icmp_ln33 = icmp_eq  i9 %col, i9 256" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 76 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln32 = add i9 %row, i9 1" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 77 'add' 'add_ln32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln32 = store i9 %add_ln32, i9 %add_ln326" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 78 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 %col, i9 %col4" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 79 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln32 = store i9 %row, i9 %row3" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 80 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 81 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 81 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 82 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 83 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 84 [1/1] (1.91ns)   --->   "%empty_20 = add i8 %trunc_ln33, i8 254" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 84 'add' 'empty_20' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %empty_20" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 85 'zext' 'zext_ln48' <Predicate = (and_ln42)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%linebuf_1_addr_1 = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 86 'getelementptr' 'linebuf_1_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 87 'load' 'linebuf_1_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 88 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 88 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%linebuf_addr = getelementptr i8 %linebuf, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 89 'getelementptr' 'linebuf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln37 = store i8 %linebuf_1_load, i8 %linebuf_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 90 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 %linebuf_2_load, i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 91 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 92 'load' 'linebuf_1_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %linebuf_1_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 93 'zext' 'zext_ln57_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i8 %linebuf_2_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 94 'zext' 'zext_ln57_2' <Predicate = (and_ln42)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln57 = add i9 %zext_ln57_1, i9 %zext_ln57_2" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 95 'add' 'add_ln57' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 96 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 96 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 97 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 97 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 98 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 98 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 99 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 99 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 100 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 100 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 101 [1/1] (5.84ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem0_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:39]   --->   Operation 101 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%linebuf_addr_1 = getelementptr i8 %linebuf, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 102 'getelementptr' 'linebuf_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 103 'load' 'linebuf_load' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%linebuf_2_addr_1 = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 104 'getelementptr' 'linebuf_2_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%linebuf_2_load_1 = load i8 %linebuf_2_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 105 'load' 'linebuf_2_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [pynq_2DConvolution/source/conv2d_edge.cpp:34]   --->   Operation 108 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 %gmem0_addr_read, i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:39]   --->   Operation 109 'store' 'store_ln39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 110 [1/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 110 'load' 'linebuf_load' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%linebuf_2_load_1 = load i8 %linebuf_2_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 111 'load' 'linebuf_2_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %gmem0_addr_read" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 112 'zext' 'zext_ln57_3' <Predicate = (and_ln42)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %add_ln57" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 113 'zext' 'zext_ln57_4' <Predicate = (and_ln42)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i10 %zext_ln57_4, i10 %zext_ln57_3" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 114 'add' 'add_ln57_1' <Predicate = (and_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.67>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %linebuf_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 115 'zext' 'zext_ln57' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i10 %add_ln57_1" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 116 'zext' 'zext_ln57_5' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57 = sub i11 %zext_ln57, i11 %zext_ln57_5" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 117 'sub' 'sub_ln57' <Predicate = (and_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i8 %linebuf_1_load_1" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 118 'zext' 'zext_ln57_6' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %linebuf_2_load_1" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 119 'zext' 'zext_ln61' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln61_1 = add i9 %zext_ln57_6, i9 %zext_ln61" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 120 'add' 'add_ln61_1' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i9 %add_ln61_1" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 121 'zext' 'zext_ln61_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln61 = add i11 %zext_ln61_1, i11 %sub_ln57" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 122 'add' 'add_ln61' <Predicate = (and_ln42)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i11 %add_ln61" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 123 'trunc' 'trunc_ln61' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61, i32 10" [pynq_2DConvolution/source/conv2d_edge.cpp:63]   --->   Operation 124 'bitselect' 'tmp_2' <Predicate = (and_ln42)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %output_r_read" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 125 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (5.84ns)   --->   "%empty_19 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem1_addr, i64 64516" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 126 'writereq' 'empty_19' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc84" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 127 'br' 'br_ln42' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%sum = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln61, i3 0" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 128 'bitconcatenate' 'sum' <Predicate = (and_ln42 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.69ns)   --->   "%sum_1 = select i1 %tmp_2, i13 0, i13 %sum" [pynq_2DConvolution/source/conv2d_edge.cpp:63]   --->   Operation 129 'select' 'sum_1' <Predicate = (and_ln42)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %sum_1, i32 8, i32 12" [pynq_2DConvolution/source/conv2d_edge.cpp:64]   --->   Operation 130 'partselect' 'tmp_3' <Predicate = (and_ln42)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.78ns)   --->   "%icmp_ln64 = icmp_ne  i5 %tmp_3, i5 0" [pynq_2DConvolution/source/conv2d_edge.cpp:64]   --->   Operation 131 'icmp' 'icmp_ln64' <Predicate = (and_ln42)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i13 %sum_1" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 132 'trunc' 'trunc_ln66' <Predicate = (and_ln42)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.24ns)   --->   "%select_ln66 = select i1 %icmp_ln64, i8 255, i8 %trunc_ln66" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 133 'select' 'select_ln66' <Predicate = (and_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 134 [1/1] (5.84ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem1_addr, i8 %select_ln66, i1 1" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 134 'write' 'write_ln66' <Predicate = (and_ln42)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:67]   --->   Operation 135 'br' 'br_ln67' <Predicate = (and_ln42)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 136 [5/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 136 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 137 [4/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 137 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 138 [3/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 138 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 139 [2/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 139 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 140 [1/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 140 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc81"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (1.58ns)   --->   "%ret_ln70 = ret" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 142 'ret' 'ret_ln70' <Predicate = (icmp_ln32)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2        (alloca           ) [ 01000000000000000000]
row3                   (alloca           ) [ 01100000000000000000]
col4                   (alloca           ) [ 01100000000000000000]
add_ln326              (alloca           ) [ 01100000000000000000]
spectopmodule_ln6      (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
output_r_read          (read             ) [ 01111111111111000000]
input_r_read           (read             ) [ 01100000000000000000]
linebuf                (alloca           ) [ 01111111111000000000]
linebuf_1              (alloca           ) [ 01110000000000000000]
linebuf_2              (alloca           ) [ 01111111111000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 01100000000000000000]
first_iter_0           (phi              ) [ 01111111111111000000]
br_ln42                (br               ) [ 00000000000000000000]
indvar_flatten2_load   (load             ) [ 00000000000000000000]
add_ln32_1             (add              ) [ 00000000000000000000]
indvar_flatten2_load_1 (load             ) [ 00000000000000000000]
icmp_ln32              (icmp             ) [ 01111111111111111111]
br_ln32                (br               ) [ 00000000000000000000]
store_ln32             (store            ) [ 00000000000000000000]
br_ln32                (br               ) [ 01100000000000000000]
icmp_ln335             (phi              ) [ 01100000000000000000]
gmem0_addr             (getelementptr    ) [ 01011111111000000000]
row3_load              (load             ) [ 00000000000000000000]
col4_load              (load             ) [ 00000000000000000000]
add_ln326_load         (load             ) [ 00000000000000000000]
select_ln32            (select           ) [ 00000000000000000000]
row                    (select           ) [ 00000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000]
icmp10                 (icmp             ) [ 00000000000000000000]
zext_ln33              (zext             ) [ 01011000000000000000]
trunc_ln33             (trunc            ) [ 01010000000000000000]
linebuf_1_addr         (getelementptr    ) [ 01011000000000000000]
linebuf_2_addr         (getelementptr    ) [ 01011111111100000000]
tmp_1                  (partselect       ) [ 00000000000000000000]
icmp_ln42              (icmp             ) [ 00000000000000000000]
and_ln42               (and              ) [ 01011111111111100000]
br_ln42                (br               ) [ 00000000000000000000]
col                    (add              ) [ 00000000000000000000]
icmp_ln33              (icmp             ) [ 01100000000000000000]
add_ln32               (add              ) [ 00000000000000000000]
store_ln32             (store            ) [ 00000000000000000000]
store_ln33             (store            ) [ 00000000000000000000]
store_ln32             (store            ) [ 00000000000000000000]
linebuf_1_load         (load             ) [ 01001000000000000000]
linebuf_2_load         (load             ) [ 01001000000000000000]
empty_20               (add              ) [ 00000000000000000000]
zext_ln48              (zext             ) [ 01001111111000000000]
linebuf_1_addr_1       (getelementptr    ) [ 01001000000000000000]
linebuf_addr           (getelementptr    ) [ 00000000000000000000]
store_ln37             (store            ) [ 00000000000000000000]
store_ln38             (store            ) [ 00000000000000000000]
linebuf_1_load_1       (load             ) [ 01000111111110000000]
zext_ln57_1            (zext             ) [ 00000000000000000000]
zext_ln57_2            (zext             ) [ 00000000000000000000]
add_ln57               (add              ) [ 01000111111100000000]
empty                  (readreq          ) [ 00000000000000000000]
gmem0_addr_read        (read             ) [ 01000000000100000000]
linebuf_addr_1         (getelementptr    ) [ 01000000000100000000]
linebuf_2_addr_1       (getelementptr    ) [ 01000000000100000000]
specloopname_ln0       (specloopname     ) [ 00000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000000000]
specpipeline_ln34      (specpipeline     ) [ 00000000000000000000]
store_ln39             (store            ) [ 00000000000000000000]
linebuf_load           (load             ) [ 01000000000010000000]
linebuf_2_load_1       (load             ) [ 01000000000010000000]
zext_ln57_3            (zext             ) [ 00000000000000000000]
zext_ln57_4            (zext             ) [ 00000000000000000000]
add_ln57_1             (add              ) [ 01000000000010000000]
zext_ln57              (zext             ) [ 00000000000000000000]
zext_ln57_5            (zext             ) [ 00000000000000000000]
sub_ln57               (sub              ) [ 00000000000000000000]
zext_ln57_6            (zext             ) [ 00000000000000000000]
zext_ln61              (zext             ) [ 00000000000000000000]
add_ln61_1             (add              ) [ 00000000000000000000]
zext_ln61_1            (zext             ) [ 00000000000000000000]
add_ln61               (add              ) [ 00000000000000000000]
trunc_ln61             (trunc            ) [ 01000000000001000000]
tmp_2                  (bitselect        ) [ 01000000000001000000]
gmem1_addr             (getelementptr    ) [ 01000000000000111111]
empty_19               (writereq         ) [ 00000000000000000000]
br_ln42                (br               ) [ 00000000000000000000]
sum                    (bitconcatenate   ) [ 00000000000000000000]
sum_1                  (select           ) [ 00000000000000000000]
tmp_3                  (partselect       ) [ 00000000000000000000]
icmp_ln64              (icmp             ) [ 00000000000000000000]
trunc_ln66             (trunc            ) [ 00000000000000000000]
select_ln66            (select           ) [ 01000000000000100000]
write_ln66             (write            ) [ 00000000000000000000]
br_ln67                (br               ) [ 00000000000000000000]
empty_21               (writeresp        ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
ret_ln70               (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="row3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln326_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="linebuf_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="linebuf_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="linebuf_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_r_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_r_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="18" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="gmem0_addr_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="8"/>
<pin id="168" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="17" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_19/13 empty_21/15 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln66_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="1"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="linebuf_1_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="8" slack="0"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="8" slack="8"/>
<pin id="204" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_1_load/2 linebuf_1_load_1/3 store_ln38/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="linebuf_2_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="9"/>
<pin id="214" dir="0" index="1" bw="8" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="8" slack="0"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="220" dir="1" index="7" bw="8" slack="1"/>
<pin id="224" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_2_load/2 linebuf_2_load_1/10 store_ln39/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="linebuf_1_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="linebuf_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="2"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_addr/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/4 linebuf_load/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="linebuf_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="7"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_addr_1/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="linebuf_2_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="7"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr_1/10 "/>
</bind>
</comp>

<comp id="263" class="1005" name="first_iter_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="first_iter_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln335_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln335 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln335_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln335/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="indvar_flatten2_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln32_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="indvar_flatten2_load_1_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln32_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln32_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem0_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="row3_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row3_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="col4_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col4_load/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln326_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="1"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln326_load/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln32_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="row_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="5" slack="0"/>
<pin id="365" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp10_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp10/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln33_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln33_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln42_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln42_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="col_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln33_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln32_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln32_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln33_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln32_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="1"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="empty_20_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln48_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln57_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln57_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln57_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln57_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln57_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="7"/>
<pin id="468" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln57_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/11 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln57_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln57_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sub_ln57_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln57_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="8"/>
<pin id="489" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln61_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln61_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln61_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln61_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln61_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="11" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="gmem1_addr_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="12"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sum_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="1"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sum_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="13" slack="0"/>
<pin id="537" dir="0" index="2" bw="13" slack="0"/>
<pin id="538" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="13" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln64_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln66_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln66_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/13 "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2 "/>
</bind>
</comp>

<comp id="577" class="1005" name="row3_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="0"/>
<pin id="579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="col4_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln326_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln326 "/>
</bind>
</comp>

<comp id="598" class="1005" name="output_r_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="12"/>
<pin id="600" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="input_r_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="1"/>
<pin id="605" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln32_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="612" class="1005" name="gmem0_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="zext_ln33_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="2"/>
<pin id="620" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="623" class="1005" name="trunc_ln33_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="628" class="1005" name="linebuf_1_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="linebuf_2_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="and_ln42_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln42 "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln33_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="649" class="1005" name="linebuf_1_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="linebuf_2_load_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_load "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln48_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="7"/>
<pin id="663" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="667" class="1005" name="linebuf_1_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="linebuf_1_load_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="8"/>
<pin id="674" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="linebuf_1_load_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln57_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="7"/>
<pin id="679" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="682" class="1005" name="gmem0_addr_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="linebuf_addr_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_addr_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="linebuf_2_addr_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="linebuf_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="linebuf_2_load_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_load_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln57_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="1"/>
<pin id="710" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="trunc_ln61_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="gmem1_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln66_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="98" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="114" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="185"><net_src comp="116" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="205"><net_src comp="186" pin="3"/><net_sink comp="192" pin=5"/></net>

<net id="211"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="225"><net_src comp="206" pin="3"/><net_sink comp="212" pin=5"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="309" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="329" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="349"><net_src comp="279" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="279" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="341" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="335" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="8" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="374"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="344" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="385"><net_src comp="344" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="344" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="370" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="344" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="352" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="408" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="352" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="481" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="503" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="94" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="2" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="521" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="532"><net_src comp="100" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="102" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="104" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="527" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="534" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="108" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="555"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="110" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="534" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="551" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="112" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="118" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="580"><net_src comp="122" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="587"><net_src comp="126" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="594"><net_src comp="130" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="601"><net_src comp="146" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="606"><net_src comp="152" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="611"><net_src comp="318" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="329" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="621"><net_src comp="376" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="626"><net_src comp="382" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="631"><net_src comp="186" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="192" pin=5"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="637"><net_src comp="206" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="643"><net_src comp="402" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="414" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="652"><net_src comp="192" pin="11"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="658"><net_src comp="212" pin="11"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="664"><net_src comp="446" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="670"><net_src comp="226" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="675"><net_src comp="192" pin="7"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="680"><net_src comp="457" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="685"><net_src comp="165" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="691"><net_src comp="245" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="696"><net_src comp="256" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="701"><net_src comp="239" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="706"><net_src comp="212" pin="7"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="711"><net_src comp="469" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="716"><net_src comp="509" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="721"><net_src comp="513" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="726"><net_src comp="521" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="732"><net_src comp="561" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {13 14 15 16 17 18 19 }
 - Input state : 
	Port: conv2d_edge : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: conv2d_edge : input_r | {1 }
	Port: conv2d_edge : output_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_0 : 1
		br_ln42 : 2
		indvar_flatten2_load : 1
		add_ln32_1 : 2
		indvar_flatten2_load_1 : 1
		icmp_ln32 : 2
		br_ln32 : 3
		store_ln32 : 3
		br_ln32 : 3
	State 2
		empty : 1
		select_ln32 : 1
		row : 1
		tmp : 2
		icmp10 : 3
		zext_ln33 : 2
		trunc_ln33 : 2
		linebuf_1_addr : 3
		linebuf_1_load : 4
		linebuf_2_addr : 3
		linebuf_2_load : 4
		tmp_1 : 2
		icmp_ln42 : 3
		and_ln42 : 4
		br_ln42 : 4
		col : 2
		icmp_ln33 : 3
		add_ln32 : 2
		store_ln32 : 3
		store_ln33 : 3
		store_ln32 : 2
	State 3
		zext_ln48 : 1
		linebuf_1_addr_1 : 2
		linebuf_1_load_1 : 3
	State 4
		store_ln37 : 1
		add_ln57 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		linebuf_load : 1
		linebuf_2_load_1 : 1
	State 11
		add_ln57_1 : 1
	State 12
		sub_ln57 : 1
		add_ln61_1 : 1
		zext_ln61_1 : 2
		add_ln61 : 3
		trunc_ln61 : 4
		tmp_2 : 4
	State 13
		empty_19 : 1
		sum_1 : 1
		tmp_3 : 2
		icmp_ln64 : 3
		trunc_ln66 : 2
		select_ln66 : 4
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln32_1_fu_309      |    0    |    23   |
|          |          col_fu_408         |    0    |    14   |
|          |       add_ln32_fu_420       |    0    |    14   |
|    add   |       empty_20_fu_441       |    0    |    15   |
|          |       add_ln57_fu_457       |    0    |    15   |
|          |      add_ln57_1_fu_469      |    0    |    14   |
|          |      add_ln61_1_fu_493      |    0    |    15   |
|          |       add_ln61_fu_503       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln32_fu_318      |    0    |    23   |
|          |        icmp10_fu_370        |    0    |    15   |
|   icmp   |       icmp_ln42_fu_396      |    0    |    15   |
|          |       icmp_ln33_fu_414      |    0    |    14   |
|          |       icmp_ln64_fu_551      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |      select_ln32_fu_344     |    0    |    9    |
|  select  |          row_fu_352         |    0    |    9    |
|          |         sum_1_fu_534        |    0    |    13   |
|          |      select_ln66_fu_561     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln57_fu_481       |    0    |    10   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln42_fu_402       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  output_r_read_read_fu_146  |    0    |    0    |
|   read   |   input_r_read_read_fu_152  |    0    |    0    |
|          | gmem0_addr_read_read_fu_165 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_158     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_170    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln66_write_fu_177   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_360         |    0    |    0    |
|partselect|         tmp_1_fu_386        |    0    |    0    |
|          |         tmp_3_fu_541        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln33_fu_376      |    0    |    0    |
|          |       zext_ln48_fu_446      |    0    |    0    |
|          |      zext_ln57_1_fu_451     |    0    |    0    |
|          |      zext_ln57_2_fu_454     |    0    |    0    |
|          |      zext_ln57_3_fu_463     |    0    |    0    |
|   zext   |      zext_ln57_4_fu_466     |    0    |    0    |
|          |       zext_ln57_fu_475      |    0    |    0    |
|          |      zext_ln57_5_fu_478     |    0    |    0    |
|          |      zext_ln57_6_fu_487     |    0    |    0    |
|          |       zext_ln61_fu_490      |    0    |    0    |
|          |      zext_ln61_1_fu_499     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln33_fu_382      |    0    |    0    |
|   trunc  |      trunc_ln61_fu_509      |    0    |    0    |
|          |      trunc_ln66_fu_557      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_2_fu_513        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          sum_fu_527         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   252   |
|----------|-----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| linebuf |    1   |    0   |    0   |    0   |
|linebuf_1|    2   |    0   |    0   |    0   |
|linebuf_2|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    5   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln326_reg_591   |    9   |
|   add_ln57_1_reg_708   |   10   |
|    add_ln57_reg_677    |    9   |
|    and_ln42_reg_640    |    1   |
|      col4_reg_584      |    9   |
|  first_iter_0_reg_263  |    1   |
| gmem0_addr_read_reg_682|    8   |
|   gmem0_addr_reg_612   |    8   |
|   gmem1_addr_reg_723   |    8   |
|    icmp_ln32_reg_608   |    1   |
|   icmp_ln335_reg_275   |    1   |
|    icmp_ln33_reg_644   |    1   |
| indvar_flatten2_reg_569|   16   |
|  input_r_read_reg_603  |   64   |
|linebuf_1_addr_1_reg_667|    8   |
| linebuf_1_addr_reg_628 |    8   |
|linebuf_1_load_1_reg_672|    8   |
| linebuf_1_load_reg_649 |    8   |
|linebuf_2_addr_1_reg_693|    8   |
| linebuf_2_addr_reg_634 |    8   |
|linebuf_2_load_1_reg_703|    8   |
| linebuf_2_load_reg_655 |    8   |
| linebuf_addr_1_reg_688 |    8   |
|  linebuf_load_reg_698  |    8   |
|  output_r_read_reg_598 |   64   |
|      row3_reg_577      |    9   |
|   select_ln66_reg_729  |    8   |
|      tmp_2_reg_718     |    1   |
|   trunc_ln33_reg_623   |    8   |
|   trunc_ln61_reg_713   |   10   |
|    zext_ln33_reg_618   |   64   |
|    zext_ln48_reg_661   |   64   |
+------------------------+--------+
|          Total         |   454  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_158  |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_170 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_192  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_192  |  p5  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_212  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_212  |  p5  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_239  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   66   ||  12.704 ||    0    ||    63   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   252  |    -   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    0   |   63   |    -   |
|  Register |    -   |    -   |   454  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   454  |   315  |    0   |
+-----------+--------+--------+--------+--------+--------+
