<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGAUTHSTATUS</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DBGAUTHSTATUS, Debug Authentication Status register</h1><p>The DBGAUTHSTATUS characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the state of the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface for debug.</p>
      <h2>Configuration</h2><p>AArch32 System register DBGAUTHSTATUS bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1[31:0]
            </a>.
          </p><p>AArch32 System register DBGAUTHSTATUS bits [31:0]
            
                are architecturally mapped to
              External register <a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to DBGAUTHSTATUS are <span class="arm-defined-word">UNKNOWN</span>.</p>
        <p>This register is required in all implementations.</p>
      <h2>Attributes</h2>
            <p>DBGAUTHSTATUS is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The DBGAUTHSTATUS bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_31">RES0</a></td><td class="lr" colspan="2"><a href="#SNID_7">SNID</a></td><td class="lr" colspan="2"><a href="#SID_5">SID</a></td><td class="lr" colspan="2"><a href="#NSNID_3">NSNID</a></td><td class="lr" colspan="2"><a href="#NSID_1">NSID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:8]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SNID_7">SNID, bits [7:6]
                  <div style="font-size:smaller;"><br />When ARMv8.4-Debug is implemented:
                </div></h4>
          
  <p>Secure Non-Invasive Debug.</p>

          
            
  <p>This field has the same value as DBGAUTHSTATUS.SID.</p>

          <h4 id="SNID_7"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Secure Non-Invasive Debug.</p>

          <table class="valuetable"><tr><th>SNID</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Not implemented. EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is 1.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Implemented and disabled. ExternalSecureNoninvasiveDebugEnabled() == FALSE.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Implemented and enabled. ExternalSecureNoninvasiveDebugEnabled() == TRUE.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="SID_5">SID, bits [5:4]
                  </h4>
          
  <p>Secure Invasive Debug.</p>

          <table class="valuetable"><tr><th>SID</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Not implemented. EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Implemented and disabled. ExternalSecureInvasiveDebugEnabled() == FALSE.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Implemented and enabled. ExternalSecureInvasiveDebugEnabled() == TRUE.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="NSNID_3">NSNID, bits [3:2]
                  <div style="font-size:smaller;"><br />When ARMv8.4-Debug is implemented:
                </div></h4>
          
  <p>Non-secure Non-invasive debug.</p>

          <table class="valuetable"><tr><th>NSNID</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Not implemented. EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is 0.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Implemented and enabled. EL3 is implemented or the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is 1.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="NSNID_3"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Non-secure Non-Invasive Debug.</p>

          <table class="valuetable"><tr><th>NSNID</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Not implemented. EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is 0</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Implemented and disabled. ExternalNoninvasiveDebugEnabled() == FALSE.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Implemented and enabled. ExternalNoninvasiveDebugEnabled() == TRUE.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="NSID_1">NSID, bits [1:0]
                  </h4>
          
  <p>Non-secure Invasive Debug.</p>

          <table class="valuetable"><tr><th>NSID</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Not implemented. EL3 is not implemented or the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 0.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Implemented and disabled. ExternalInvasiveDebugEnabled() == FALSE.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Implemented and enabled. ExternalInvasiveDebugEnabled() == TRUE.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the DBGAUTHSTATUS</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0111</td><td>0b1110</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA&gt; != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGAUTHSTATUS;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGAUTHSTATUS;
elsif PSTATE.EL == EL3 then
    return DBGAUTHSTATUS;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
