{"version":"1.1.0","info":[["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/adder2/adder2_top_tb.v",[[[[[["adder2_top_tb",[[0,0],[0,21]],[[0,7],[0,20]],[],["module"]],[27,9]],[[["A",[[2,2],[2,14]],[[2,13],[2,14]],["adder2_top_tb"],["variable","reg"]],["B",[[3,2],[3,14]],[[3,13],[3,14]],["adder2_top_tb"],["variable","reg"]],["res",[[4,2],[4,16]],[[4,13],[4,16]],["adder2_top_tb"],["variable","wire"]],["uut",[[6,2],[10,3]],[[6,13],[6,16]],["adder2_top_tb"],["instance","adder2_top"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/adder2/adder2_top.v",[[[[[["adder2_top",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[18,9]],[[["A",[[1,4],[1,5]],[[1,4],[1,5]],["adder2_top"],["port"]],["B",[[2,4],[2,5]],[[2,4],[2,5]],["adder2_top"],["port","A"]],["res",[[4,4],[4,7]],[[4,4],[4,7]],["adder2_top"],["port","B"]],["A",[[7,8],[7,20]],[[7,19],[7,20]],["adder2_top"],["port","wire"]],["B",[[8,8],[8,20]],[[8,19],[8,20]],["adder2_top"],["port","wire"]],["res",[[10,9],[10,23]],[[10,20],[10,23]],["adder2_top"],["port","wire"]],["uut",[[12,2],[17,3]],[[12,9],[12,12]],["adder2_top"],["instance","adder2"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/adder2/adder2.v",[[[[[["adder2",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[12,9]],[[["A",[[1,4],[1,5]],[[1,4],[1,5]],["adder2"],["port"]],["B",[[2,4],[2,5]],[[2,4],[2,5]],["adder2"],["port","A"]],["res",[[4,4],[4,7]],[[4,4],[4,7]],["adder2"],["port","B"]],["A",[[6,8],[6,20]],[[6,19],[6,20]],["adder2"],["port","wire"]],["B",[[7,8],[7,20]],[[7,19],[7,20]],["adder2"],["port","wire"]],["res",[[9,9],[9,23]],[[9,20],[9,23]],["adder2"],["port","wire"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s_tb.v",[[[[[["fadd_s_tb",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[131,8]],[[["x1",[[5,4],[5,17]],[[5,15],[5,17]],["fadd_s_tb"],["variable","reg"]],["x2",[[6,4],[6,17]],[[6,15],[6,17]],["fadd_s_tb"],["variable","reg"]],["clk",[[7,4],[7,11]],[[7,8],[7,11]],["fadd_s_tb"],["variable","reg"]],["rst_n",[[8,4],[8,13]],[[8,8],[8,13]],["fadd_s_tb"],["variable","reg"]],["enable_in",[[9,4],[9,17]],[[9,8],[9,17]],["fadd_s_tb"],["variable","reg"]],["enable_out",[[10,4],[10,19]],[[10,9],[10,19]],["fadd_s_tb"],["variable","wire"]],["res",[[11,4],[11,19]],[[11,16],[11,19]],["fadd_s_tb"],["variable","wire"]],["ovf",[[12,4],[12,12]],[[12,9],[12,12]],["fadd_s_tb"],["variable","wire"]],["uut",[[15,4],[24,5]],[[15,11],[15,14]],["fadd_s_tb"],["instance","fadd_s"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v",[[[[[["fadd_s",[[0,0],[12,2]],[[0,7],[0,13]],[],["module"]],[262,9]],[[["x1",[[14,10],[14,19]],[[14,17],[14,19]],["fadd_s"],["port"]],["x2",[[2,4],[2,6]],[[2,4],[2,6]],["fadd_s"],["port","x1"]],["clk",[[4,4],[4,7]],[[4,4],[4,7]],["fadd_s"],["port","x2"]],["rst_n",[[5,4],[5,9]],[[5,4],[5,9]],["fadd_s"],["port","clk"]],["enable_in",[[7,4],[7,13]],[[7,4],[7,13]],["fadd_s"],["port","rst_n"]],["enable_out",[[8,4],[8,14]],[[8,4],[8,14]],["fadd_s"],["port","enable_in"]],["y",[[10,4],[10,5]],[[10,4],[10,5]],["fadd_s"],["port","enable_out"]],["ovf",[[11,4],[11,7]],[[11,4],[11,7]],["fadd_s"],["port","y"]],["x2",[[15,10],[15,19]],[[15,17],[15,19]],["fadd_s"],["port"]],["clk",[[17,10],[17,13]],[[17,10],[17,13]],["fadd_s"],["port"]],["rst_n",[[18,10],[18,15]],[[18,10],[18,15]],["fadd_s"],["port"]],["enable_in",[[20,11],[20,20]],[[20,11],[20,20]],["fadd_s"],["port"]],["enable_out",[[21,11],[21,21]],[[21,11],[21,21]],["fadd_s"],["port"]],["y",[[23,11],[23,19]],[[23,18],[23,19]],["fadd_s"],["port"]],["ovf",[[24,11],[24,14]],[[24,11],[24,14]],["fadd_s"],["port"]],["symbol_init_x1",[[32,4],[32,32]],[[32,9],[32,23]],["fadd_s"],["variable","wire"]],["exp_init_x1",[[33,4],[33,38]],[[33,15],[33,26]],["fadd_s"],["variable","wire"]],["man_init_x1",[[34,4],[34,38]],[[34,16],[34,27]],["fadd_s"],["variable","wire"]],["symbol_init_x2",[[36,4],[36,32]],[[36,9],[36,23]],["fadd_s"],["variable","wire"]],["exp_init_x2",[[37,4],[37,38]],[[37,15],[37,26]],["fadd_s"],["variable","wire"]],["man_init_x2",[[38,4],[38,38]],[[38,16],[38,27]],["fadd_s"],["variable","wire"]],["man_ext_x1",[[41,4],[41,94]],[[41,16],[41,26]],["fadd_s"],["variable","wire"]],["man_ext_x2",[[42,4],[42,94]],[[42,16],[42,26]],["fadd_s"],["variable","wire"]],["exp_norm_x1",[[45,4],[45,73]],[[45,15],[45,26]],["fadd_s"],["variable","wire"]],["exp_norm_x2",[[46,4],[46,73]],[[46,15],[46,26]],["fadd_s"],["variable","wire"]],["exp_norm_x2_i",[[47,4],[47,43]],[[47,15],[47,28]],["fadd_s"],["variable","wire"]],["te_diff",[[50,4],[50,66]],[[50,15],[50,22]],["fadd_s"],["variable","wire"]],["ce",[[51,4],[51,48]],[[51,9],[51,11]],["fadd_s"],["variable","wire"]],["tde",[[52,4],[52,81]],[[52,15],[52,18]],["fadd_s"],["variable","wire"]],["de",[[53,4],[53,53]],[[53,15],[53,17]],["fadd_s"],["variable","wire"]],["sel",[[56,4],[58,54]],[[56,9],[56,12]],["fadd_s"],["variable","wire"]],["man_init_x1_st1",[[61,4],[61,30]],[[61,15],[61,30]],["fadd_s"],["variable","reg"]],["man_init_x2_st1",[[62,4],[62,30]],[[62,15],[62,30]],["fadd_s"],["variable","reg"]],["man_st1_x1",[[63,4],[63,25]],[[63,15],[63,25]],["fadd_s"],["variable","reg"]],["man_st1_x2",[[64,4],[64,25]],[[64,15],[64,25]],["fadd_s"],["variable","reg"]],["symbol_st1_x1",[[65,4],[65,21]],[[65,8],[65,21]],["fadd_s"],["variable","reg"]],["symbol_st1_x2",[[66,4],[66,21]],[[66,8],[66,21]],["fadd_s"],["variable","reg"]],["de_st1",[[67,4],[67,20]],[[67,14],[67,20]],["fadd_s"],["variable","reg"]],["sel_st1",[[68,4],[68,15]],[[68,8],[68,15]],["fadd_s"],["variable","reg"]],["exp_init_x1_st1",[[69,4],[69,29]],[[69,14],[69,29]],["fadd_s"],["variable","reg"]],["exp_init_x2_st1",[[70,4],[70,29]],[[70,14],[70,29]],["fadd_s"],["variable","reg"]],["exp_st1_x1",[[71,4],[71,24]],[[71,14],[71,24]],["fadd_s"],["variable","reg"]],["exp_st1_x2",[[72,4],[72,24]],[[72,14],[72,24]],["fadd_s"],["variable","reg"]],["enable_in_st1",[[73,4],[73,21]],[[73,8],[73,21]],["fadd_s"],["variable","reg"]],["man_signi",[[108,4],[108,75]],[[108,16],[108,25]],["fadd_s"],["variable","wire"]],["man_insigni",[[109,4],[109,75]],[[109,16],[109,27]],["fadd_s"],["variable","wire"]],["exp_signi",[[110,4],[110,75]],[[110,15],[110,24]],["fadd_s"],["variable","wire"]],["symbol_signi",[[111,4],[111,81]],[[111,9],[111,21]],["fadd_s"],["variable","wire"]],["symbol_insigni",[[112,4],[112,81]],[[112,9],[112,23]],["fadd_s"],["variable","wire"]],["man_insigni_ext",[[115,4],[115,54]],[[115,16],[115,31]],["fadd_s"],["variable","wire"]],["man_signi_ext",[[116,4],[116,50]],[[116,16],[116,29]],["fadd_s"],["variable","wire"]],["man_insigni_align",[[117,4],[117,61]],[[117,16],[117,33]],["fadd_s"],["variable","wire"]],["tstck",[[120,4],[120,43]],[[120,9],[120,14]],["fadd_s"],["variable","wire"]],["man_y_sum",[[124,4],[126,73]],[[124,16],[124,25]],["fadd_s"],["variable","wire"]],["man_overflow",[[129,4],[129,37]],[[129,9],[129,21]],["fadd_s"],["variable","wire"]],["exp_pre_norm",[[132,4],[132,54]],[[132,15],[132,27]],["fadd_s"],["variable","wire"]],["man_pre_norm",[[133,4],[133,74]],[[133,16],[133,28]],["fadd_s"],["variable","wire"]],["stck",[[136,4],[136,63]],[[136,9],[136,13]],["fadd_s"],["variable","wire"]],["search_leading_zeros",[[140,4],[140,35]],[[140,15],[140,35]],["fadd_s"],["variable","wire"]],["stck_st2",[[169,4],[169,16]],[[169,8],[169,16]],["fadd_s"],["variable","reg"]],["slz_st2",[[170,4],[170,21]],[[170,14],[170,21]],["fadd_s"],["variable","reg"]],["exp_pre_norm_st2",[[171,4],[171,30]],[[171,14],[171,30]],["fadd_s"],["variable","reg"]],["symbol_signi_st2",[[172,4],[172,24]],[[172,8],[172,24]],["fadd_s"],["variable","reg"]],["symbol_st2_x1",[[173,4],[173,21]],[[173,8],[173,21]],["fadd_s"],["variable","reg"]],["symbol_st2_x2",[[174,4],[174,21]],[[174,8],[174,21]],["fadd_s"],["variable","reg"]],["man_pre_norm_st2",[[175,4],[175,31]],[[175,15],[175,31]],["fadd_s"],["variable","reg"]],["exp_init_x1_st2",[[176,4],[176,29]],[[176,14],[176,29]],["fadd_s"],["variable","reg"]],["exp_init_x2_st2",[[177,4],[177,29]],[[177,14],[177,29]],["fadd_s"],["variable","reg"]],["man_st2_x1",[[178,4],[178,25]],[[178,15],[178,25]],["fadd_s"],["variable","reg"]],["man_st2_x2",[[179,4],[179,25]],[[179,15],[179,25]],["fadd_s"],["variable","reg"]],["enable_in_st2",[[180,4],[180,21]],[[180,8],[180,21]],["fadd_s"],["variable","reg"]],["exp_norm_temp",[[213,4],[213,73]],[[213,15],[213,28]],["fadd_s"],["variable","wire"]],["exp_norm",[[214,4],[214,80]],[[214,15],[214,23]],["fadd_s"],["variable","wire"]],["man_y_norm",[[216,4],[218,76]],[[216,16],[216,26]],["fadd_s"],["variable","wire"]],["round_bit",[[221,4],[221,34]],[[221,9],[221,18]],["fadd_s"],["variable","wire"]],["sticky_bit_final",[[222,4],[222,52]],[[222,9],[222,25]],["fadd_s"],["variable","wire"]],["tie_even",[[223,4],[223,33]],[[223,9],[223,17]],["fadd_s"],["variable","wire"]],["round_up",[[225,4],[225,99]],[[225,9],[225,17]],["fadd_s"],["variable","wire"]],["man_y_finorm_unrounded",[[227,4],[227,57]],[[227,16],[227,38]],["fadd_s"],["variable","wire"]],["man_y_finorm",[[228,4],[228,64]],[[228,16],[228,28]],["fadd_s"],["variable","wire"]],["exp_y",[[231,4],[231,75]],[[231,15],[231,20]],["fadd_s"],["variable","wire"]],["man_y",[[232,4],[232,92]],[[232,16],[232,21]],["fadd_s"],["variable","wire"]],["symbol_y",[[233,4],[233,102]],[[233,9],[233,17]],["fadd_s"],["variable","wire"]],["nzm1",[[236,4],[236,27]],[[236,9],[236,13]],["fadd_s"],["variable","wire"]],["nzm2",[[237,4],[237,27]],[[237,9],[237,13]],["fadd_s"],["variable","wire"]],["enable_out_reg",[[256,4],[256,22]],[[256,8],[256,22]],["fadd_s"],["variable","reg"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_tb.v",[[[[[["fpu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[351,9]],[[["clk",[[5,4],[5,11]],[[5,8],[5,11]],["fpu_tb"],["variable","reg"]],["rst_n",[[6,4],[6,13]],[[6,8],[6,13]],["fpu_tb"],["variable","reg"]],["enabled",[[7,4],[7,15]],[[7,8],[7,15]],["fpu_tb"],["variable","reg"]],["instr_flw",[[10,4],[10,17]],[[10,8],[10,17]],["fpu_tb"],["variable","reg"]],["instr_fsw",[[11,4],[11,17]],[[11,8],[11,17]],["fpu_tb"],["variable","reg"]],["instr_fadd",[[12,4],[12,18]],[[12,8],[12,18]],["fpu_tb"],["variable","reg"]],["instr_fdiv",[[13,4],[13,18]],[[13,8],[13,18]],["fpu_tb"],["variable","reg"]],["instr_fmul",[[14,4],[14,18]],[[14,8],[14,18]],["fpu_tb"],["variable","reg"]],["reg_rs1",[[17,4],[17,22]],[[17,15],[17,22]],["fpu_tb"],["variable","reg"]],["reg_rs2",[[18,4],[18,22]],[[18,15],[18,22]],["fpu_tb"],["variable","reg"]],["freg_rs1",[[19,4],[19,23]],[[19,15],[19,23]],["fpu_tb"],["variable","reg"]],["freg_rs2",[[20,4],[20,23]],[[20,15],[20,23]],["fpu_tb"],["variable","reg"]],["imm",[[21,4],[21,18]],[[21,15],[21,18]],["fpu_tb"],["variable","reg"]],["mem_addr",[[24,4],[24,24]],[[24,16],[24,24]],["fpu_tb"],["variable","wire"]],["mem_wdata",[[25,4],[25,25]],[[25,16],[25,25]],["fpu_tb"],["variable","wire"]],["mem_rdata",[[26,4],[26,24]],[[26,15],[26,24]],["fpu_tb"],["variable","reg"]],["mem_we",[[27,4],[27,15]],[[27,9],[27,15]],["fpu_tb"],["variable","wire"]],["mem_re",[[28,4],[28,15]],[[28,9],[28,15]],["fpu_tb"],["variable","wire"]],["mem_ready",[[29,4],[29,17]],[[29,8],[29,17]],["fpu_tb"],["variable","reg"]],["completed",[[32,4],[32,18]],[[32,9],[32,18]],["fpu_tb"],["variable","wire"]],["result",[[33,4],[33,22]],[[33,16],[33,22]],["fpu_tb"],["variable","wire"]],["uut",[[36,4],[58,5]],[[36,8],[36,11]],["fpu_tb"],["instance","fpu"]],["memory",[[65,4],[65,30]],[[65,15],[65,21]],["fpu_tb"],["variable","reg"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu.v",[[[[[["fpu",[[2,0],[30,2]],[[2,7],[2,10]],[],["module"]],[165,8]],[[["clk",[[3,4],[3,27]],[[3,24],[3,27]],["fpu"],["port","input"]],["rst_n",[[4,4],[4,29]],[[4,24],[4,29]],["fpu"],["port","input"]],["enabled",[[5,4],[5,31]],[[5,24],[5,31]],["fpu"],["port","input"]],["instr_flw",[[8,4],[8,33]],[[8,24],[8,33]],["fpu"],["port","input"]],["instr_fsw",[[9,4],[9,33]],[[9,24],[9,33]],["fpu"],["port","input"]],["instr_fadd",[[10,4],[10,34]],[[10,24],[10,34]],["fpu"],["port","input"]],["instr_fdiv",[[11,4],[11,34]],[[11,24],[11,34]],["fpu"],["port","input"]],["instr_fmul",[[12,4],[12,34]],[[12,24],[12,34]],["fpu"],["port","input"]],["reg_rs1",[[14,4],[14,31]],[[14,24],[14,31]],["fpu"],["port","input"]],["reg_rs2",[[15,4],[15,31]],[[15,24],[15,31]],["fpu"],["port","input"]],["freg_rs1",[[16,4],[16,32]],[[16,24],[16,32]],["fpu"],["port","input"]],["freg_rs2",[[17,4],[17,32]],[[17,24],[17,32]],["fpu"],["port","input"]],["imm",[[18,4],[18,27]],[[18,24],[18,27]],["fpu"],["port","input"]],["mem_addr",[[21,4],[21,32]],[[21,24],[21,32]],["fpu"],["port","reg"]],["mem_wdata",[[22,4],[22,33]],[[22,24],[22,33]],["fpu"],["port","output"]],["mem_rdata",[[23,4],[23,33]],[[23,24],[23,33]],["fpu"],["port","input"]],["mem_we",[[24,4],[24,30]],[[24,24],[24,30]],["fpu"],["port","reg"]],["mem_re",[[25,4],[25,30]],[[25,24],[25,30]],["fpu"],["port","reg"]],["mem_ready",[[26,4],[26,33]],[[26,24],[26,33]],["fpu"],["port","input"]],["completed",[[28,4],[28,33]],[[28,24],[28,33]],["fpu"],["port","reg"]],["result",[[29,4],[29,30]],[[29,24],[29,30]],["fpu"],["port","reg"]],["S_IDLE",[[33,4],[33,41]],[[33,14],[33,20]],["fpu"],["parameter"]],["S_FLW_MEM_ACCESS",[[34,4],[34,41]],[[34,14],[34,30]],["fpu"],["parameter"]],["S_FLW_WAIT_READY",[[35,4],[35,41]],[[35,14],[35,30]],["fpu"],["parameter"]],["S_FLW_SAMPLE",[[36,4],[36,41]],[[36,14],[36,26]],["fpu"],["parameter"]],["S_FLW_COMPLETE",[[37,4],[37,41]],[[37,14],[37,28]],["fpu"],["parameter"]],["S_FSW_MEM_ACCESS",[[38,4],[38,41]],[[38,14],[38,30]],["fpu"],["parameter"]],["S_FSW_COMPLETE",[[39,4],[39,41]],[[39,14],[39,28]],["fpu"],["parameter"]],["S_FADD_START",[[40,4],[40,41]],[[40,14],[40,26]],["fpu"],["parameter"]],["S_FADD_WAIT",[[41,4],[41,41]],[[41,14],[41,25]],["fpu"],["parameter"]],["S_FADD_COMPLETE",[[42,4],[42,41]],[[42,14],[42,29]],["fpu"],["parameter"]],["state",[[44,4],[44,19]],[[44,14],[44,19]],["fpu"],["variable","reg"]],["fadd_enable_in",[[47,4],[47,38]],[[47,24],[47,38]],["fpu"],["variable","wire"]],["fadd_enable_out",[[48,4],[48,39]],[[48,24],[48,39]],["fpu"],["variable","wire"]],["fadd_result",[[49,4],[49,35]],[[49,24],[49,35]],["fpu"],["variable","wire"]],["fadd_ovf",[[50,4],[50,32]],[[50,24],[50,32]],["fpu"],["variable","wire"]],["fadd_inst",[[53,4],[62,5]],[[53,11],[53,20]],["fpu"],["instance","fadd_s"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v",[[[[[["fpu_0",[[2,0],[56,2]],[[2,7],[2,12]],[],["module"]],[247,8]],[[["S_NONE",[[3,4],[3,37]],[[3,14],[3,20]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_MEM_ACCESS",[[4,4],[4,37]],[[4,14],[4,30]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_WAIT_READY",[[5,4],[5,37]],[[5,14],[5,30]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_WAIT_DATA",[[6,4],[6,37]],[[6,14],[6,29]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_STABILIZE",[[7,4],[7,37]],[[7,14],[7,29]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_SAMPLE",[[8,4],[8,37]],[[8,14],[8,26]],["fpu_0"],["parameter-port","parameter"]],["S_FLW_COMPLETE",[[9,4],[9,37]],[[9,14],[9,28]],["fpu_0"],["parameter-port","parameter"]],["S_FSW_MEM_ACCESS",[[10,4],[10,37]],[[10,14],[10,30]],["fpu_0"],["parameter-port","parameter"]],["S_FSW_WAIT_READY",[[11,4],[11,37]],[[11,14],[11,30]],["fpu_0"],["parameter-port","parameter"]],["S_FSW_COMPLETE",[[12,4],[12,37]],[[12,14],[12,28]],["fpu_0"],["parameter-port","parameter"]],["S_FADD_START",[[13,4],[13,38]],[[13,14],[13,26]],["fpu_0"],["parameter-port","parameter"]],["S_FADD_WAIT",[[14,4],[14,38]],[[14,14],[14,25]],["fpu_0"],["parameter-port","parameter"]],["S_FADD_COMPLETE",[[15,4],[15,38]],[[15,14],[15,29]],["fpu_0"],["parameter-port","parameter"]],["clk",[[58,6],[58,9]],[[58,6],[58,9]],["fpu_0"],["port"]],["rst_n",[[58,9],[58,16]],[[58,11],[58,16]],["fpu_0"],["port","clk"]],["enabled",[[58,16],[58,25]],[[58,18],[58,25]],["fpu_0"],["port","rst_n"]],["instr_flw",[[22,4],[22,13]],[[22,4],[22,13]],["fpu_0"],["port","enabled"]],["instr_fsw",[[59,15],[59,26]],[[59,17],[59,26]],["fpu_0"],["port","instr_flw"]],["instr_fadd",[[59,26],[59,38]],[[59,28],[59,38]],["fpu_0"],["port","instr_fsw"]],["instr_fdiv",[[59,38],[59,50]],[[59,40],[59,50]],["fpu_0"],["port","instr_fadd"]],["instr_fmul",[[59,50],[59,62]],[[59,52],[59,62]],["fpu_0"],["port","instr_fdiv"]],["reg_rs1",[[29,4],[29,11]],[[29,4],[29,11]],["fpu_0"],["port","instr_fmul"]],["reg_rs2",[[60,20],[60,29]],[[60,22],[60,29]],["fpu_0"],["port","reg_rs1"]],["rd_addr",[[31,4],[31,11]],[[31,4],[31,11]],["fpu_0"],["port","reg_rs2"]],["freg_rs1",[[32,4],[32,12]],[[32,4],[32,12]],["fpu_0"],["port","rd_addr"]],["freg_rs2",[[60,39],[60,49]],[[60,41],[60,49]],["fpu_0"],["port","freg_rs1"]],["frd_addr",[[34,4],[34,12]],[[34,4],[34,12]],["fpu_0"],["port","freg_rs2"]],["imm",[[35,4],[35,7]],[[35,4],[35,7]],["fpu_0"],["port","frd_addr"]],["mem_addr",[[38,4],[38,12]],[[38,4],[38,12]],["fpu_0"],["port","imm"]],["mem_wdata",[[63,26],[63,37]],[[63,28],[63,37]],["fpu_0"],["port","mem_addr"]],["mem_rdata",[[40,4],[40,13]],[[40,4],[40,13]],["fpu_0"],["port","mem_wdata"]],["mem_we",[[41,4],[41,10]],[[41,4],[41,10]],["fpu_0"],["port","mem_rdata"]],["mem_re",[[65,17],[65,25]],[[65,19],[65,25]],["fpu_0"],["port","mem_we"]],["mem_ready",[[43,4],[43,13]],[[43,4],[43,13]],["fpu_0"],["port","mem_re"]],["freg_wb_enable",[[46,4],[46,18]],[[46,4],[46,18]],["fpu_0"],["port","mem_ready"]],["freg_wb_addr",[[47,4],[47,16]],[[47,4],[47,16]],["fpu_0"],["port","freg_wb_enable"]],["freg_wb_data",[[48,4],[48,16]],[[48,4],[48,16]],["fpu_0"],["port","freg_wb_addr"]],["reg_wb_enable",[[49,4],[49,17]],[[49,4],[49,17]],["fpu_0"],["port","freg_wb_data"]],["reg_wb_addr",[[50,4],[50,15]],[[50,4],[50,15]],["fpu_0"],["port","reg_wb_enable"]],["reg_wb_data",[[51,4],[51,15]],[[51,4],[51,15]],["fpu_0"],["port","reg_wb_addr"]],["completed",[[54,4],[54,13]],[[54,4],[54,13]],["fpu_0"],["port","reg_wb_data"]],["fpu_busy",[[75,20],[75,30]],[[75,22],[75,30]],["fpu_0"],["port","completed"]],["instr_flw",[[59,6],[59,15]],[[59,6],[59,15]],["fpu_0"],["port"]],["reg_rs1",[[60,6],[60,20]],[[60,13],[60,20]],["fpu_0"],["port"]],["freg_rs1",[[60,29],[60,39]],[[60,31],[60,39]],["fpu_0"],["port","reg_rs2"]],["imm",[[60,49],[60,54]],[[60,51],[60,54]],["fpu_0"],["port","freg_rs2"]],["rd_addr",[[61,6],[61,19]],[[61,12],[61,19]],["fpu_0"],["port"]],["frd_addr",[[61,19],[61,29]],[[61,21],[61,29]],["fpu_0"],["port","rd_addr"]],["mem_addr",[[63,7],[63,26]],[[63,18],[63,26]],["fpu_0"],["port","reg"]],["mem_rdata",[[64,6],[64,22]],[[64,13],[64,22]],["fpu_0"],["port"]],["mem_we",[[65,7],[65,17]],[[65,11],[65,17]],["fpu_0"],["port","reg"]],["mem_ready",[[66,6],[66,15]],[[66,6],[66,15]],["fpu_0"],["port"]],["freg_wb_enable",[[68,7],[68,26]],[[68,12],[68,26]],["fpu_0"],["port","wire"]],["freg_wb_addr",[[69,7],[69,30]],[[69,18],[69,30]],["fpu_0"],["port","wire"]],["freg_wb_data",[[70,7],[70,31]],[[70,19],[70,31]],["fpu_0"],["port","wire"]],["reg_wb_enable",[[71,7],[71,24]],[[71,11],[71,24]],["fpu_0"],["port","reg"]],["reg_wb_addr",[[72,7],[72,28]],[[72,17],[72,28]],["fpu_0"],["port","reg"]],["reg_wb_data",[[73,7],[73,29]],[[73,18],[73,29]],["fpu_0"],["port","reg"]],["completed",[[75,7],[75,20]],[[75,11],[75,20]],["fpu_0"],["port","reg"]],["state",[[78,0],[78,15]],[[78,10],[78,15]],["fpu_0"],["variable","reg"]],["next_state",[[79,0],[79,20]],[[79,10],[79,20]],["fpu_0"],["variable","reg"]],["target_frd",[[82,0],[82,21]],[[82,11],[82,21]],["fpu_0"],["variable","reg"]],["saved_mem_addr",[[83,0],[83,25]],[[83,11],[83,25]],["fpu_0"],["variable","reg"]],["saved_mem_wdata",[[83,0],[83,42]],[[83,27],[83,42]],["fpu_0"],["variable","saved_mem_addr"]],["saved_freg_rs1",[[84,0],[84,25]],[[84,11],[84,25]],["fpu_0"],["variable","reg"]],["saved_freg_rs2",[[84,0],[84,41]],[[84,27],[84,41]],["fpu_0"],["variable","saved_freg_rs1"]],["fadd_start",[[87,0],[87,14]],[[87,4],[87,14]],["fpu_0"],["variable","reg"]],["fadd_enable_out",[[88,0],[88,20]],[[88,5],[88,20]],["fpu_0"],["variable","wire"]],["fadd_result",[[89,0],[89,23]],[[89,12],[89,23]],["fpu_0"],["variable","wire"]],["fadd_ovf",[[90,0],[90,13]],[[90,5],[90,13]],["fpu_0"],["variable","wire"]],["fadd_s",[[93,0],[102,1]],[[93,7],[93,13]],["fpu_0"],["instance","fadd_s"]],["freg_wb_enable_reg",[[146,0],[146,22]],[[146,4],[146,22]],["fpu_0"],["variable","reg"]],["freg_wb_addr_reg",[[147,0],[147,26]],[[147,10],[147,26]],["fpu_0"],["variable","reg"]],["freg_wb_data_reg",[[148,0],[148,27]],[[148,11],[148,27]],["fpu_0"],["variable","reg"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0_tb.v",[[[[[["fpu_comprehensive_tb",[[2,0],[2,28]],[[2,7],[2,27]],[],["module"]],[491,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["fpu_comprehensive_tb"],["variable","reg"]],["rst_n",[[4,4],[4,13]],[[4,8],[4,13]],["fpu_comprehensive_tb"],["variable","reg"]],["enabled",[[5,4],[5,15]],[[5,8],[5,15]],["fpu_comprehensive_tb"],["variable","reg"]],["instr_flw",[[7,4],[7,17]],[[7,8],[7,17]],["fpu_comprehensive_tb"],["variable","reg"]],["instr_fsw",[[8,4],[8,17]],[[8,8],[8,17]],["fpu_comprehensive_tb"],["variable","reg"]],["instr_fadd",[[9,4],[9,18]],[[9,8],[9,18]],["fpu_comprehensive_tb"],["variable","reg"]],["instr_fdiv",[[10,4],[10,18]],[[10,8],[10,18]],["fpu_comprehensive_tb"],["variable","reg"]],["instr_fmul",[[11,4],[11,18]],[[11,8],[11,18]],["fpu_comprehensive_tb"],["variable","reg"]],["reg_rs1",[[13,4],[13,22]],[[13,15],[13,22]],["fpu_comprehensive_tb"],["variable","reg"]],["reg_rs2",[[13,4],[13,31]],[[13,24],[13,31]],["fpu_comprehensive_tb"],["variable","reg_rs1"]],["rd_addr",[[14,4],[14,21]],[[14,14],[14,21]],["fpu_comprehensive_tb"],["variable","reg"]],["freg_rs1",[[15,4],[15,23]],[[15,15],[15,23]],["fpu_comprehensive_tb"],["variable","reg"]],["freg_rs2",[[15,4],[15,33]],[[15,25],[15,33]],["fpu_comprehensive_tb"],["variable","freg_rs1"]],["frd_addr",[[16,4],[16,22]],[[16,14],[16,22]],["fpu_comprehensive_tb"],["variable","reg"]],["imm",[[17,4],[17,18]],[[17,15],[17,18]],["fpu_comprehensive_tb"],["variable","reg"]],["mem_addr",[[19,4],[19,24]],[[19,16],[19,24]],["fpu_comprehensive_tb"],["variable","wire"]],["mem_wdata",[[20,4],[20,25]],[[20,16],[20,25]],["fpu_comprehensive_tb"],["variable","wire"]],["mem_rdata",[[21,4],[21,24]],[[21,15],[21,24]],["fpu_comprehensive_tb"],["variable","reg"]],["mem_we",[[22,4],[22,15]],[[22,9],[22,15]],["fpu_comprehensive_tb"],["variable","wire"]],["mem_re",[[23,4],[23,15]],[[23,9],[23,15]],["fpu_comprehensive_tb"],["variable","wire"]],["mem_ready",[[24,4],[24,17]],[[24,8],[24,17]],["fpu_comprehensive_tb"],["variable","reg"]],["freg_wb_enable",[[26,4],[26,23]],[[26,9],[26,23]],["fpu_comprehensive_tb"],["variable","wire"]],["freg_wb_addr",[[27,4],[27,27]],[[27,15],[27,27]],["fpu_comprehensive_tb"],["variable","wire"]],["freg_wb_data",[[28,4],[28,28]],[[28,16],[28,28]],["fpu_comprehensive_tb"],["variable","wire"]],["reg_wb_enable",[[29,4],[29,22]],[[29,9],[29,22]],["fpu_comprehensive_tb"],["variable","wire"]],["reg_wb_addr",[[30,4],[30,26]],[[30,15],[30,26]],["fpu_comprehensive_tb"],["variable","wire"]],["reg_wb_data",[[31,4],[31,27]],[[31,16],[31,27]],["fpu_comprehensive_tb"],["variable","wire"]],["completed",[[33,4],[33,18]],[[33,9],[33,18]],["fpu_comprehensive_tb"],["variable","wire"]],["fpu_busy",[[34,4],[34,17]],[[34,9],[34,17]],["fpu_comprehensive_tb"],["variable","wire"]],["memory",[[37,4],[37,30]],[[37,15],[37,21]],["fpu_comprehensive_tb"],["variable","reg"]],["pass_count",[[40,4],[40,26]],[[40,12],[40,22]],["fpu_comprehensive_tb"],["variable","integer"]],["fail_count",[[41,4],[41,26]],[[41,12],[41,22]],["fpu_comprehensive_tb"],["variable","integer"]],["uut",[[43,4],[73,5]],[[43,10],[43,13]],["fpu_comprehensive_tb"],["instance","fpu_0"]]],[],[[[["reset_system",[[95,4],[95,22]],[[95,9],[95,21]],["fpu_comprehensive_tb"],["task"]],[104,10]],[]],[[["clear_instructions",[[106,4],[106,28]],[[106,9],[106,27]],["fpu_comprehensive_tb"],["task"]],[110,10]],[]],[[["test_flw",[[112,4],[112,139]],[[112,9],[112,17]],["fpu_comprehensive_tb"],["task"]],[138,10]],[[["base_addr",[[112,18],[112,40]],[[112,31],[112,40]],["fpu_comprehensive_tb","test_flw"],["port","input"]],["offset",[[112,42],[112,61]],[[112,55],[112,61]],["fpu_comprehensive_tb","test_flw"],["port","input"]],["expected_data",[[112,63],[112,89]],[[112,76],[112,89]],["fpu_comprehensive_tb","test_flw"],["port","input"]],["target_reg",[[112,91],[112,113]],[[112,103],[112,113]],["fpu_comprehensive_tb","test_flw"],["port","input"]],["test_name",[[112,115],[112,138]],[[112,129],[112,138]],["fpu_comprehensive_tb","test_flw"],["port","input"]]]]],[[["test_fsw",[[140,4],[140,112]],[[140,9],[140,17]],["fpu_comprehensive_tb"],["task"]],[168,10]],[[["base_addr",[[140,18],[140,40]],[[140,31],[140,40]],["fpu_comprehensive_tb","test_fsw"],["port","input"]],["offset",[[140,42],[140,61]],[[140,55],[140,61]],["fpu_comprehensive_tb","test_fsw"],["port","input"]],["store_data",[[140,63],[140,86]],[[140,76],[140,86]],["fpu_comprehensive_tb","test_fsw"],["port","input"]],["test_name",[[140,88],[140,111]],[[140,102],[140,111]],["fpu_comprehensive_tb","test_fsw"],["port","input"]],["check_addr",[[141,8],[141,29]],[[141,19],[141,29]],["fpu_comprehensive_tb","test_fsw"],["variable","reg"]]]]],[[["test_fadd",[[170,4],[170,133]],[[170,9],[170,18]],["fpu_comprehensive_tb"],["task"]],[197,10]],[[["op1",[[170,19],[170,35]],[[170,32],[170,35]],["fpu_comprehensive_tb","test_fadd"],["port","input"]],["op2",[[170,37],[170,53]],[[170,50],[170,53]],["fpu_comprehensive_tb","test_fadd"],["port","input"]],["expected_result",[[170,55],[170,83]],[[170,68],[170,83]],["fpu_comprehensive_tb","test_fadd"],["port","input"]],["target_reg",[[170,85],[170,107]],[[170,97],[170,107]],["fpu_comprehensive_tb","test_fadd"],["port","input"]],["test_name",[[170,109],[170,132]],[[170,123],[170,132]],["fpu_comprehensive_tb","test_fadd"],["port","input"]]]]],[[["wait_cycles",[[199,4],[199,42]],[[199,9],[199,20]],["fpu_comprehensive_tb"],["task"]],[204,10]],[[["cycles",[[199,21],[199,41]],[[199,35],[199,41]],["fpu_comprehensive_tb","wait_cycles"],["port","integer"]],["i",[[200,8],[200,17]],[[200,16],[200,17]],["fpu_comprehensive_tb","wait_cycles"],["variable","integer"]]]]],[[["float_to_hex",[[207,4],[207,46]],[[207,20],[207,32]],["fpu_comprehensive_tb"],["function"]],[212,14]],[[["f",[[207,33],[207,45]],[[207,44],[207,45]],["fpu_comprehensive_tb","float_to_hex"],["port","real"]]]]]]]]]],null,0]]]}