{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765344570087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765344570088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:59:29 2025 " "Processing started: Wed Dec 10 10:59:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765344570088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344570088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_BUS -c Serial_BUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344570088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765344570220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765344570220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/uart.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_slave_bridge " "Found entity 1: test_slave_bridge" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_master_bridge " "Found entity 1: test_master_bridge" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "../rtl/top_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory " "Found entity 1: slave_memory" {  } { { "../rtl/slave_memory.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr slave_interface.v(38) " "Verilog HDL Declaration information at slave_interface.v(38): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDATA wdata slave_interface.v(40) " "Verilog HDL Declaration information at slave_interface.v(40): object \"WDATA\" differs only in case from object \"wdata\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDATA rdata slave_interface.v(39) " "Verilog HDL Declaration information at slave_interface.v(39): object \"RDATA\" differs only in case from object \"rdata\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_interface " "Found entity 1: slave_interface" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/slave.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_bus " "Found entity 1: serial_bus" {  } { { "../rtl/serial_bus.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/mux3.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mux2.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDATA wdata master_interface.v(47) " "Verilog HDL Declaration information at master_interface.v(47): object \"WDATA\" differs only in case from object \"wdata\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDATA rdata master_interface.v(46) " "Verilog HDL Declaration information at master_interface.v(46): object \"RDATA\" differs only in case from object \"rdata\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr master_interface.v(45) " "Verilog HDL Declaration information at master_interface.v(45): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765344575684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_interface " "Found entity 1: master_interface" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/arbiter.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_to_led " "Found entity 1: switch_to_led" {  } { { "switch_to_led.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/switch_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_bus_loop_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_bus_loop_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_bus_loop_fpga " "Found entity 1: dual_bus_loop_fpga" {  } { { "dual_bus_loop_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_fpga_single_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top_fpga_single_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga_single_bus " "Found entity 1: top_fpga_single_bus" {  } { { "output_files/top_fpga_single_bus.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344575687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344575687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga_single_bus " "Elaborating entity \"top_fpga_single_bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765344575728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_interface master_interface:master1_inst " "Elaborating entity \"master_interface\" for hierarchy \"master_interface:master1_inst\"" {  } { { "output_files/top_fpga_single_bus.v" "master1_inst" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(134) " "Verilog HDL assignment warning at master_interface.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575732 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(153) " "Verilog HDL assignment warning at master_interface.v(153): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575732 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(175) " "Verilog HDL assignment warning at master_interface.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575732 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(189) " "Verilog HDL assignment warning at master_interface.v(189): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575732 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(213) " "Verilog HDL assignment warning at master_interface.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575732 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1 " "Elaborating entity \"slave\" for hierarchy \"slave:slave1\"" {  } { { "output_files/top_fpga_single_bus.v" "slave1" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_interface slave:slave1\|slave_interface:u_if " "Elaborating entity \"slave_interface\" for hierarchy \"slave:slave1\|slave_interface:u_if\"" {  } { { "../rtl/slave.v" "u_if" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_done slave_interface.v(48) " "Verilog HDL or VHDL warning at slave_interface.v(48): object \"write_done\" assigned a value but never read" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 "|top_fpga_single_bus|slave:slave1|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(106) " "Verilog HDL assignment warning at slave_interface.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 "|top_fpga_single_bus|slave:slave1|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(116) " "Verilog HDL assignment warning at slave_interface.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 "|top_fpga_single_bus|slave:slave1|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(199) " "Verilog HDL assignment warning at slave_interface.v(199): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 "|top_fpga_single_bus|slave:slave1|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(228) " "Verilog HDL assignment warning at slave_interface.v(228): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 "|top_fpga_single_bus|slave:slave1|slave_interface:u_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory slave:slave1\|slave_memory:u_mem " "Elaborating entity \"slave_memory\" for hierarchy \"slave:slave1\|slave_memory:u_mem\"" {  } { { "../rtl/slave.v" "u_mem" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave3 " "Elaborating entity \"slave\" for hierarchy \"slave:slave3\"" {  } { { "output_files/top_fpga_single_bus.v" "slave3" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_interface slave:slave3\|slave_interface:u_if " "Elaborating entity \"slave_interface\" for hierarchy \"slave:slave3\|slave_interface:u_if\"" {  } { { "../rtl/slave.v" "u_if" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_done slave_interface.v(48) " "Verilog HDL or VHDL warning at slave_interface.v(48): object \"write_done\" assigned a value but never read" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(106) " "Verilog HDL assignment warning at slave_interface.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(116) " "Verilog HDL assignment warning at slave_interface.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(166) " "Verilog HDL assignment warning at slave_interface.v(166): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(199) " "Verilog HDL assignment warning at slave_interface.v(199): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(228) " "Verilog HDL assignment warning at slave_interface.v(228): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575740 "|top_fpga_single_bus|slave:slave3|slave_interface:u_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_bus serial_bus:bus_inst " "Elaborating entity \"serial_bus\" for hierarchy \"serial_bus:bus_inst\"" {  } { { "output_files/top_fpga_single_bus.v" "bus_inst" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter serial_bus:bus_inst\|arbiter:arbiter_inst " "Elaborating entity \"arbiter\" for hierarchy \"serial_bus:bus_inst\|arbiter:arbiter_inst\"" {  } { { "../rtl/serial_bus.v" "arbiter_inst" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state arbiter.v(27) " "Verilog HDL or VHDL warning at arbiter.v(27): object \"next_state\" assigned a value but never read" {  } { { "../rtl/arbiter.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765344575742 "|top_fpga|serial_bus:busA|arbiter:arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec serial_bus:bus_inst\|addr_dec:addr_decoder " "Elaborating entity \"addr_dec\" for hierarchy \"serial_bus:bus_inst\|addr_dec:addr_decoder\"" {  } { { "../rtl/serial_bus.v" "addr_decoder" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 addr_dec.v(89) " "Verilog HDL assignment warning at addr_dec.v(89): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575743 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_dec.v(99) " "Verilog HDL assignment warning at addr_dec.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575743 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 addr_dec.v(113) " "Verilog HDL assignment warning at addr_dec.v(113): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575743 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_dec.v(160) " "Verilog HDL assignment warning at addr_dec.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765344575743 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 serial_bus:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"serial_bus:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/serial_bus.v" "wdata_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 serial_bus:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"serial_bus:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/serial_bus.v" "mctrl_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 serial_bus:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"serial_bus:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/serial_bus.v" "rdata_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344575745 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave1\|slave_memory:u_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave1\|slave_memory:u_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765344576058 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave2\|slave_memory:u_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave2\|slave_memory:u_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765344576058 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave3\|slave_memory:u_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave3\|slave_memory:u_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765344576058 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "slave:slave1\|slave_memory:u_mem\|memory " "RAM logic \"slave:slave1\|slave_memory:u_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../rtl/slave_memory.v" "memory" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765344576058 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "slave:slave2\|slave_memory:u_mem\|memory " "RAM logic \"slave:slave2\|slave_memory:u_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../rtl/slave_memory.v" "memory" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765344576058 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "slave:slave3\|slave_memory:u_mem\|memory " "RAM logic \"slave:slave3\|slave_memory:u_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../rtl/slave_memory.v" "memory" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765344576058 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765344576058 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1\|slave_memory:u_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1\|slave_memory:u_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2\|slave_memory:u_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2\|slave_memory:u_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave3\|slave_memory:u_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave3\|slave_memory:u_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765344577604 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765344577604 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765344577604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1\|slave_memory:u_mem\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1\|slave_memory:u_mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344577642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1\|slave_memory:u_mem\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1\|slave_memory:u_mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765344577642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765344577642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765344577673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344577673 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765344577978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_led\[1\] VCC " "Pin \"test_led\[1\]\" is stuck at VCC" {  } { { "output_files/top_fpga_single_bus.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765344578398 "|top_fpga_single_bus|test_led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765344578398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765344578489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32777 " "32777 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765344579366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.map.smsg " "Generated suppressed messages file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344579643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765344579754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765344579754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "900 " "Implemented 900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765344580136 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765344580136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "837 " "Implemented 837 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765344580136 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765344580136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765344580136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765344580153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:59:40 2025 " "Processing ended: Wed Dec 10 10:59:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765344580153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765344580153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765344580153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765344580153 ""}
