*******************************************************************

  Package   [pgt180h_defs]

  Author    []

  Abstract  [The container for all pgt180h related information. This package shall be
             read before all other Valence files. The parameters defined here are applied to
             all pango20 related objects.]

  Revision History:

********************************************************************************/
package pgt180h_defs
{
    //
    // Define packages supported by pgt180h
    //
    // The architecture description of vp100 shall react to this parameter, since
    // different package will have different bound pads
    //
    string enum DEVICE_PACKAGES { "BG256", "CS144", "FG256", "PQ240", "TQ144" };

    // Speed grade. Both packages have the same speed grade.
    string enum DEVICE_SPEEDGRADE { "-6", "-5", "-4" };

    //
    // Define top-level arch size. Although there are various tiles in Viper, all tiles
    // have the same site layout.
    //
    const unsigned int NUM_TILE_X = 138;
    const unsigned int NUM_TILE_Y = 164;
    
    // The columns in which IO-CLK BRIDGE are placed
    const unsigned int IO_CLK_BRIDGE_X = 69;
    const unsigned int IO_CLK_BRIDGE_Y = 81;

    // Define X , Y for global clock tile
    const unsigned int POST_GMUX_CLK_TILE_X = 69;
    const unsigned int POST_GMUX_CLK_TILE_Y = 82;
    
    const unsigned int PRE_GMUX_CLK_L_TILE_X = 9;
    const unsigned int PRE_GMUX_CLK_L_TILE_Y = 82;
    
    const unsigned int PRE_GMUX_CLK_R_TILE_X = 136;
    const unsigned int PRE_GMUX_CLK_R_TILE_Y = 82;
    
    const unsigned int PRE_GMUX_CLK_T_TILE_X = 69;
    const unsigned int PRE_GMUX_CLK_T_TILE_Y = NUM_TILE_Y - 1;
    
    const unsigned int PRE_GMUX_CLK_B_TILE_X = 69;
    const unsigned int PRE_GMUX_CLK_B_TILE_Y = 0;
    
    // Define X , Y for regional clock tile
    const unsigned int REG_HMUX01_CLK_TILE_X = 69;
    const unsigned int REG_HMUX01_CLK_TILE_Y = 20;
    
    const unsigned int REG_HMUX23_CLK_TILE_X = 69;
    const unsigned int REG_HMUX23_CLK_TILE_Y = 61;
   
   const unsigned int REG_HMUX45_CLK_TILE_X = 69;
   const unsigned int REG_HMUX45_CLK_TILE_Y = 102;
   
   const unsigned int REG_HMUX67_CLK_TILE_X = 69;
   const unsigned int REG_HMUX67_CLK_TILE_Y = 143;
   
    //
    const unsigned int REG_VMUX0_CLK_TILE_X = 68;
    const unsigned int REG_VMUX0_CLK_TILE_Y = 20;
    
    const unsigned int REG_VMUX1_CLK_TILE_X = 70;
    const unsigned int REG_VMUX1_CLK_TILE_Y = 20;

    const unsigned int REG_VMUX2_CLK_TILE_X = 68;
    const unsigned int REG_VMUX2_CLK_TILE_Y = 61;
    
    const unsigned int REG_VMUX3_CLK_TILE_X = 70;
    const unsigned int REG_VMUX3_CLK_TILE_Y = 61;
    
    const unsigned int REG_VMUX4_CLK_TILE_X = 68;
    const unsigned int REG_VMUX4_CLK_TILE_Y = 102;
    
    const unsigned int REG_VMUX5_CLK_TILE_X = 70;
    const unsigned int REG_VMUX5_CLK_TILE_Y = 102;

    const unsigned int REG_VMUX6_CLK_TILE_X = 68;
    const unsigned int REG_VMUX6_CLK_TILE_Y = 143;
    
    const unsigned int REG_VMUX7_CLK_TILE_X = 70;
    const unsigned int REG_VMUX7_CLK_TILE_Y = 143;
    
    // Define X , Y for IO clock tile
    const unsigned int IOCLKGEN_T0_TILE_X = 69;
    const unsigned int IOCLKGEN_T0_TILE_Y = NUM_TILE_Y - 1; 
    const unsigned int IOCLKGEN_T1_TILE_X = 69;
    const unsigned int IOCLKGEN_T1_TILE_Y = NUM_TILE_Y - 2; 

    const unsigned int IOCLKGEN_B0_TILE_X = 69;
    const unsigned int IOCLKGEN_B0_TILE_Y = 0; 
    const unsigned int IOCLKGEN_B1_TILE_X = 69;
    const unsigned int IOCLKGEN_B1_TILE_Y = 1; 

    const unsigned int IOCLKGEN_R0_TILE_X = 136;
    const unsigned int IOCLKGEN_R0_TILE_Y = 122; 
    const unsigned int IOCLKGEN_R1_TILE_X = 136;
    const unsigned int IOCLKGEN_R1_TILE_Y = 40; 
    
    const unsigned int IOCLKGEN_L_TILE_X = 1;
    const unsigned int IOCLKGEN_L_TILE_Y = 143; 
    
    // Define the DLL tiles in which clock-related devices are placed
    //
    const unsigned int DLL_TILE_X0 = NUM_TILE_X - 1;
    const unsigned int DLL_TILE_Y0 = 0;
     
    const unsigned int DLL_TILE_X1 = NUM_TILE_X - 1;
    const unsigned int DLL_TILE_Y1 = NUM_TILE_Y - 1;

    const unsigned int DLL_TILE_X2 = 0;
    const unsigned int DLL_TILE_Y2 = NUM_TILE_Y - 1;

    const unsigned int DLL_TILE_X3 = 9;
    const unsigned int DLL_TILE_Y3 = 0;
 
    // Define the PLL tiles in which clock-related devices are placed
    //
    const unsigned int PLL_TILE_X0 = 41;
    const unsigned int PLL_TILE_Y0 = NUM_TILE_Y - 1;
    
    const unsigned int PLL_TILE_X1 = 59;
    const unsigned int PLL_TILE_Y1 = NUM_TILE_Y - 1;
    
    const unsigned int PLL_TILE_X2 = 78;
    const unsigned int PLL_TILE_Y2 = NUM_TILE_Y - 1;
    
    const unsigned int PLL_TILE_X3 = 96;
    const unsigned int PLL_TILE_Y3 = NUM_TILE_Y - 1;

    const unsigned int PLL_TILE_X4 = 41;
    const unsigned int PLL_TILE_Y4 = 0;
    
    const unsigned int PLL_TILE_X5 = 59;
    const unsigned int PLL_TILE_Y5 = 0;

    const unsigned int PLL_TILE_X6 = 78;
    const unsigned int PLL_TILE_Y6 = 0;
    
    const unsigned int PLL_TILE_X7 = 96;
    const unsigned int PLL_TILE_Y7 = 0;
    
    // Define the USCM tiles
    //
    const unsigned int USCM_TILE_X = 69;
    
    const unsigned int USCM_NW_TILE0_Y = 86;
    const unsigned int USCM_NW_TILE1_Y = 85;
    
    const unsigned int USCM_NE_TILE0_Y = 84;
    const unsigned int USCM_NE_TILE1_Y = 83;
    
    const unsigned int USCM_SW_TILE0_Y = 81;
    const unsigned int USCM_SW_TILE1_Y = 80;
    
    const unsigned int USCM_SE_TILE0_Y = 79;
    const unsigned int USCM_SE_TILE1_Y = 78;
    
    // Define the CCS tiles
    //
    const unsigned int START_X = 0;
    const unsigned int START_Y = 162;
    
    const unsigned int EFUSECODE_X = 0;
    const unsigned int EFUSECODE_Y = 161;
    
    const unsigned int SCANCHAIN1_X = 0;
    const unsigned int SCANCHAIN1_Y = 160;
    
    const unsigned int SCANCHAIN0_X = 0;
    const unsigned int SCANCHAIN0_Y = 159;
    
    const unsigned int IPAL_X = 0;
    const unsigned int IPAL_Y = 157;
    
    //Define the LLC tile
    const unsigned int OSC_X = 0;
    const unsigned int OSC_Y = 0;

    //Define the PG BLANK line tile horizontal
    const unsigned int BLANK_X0 = 69;
    
}; // end of package pgt180h_defs

