*************************
Register map (stream_app)
*************************

.. tabularcolumns:: |p{15mm}|p{22mm}|p{22mm}|p{55mm}|

+--------+-------------+------------+----------------------------------+
|        |    Start    | End        | Module Name                      |
+========+=============+============+==================================+
| CS[0]  | 0x40000000  | 0x400FFFFF | ADC streaming (IN)               |
+--------+-------------+------------+----------------------------------+
| CS[1]  | 0x40100000  | 0x401FFFFF | DAC streaming (OUT)              |
+--------+-------------+------------+----------------------------------+
| CS[2]  | 0x40200000  | 0x402FFFFF | GPIO streaming (IN/OUT)          |
+--------+-------------+------------+----------------------------------+

==================
Red Pitaya Modules
==================

-----------------
ADC streaming
-----------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+----------+------------------------------------------------+------+-----+
| offset   | description                                    | bits | R/W |
+==========+================================================+======+=====+
| **0x0**  | **Event status register**                      |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:4 | R   |
+----------+------------------------------------------------+------+-----+
|          |    Trigger event                               |  3   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Stop event                                  |  2   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Start event                                 |  1   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Reset event                                 |  0   | R/W |
+----------+------------------------------------------------+------+-----+
| **0x4**  | **Event select register**                      |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:5 | R   |
+----------+------------------------------------------------+------+-----+
|          | Logic analyser event                           | 4    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH2 event                                | 3    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH1 event                                | 2    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH2 event                     | 1    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH1 event                     | 0    | W   |
+----------+------------------------------------------------+------+-----+
| **0x8**  | **Trigger mask**                               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:6 | R   |
+----------+------------------------------------------------+------+-----+
|          | External board trigger                         | 5    | W   |
+----------+------------------------------------------------+------+-----+
|          | Logic analyser trigger                         | 4    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH2 trigger                              | 3    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH1 trigger                              | 2    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH2 trigger                   | 1    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH1 trigger                   | 0    | W   |
+----------+------------------------------------------------+------+-----+
| **0x10** | **Trigger pre samples**                        |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of pre-trigger samples                  | 31:0 | W   |
+----------+------------------------------------------------+------+-----+
| **0x14** | **Trigger post samples**                       |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of post-trigger samples                 | 31:0 | W   |
+----------+------------------------------------------------+------+-----+
| **0x18** | **Trigger pre counter**                        |      |     |
+----------+------------------------------------------------+------+-----+
|          | Actual count of pre-trigger samples            | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x1C** | **Trigger post counter**                       |      |     |
+----------+------------------------------------------------+------+-----+
|          | Actual count of post-trigger samples           | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x20** | **Trigger low level**                          |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          | Low trigger level                              | 15:0 | W   |
+----------+------------------------------------------------+------+-----+
| **0x24** | **Trigger high level**                         |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          | High trigger level                             | 15:0 | W   |
+----------+------------------------------------------------+------+-----+
| **0x28** |  **Trigger edge**                              |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:1| R   |
+----------+------------------------------------------------+------+-----+
|          |  Trigger edge                                  |    0 | W   |
+----------+------------------------------------------------+------+-----+
|          |    0 -   Rising edge                           |      |     |
+----------+------------------------------------------------+------+-----+
|          |    1 -   Falling edge                          |      |     |
+----------+------------------------------------------------+------+-----+
| **0x30** |  **Decimation factor**                         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:17| R   |
+----------+------------------------------------------------+------+-----+
|          |  Decimation factor                             | 16:0 | W   |
+----------+------------------------------------------------+------+-----+
| **0x34** |  **Decimation right shift**                    |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:4 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Decimation right shift                        |   3:0| W   |
+----------+------------------------------------------------+------+-----+
| **0x38** |  **Averaging enable**                          |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:1 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Averaging enable                              |    0 | W   |
+----------+------------------------------------------------+------+-----+
|          |    0 -   Disabled                              |      |     |
+----------+------------------------------------------------+------+-----+
|          |    1 -   Enabled                               |      |     |
+----------+------------------------------------------------+------+-----+
| **0x3C** |  **Filter bypass**                             |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:1 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Filter bypass                                 |    0 | W   |
+----------+------------------------------------------------+------+-----+
|          |    0 -   Disabled                              |      |     |
+----------+------------------------------------------------+------+-----+
|          |    1 -   Enabled                               |      |     |
+----------+------------------------------------------------+------+-----+
| **0x40** |  **Digital loopback**                          |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:13| R   |
+----------+------------------------------------------------+------+-----+
|          |  Use ramp signal ADC CH2                       |   12 | R/W |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 11:9 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Use ramp signal ADC CH1                       |    8 | R/W |
+----------+------------------------------------------------+------+-----+
|          |  ADC CH2                                       |  7:6 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Loopback DAC CH2                              |    5 | R/W |
+----------+------------------------------------------------+------+-----+
|          |  Loopback GPIO N                               |    4 | R/W |
+----------+------------------------------------------------+------+-----+
|          |  ADC CH1                                       |  3:2 | R   |
+----------+------------------------------------------------+------+-----+
|          |  Loopback DAC CH1                              |    1 | R/W |
+----------+------------------------------------------------+------+-----+
|          |  Loopback GPIO P                               |    0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x50** |  **DMA control register**                      |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:10|   R |
+----------+------------------------------------------------+------+-----+
|          | Streaming DMA mode                             | 9    |   W |
+----------+------------------------------------------------+------+-----+
|          | Normal DMA mode                                | 8    |   W |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 7:5  |   R |
+----------+------------------------------------------------+------+-----+
|          | Reset buffers and flags                        | 4    |   W |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 acknowledge                           | 3    |   W |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 acknowledge                           | 2    |   W |
+----------+------------------------------------------------+------+-----+
|          | Interrupt acknowledge                          | 1    |   W |
+----------+------------------------------------------------+------+-----+
|          | Start DMA                                      | 0    |   W |
+----------+------------------------------------------------+------+-----+
| **0x54** |  **DMA status register**                       |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:4 | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 overflow                              | 3    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 overflow                              | 2    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 full                                  | 1    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 full                                  | 0    | R   |
+----------+------------------------------------------------+------+-----+
| **0x58** |  **DMA buffer size**                           |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer size                               | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x5C** |  **Number of lost samples - buffer 1**         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Counter of lost samples - buffer 1            |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0x60** |  **Number of lost samples - buffer 2**         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Counter of lost samples - buffer 2            |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0x64** |  **DMA destination address - buffer 1, CH1**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA destination address - buffer 1            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x68** |  **DMA destination address - buffer 2, CH1**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA destination address - buffer 2            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x6C** |  **DMA destination address - buffer 1, CH2**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA destination address - buffer 1            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x70** |  **DMA destination address - buffer 2, CH2**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA destination address - buffer 2            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x74** |  **Calibration offset value CH1**              |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          |  Calibration offset value CH1                  |  15:0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x78** |  **Calibration gain value CH1**                |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          |  Calibration gain value CH1                    |  15:0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x7C** |  **Calibration offset value CH2**              |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          |  Calibration offset value CH2                  |  15:0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x80** |  **Calibration gain value CH2**                |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:16| R   |
+----------+------------------------------------------------+------+-----+
|          |  Calibration gain value CH2                    |  15:0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x9C** |  **Number of lost samples - buffer 1 CH2**     |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Counter of lost samples - buffer 1            |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0xA0** |  **Number of lost samples - buffer 2 CH2**     |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Counter of lost samples - buffer 2            |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0xA4** |  **Diagnostics - current write pointer CH1**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Write pointer                                 |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0xA8** |  **Diagnostics - current write pointer CH2**   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Write pointer                                 |  31:0| R   |
+----------+------------------------------------------------+------+-----+
| **0xC0** |  **Filter coefficient AA - CH1**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:18| R   |
+----------+------------------------------------------------+------+-----+
|          |  AA coefficient                                |  17:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xC4** |  **Filter coefficient BB - CH1**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:24| R   |
+----------+------------------------------------------------+------+-----+
|          |  BB coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xC8** |  **Filter coefficient KK - CH1**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:24| R   |
+----------+------------------------------------------------+------+-----+
|          |  KK coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xCC** |  **Filter coefficient PP - CH1**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
|          |  PP coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xD0** |  **Filter coefficient AA - CH2**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:18| R   |
+----------+------------------------------------------------+------+-----+
|          |  AA coefficient                                |  17:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xD4** |  **Filter coefficient BB - CH2**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:24| R   |
+----------+------------------------------------------------+------+-----+
|          |  BB coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xD8** |  **Filter coefficient KK - CH2**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:24| R   |
+----------+------------------------------------------------+------+-----+
|          |  KK coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+
| **0xDC** |  **Filter coefficient PP - CH2**               |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
|          |  PP coefficient                                |  23:0|   W |
+----------+------------------------------------------------+------+-----+

-------------
DAC streaming
-------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+----------+----------------------------------------------------+------+-----+    
| offset   | description                                        | bits | R/W |
+==========+====================================================+======+=====+
| **0x0**  |  **Configuration**                                 |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 31:25| R   |
+----------+----------------------------------------------------+------+-----+    
|          |  ch B set output to 0                              | 23   | R/W |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 21   | R/W |
+----------+----------------------------------------------------+------+-----+    
|          | | ch B trigger selector: (don't change when SM is  | 19:16| R/W |
|          | | active)                                          |      |     |
|          | | 1-trig immediately                               |      |     |
|          | | 2-external trigger positive edge - DIO0_P pin    |      |     |
|          | | 3-external trigger negative edge                 |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 15:9 | R   |
+----------+----------------------------------------------------+------+-----+    
|          |  ch A set output to 0                              | 7    | R/W |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 5    | R/W |
+----------+----------------------------------------------------+------+-----+    
|          | | ch A trigger selector: (don't change when SM is  | 3:0  | R/W |
|          | | active)                                          |      |     |
|          | | 1-trig immediately                               |      |     |
|          | | 2-external trigger positive edge - DIO0_P pin    |      |     |
|          | | 3-external trigger negative edge                 |      |     |
+----------+----------------------------------------------------+------+-----+    
| **0x4**  |  **Ch A amplitude scale and offset**               |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  out  = (data*scale)/0x2000 + offset               |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 31:30| R   |
+----------+----------------------------------------------------+------+-----+    
|          |  Amplitude offset                                  | 29:16| R/W |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 15:14| R   |
+----------+----------------------------------------------------+------+-----+    
|          |  Amplitude scale. 0x2000 == multiply by 1. Unsigned| 13:0 | R/W |
+----------+----------------------------------------------------+------+-----+    
| **0x8**  |   **Ch A counter step**                            |      |     |
+----------+----------------------------------------------------+------+-----+     
|          |  Counter step. 16 bits for decimals.               | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+    
| **0xC**  |   **Ch A buffer current read pointer**             |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Read pointer                                      | 31:0 | R   |
+----------+----------------------------------------------------+------+-----+    
| **0x10** |   **Ch B amplitude scale and offset**              |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  out  = (data*scale)/0x2000 + offset               |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 31:30| R   |
+----------+----------------------------------------------------+------+-----+    
|          |  Amplitude offset                                  | 29:16| R/W |
+----------+----------------------------------------------------+------+-----+    
|          |  Reserved                                          | 15:14| R   |
+----------+----------------------------------------------------+------+-----+    
|          |  Amplitude scale. 0x2000 == multiply by 1. Unsigned| 13:0 | R/W |
+----------+----------------------------------------------------+------+-----+    
| **0x14** |   **Ch B counter step**                            |      |     |
+----------+----------------------------------------------------+------+-----+      
|          |  Counter step. 16 bits for decimals.               | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+    
| **0x18** |   **Ch B buffer current read pointer**             |      |     |
+----------+----------------------------------------------------+------+-----+    
|          |  Read pointer                                      | 31:0 | R   |
+----------+----------------------------------------------------+------+-----+    
| **0x1C** | **Event status register**                          |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:4 | R   |
+----------+----------------------------------------------------+------+-----+
|          |    Trigger event                                   |  3   | R/W |
+----------+----------------------------------------------------+------+-----+
|          |    Stop event                                      |  2   | R/W |
+----------+----------------------------------------------------+------+-----+
|          |    Start event                                     |  1   | R/W |
+----------+----------------------------------------------------+------+-----+
|          |    Reset event                                     |  0   | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x20** | **Event select register**                          |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:5 | R   |
+----------+----------------------------------------------------+------+-----+
|          | Logic analyser event                               | 4    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Scope CHB event                                    | 3    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Scope CHA event                                    | 2    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Signal generator CHB event                         | 1    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Signal generator CHA event                         | 0    | W   |
+----------+----------------------------------------------------+------+-----+
| **0x24** | **Trigger mask**                                   |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:5 | R   |
+----------+----------------------------------------------------+------+-----+
|          | Logic analyser trigger                             | 4    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Scope CH B trigger                                 | 3    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Scope CH A trigger                                 | 2    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Signal generator CH B trigger                      | 1    | W   |
+----------+----------------------------------------------------+------+-----+
|          | Signal generator CH A trigger                      | 0    | W   |
+----------+----------------------------------------------------+------+-----+
| **0x28** |  **DMA control register**                          |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:14| R   |
+----------+----------------------------------------------------+------+-----+
|          | Buffer 2 ready  CHB                                | 15   |   W |
+----------+----------------------------------------------------+------+-----+
|          | Buffer 1 ready  CHB                                | 14   |   W |
+----------+----------------------------------------------------+------+-----+
|          | Streaming DMA mode CHB                             | 13   |   W |
+----------+----------------------------------------------------+------+-----+
|          | Normal DMA mode CHB                                | 12   |   W |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 11:10|   R |
+----------+----------------------------------------------------+------+-----+
|          | Reset buffers and flags CHB                        | 9    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Start DMA CHB                                      | 8    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Buffer 2 ready  CHA                                | 7    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Buffer 1 ready  CHA                                | 6    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Streaming DMA mode CHA                             | 5    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Normal DMA mode CHA                                | 4    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 3:2  |   R |
+----------+----------------------------------------------------+------+-----+
|          | Reset buffers and flags CHA                        | 1    |   W |
+----------+----------------------------------------------------+------+-----+
|          | Start DMA CHA                                      | 0    |   W |
+----------+----------------------------------------------------+------+-----+
| **0x2C** |  **DMA status register**                           |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:23| R   |
+----------+----------------------------------------------------+------+-----+
|          | Sending DMA REQ buffer 2 state                     | 22   | R   |
+----------+----------------------------------------------------+------+-----+
|          | Sending DMA REQ buffer 1 state                     | 21   | R   |
+----------+----------------------------------------------------+------+-----+
|          | Reset state                                        | 20   | R   |
+----------+----------------------------------------------------+------+-----+
|          | End state buffer 2                                 | 19   | R   |
+----------+----------------------------------------------------+------+-----+
|          | Read state buffer 2                                | 18   | R   |
+----------+----------------------------------------------------+------+-----+
|          | End state buffer 1                                 | 17   | R   |
+----------+----------------------------------------------------+------+-----+
|          | Read state buffer 1                                | 16   | R   |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 15:7 | R   |
+----------+----------------------------------------------------+------+-----+
|          | Sending DMA REQ buffer 2 state                     | 6    | R   |
+----------+----------------------------------------------------+------+-----+
|          | Sending DMA REQ buffer 1 state                     | 5    | R   |
+----------+----------------------------------------------------+------+-----+
|          | Reset state                                        | 4    | R   |
+----------+----------------------------------------------------+------+-----+
|          | End state buffer 2                                 | 3    | R   |
+----------+----------------------------------------------------+------+-----+
|          | Read state buffer 2                                | 2    | R   |
+----------+----------------------------------------------------+------+-----+
|          | End state buffer 1                                 | 1    | R   |
+----------+----------------------------------------------------+------+-----+
|          | Read state buffer 1                                | 0    | R   |
+----------+----------------------------------------------------+------+-----+
| **0x34** |  **DMA buffer size**                               |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  DMA buffer size                                   | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x38** |  **DMA buffer 1 address CH A**                     |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  DMA buffer address                                | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x3C** |  **DMA buffer 2 address CH A**                     |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  DMA buffer address                                | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x40** |  **DMA buffer 1 address CH B**                     |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  DMA buffer address                                | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x44** |  **DMA buffer 2 address CH B**                     |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  DMA buffer address                                | 31:0 | R/W |
+----------+----------------------------------------------------+------+-----+
| **0x48** | **Error counter expected step CHA**                |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:16| R   |
+----------+----------------------------------------------------+------+-----+
|          | Counter step (due to decimation)                   | 15:0 | W   |
+----------+----------------------------------------------------+------+-----+
| **0x4C** | **Error counter expected step CHB**                |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:16| R   |
+----------+----------------------------------------------------+------+-----+
|          | Counter step (due to decimation)                   | 15:0 | W   |
+----------+----------------------------------------------------+------+-----+
| **0x50** | **Reset error counters**                           |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Reserved                                           | 31:1 | R   |
+----------+----------------------------------------------------+------+-----+
|          | Counter step (due to decimation)                   |   0  | W   |
+----------+----------------------------------------------------+------+-----+
| **0x54** | **Error counter CHA**                              |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Number of errors                                   | 31:0 | R   |
+----------+----------------------------------------------------+------+-----+
| **0x58** | **Error counter CHB**                              |      |     |
+----------+----------------------------------------------------+------+-----+
|          | Number of errors                                   | 31:0 | R   |
+----------+----------------------------------------------------+------+-----+
| **0x5C** |  **Digital loopback**                              |      |     |
+----------+----------------------------------------------------+------+-----+
|          |  Reserved                                          | 31:8 | R   |
+----------+----------------------------------------------------+------+-----+
|          |  DAC CH2                                           |  7:5 | R   |
+----------+----------------------------------------------------+------+-----+
|          |  Loopback DAC CH2 - output raw data                |    4 | W   |
+----------+----------------------------------------------------+------+-----+
|          |  DAC CH1                                           |  3:1 | R   |
+----------+----------------------------------------------------+------+-----+
|          |  Loopback DAC CH1 - output raw data                |    0 | W   |
+----------+----------------------------------------------------+------+-----+

--------------
GPIO streaming
--------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+----------+------------------------------------------------+------+-----+
| offset   | description                                    | bits | R/W |
+==========+================================================+======+=====+
| **0x0**  | **GPIO Status reg**                            |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:4 | R   | 
+----------+------------------------------------------------+------+-----+
|          | Acquire stopped                                |     3| R   |
+----------+------------------------------------------------+------+-----+
|          | Acquire start                                  |     2| R   |
+----------+------------------------------------------------+------+-----+
|          | Trigger received                               |     1| R   |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       |     0|     |
+----------+------------------------------------------------+------+-----+
| **0x4**  | **Acquire mode**                               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:2 | R   | 
+----------+------------------------------------------------+------+-----+
|          | Automatic mode                                 |     1| R/W |
+----------+------------------------------------------------+------+-----+
|          | Continous mode                                 |     0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x10** | **Number of pre-trigger samples**              |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of samples                              | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x14** | **Number of post-trigger samples**             |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of samples                              | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x18** | **Current pre-trigger samples**                |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of samples                              | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x1C** | **Current post-trigger samples**               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Number of samples                              | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x20** | **Timestamp of acquire - low bits**            |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[31:0]                                | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x24** | **Timestamp of acquire - high bits**           |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[63:32]                               | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x28** | **Timestamp of trigger - low bits**            |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[31:0]                                | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x2C** | **Timestamp of trigger - high bits**           |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[63:32]                               | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x30** | **Timestamp of stop - low bits**               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[31:0]                                | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x34** | **Timestamp of stop - high bits**              |      |     |
+----------+------------------------------------------------+------+-----+
|          | Timestamp[63:32]                               | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x40** |  **Trigger - comparator mask**                 |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  Comparator mask                               |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x44** |  **Trigger - comparator value**                |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  Comparator value                              |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x48** |  **Trigger - positive edge**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  Negative edge                                 |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x4C** |  **Trigger - negative edge **                  |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  Negative edge                                 |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x50** |  **Decimation factor**                         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Decimation factor                             |  31:0| R/W |
+----------+------------------------------------------------+------+-----+
| **0x54** |  **RLE enable**                                |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:1| R   |
+----------+------------------------------------------------+------+-----+
|          |  RLE enable                                    |    0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x58** |  **Current counter**                           |      |     |
+----------+------------------------------------------------+------+-----+
|          | Counter                                        | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x5C** |  **Last packet**                               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Counter                                        | 31:0 | R   |
+----------+------------------------------------------------+------+-----+
| **0x60** |  **Input polarity**                            |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  Input polarity                                |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x70** |  **GPIO direction - p**                        |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  GPIO direction                                |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x74** |  **GPIO direction - n**                        |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Reserved                                      |  31:8| R   |
+----------+------------------------------------------------+------+-----+
|          |  GPIO direction                                |  7:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0x80** | **Event select register**                      |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:5 | R   |
+----------+------------------------------------------------+------+-----+
|          | Logic analyser event                           | 4    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CHB event                                | 3    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CHA event                                | 2    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CHB event                     | 1    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CHA event                     | 0    | W   |
+----------+------------------------------------------------+------+-----+
| **0x84** | **Trigger mask**                               |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:6 | R   |
+----------+------------------------------------------------+------+-----+
|          | External trigger                               | 5    | W   |
+----------+------------------------------------------------+------+-----+
|          | Logic analyser trigger                         | 4    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH B trigger                             | 3    | W   |
+----------+------------------------------------------------+------+-----+
|          | Scope CH A trigger                             | 2    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH B trigger                  | 1    | W   |
+----------+------------------------------------------------+------+-----+
|          | Signal generator CH A trigger                  | 0    | W   |
+----------+------------------------------------------------+------+-----+
| **0x88** | **Event status register**                      |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:4 | R   |
+----------+------------------------------------------------+------+-----+
|          |    Trigger event                               |  3   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Stop event                                  |  2   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Start event                                 |  1   | R/W |
+----------+------------------------------------------------+------+-----+
|          |    Reset event                                 |  0   | R/W |
+----------+------------------------------------------------+------+-----+
| **0x8C** |  **DMA control register - IN**                 |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:10|   R |
+----------+------------------------------------------------+------+-----+
|          | Streaming DMA mode                             | 9    |   W |
+----------+------------------------------------------------+------+-----+
|          | Normal DMA mode                                | 8    |   W |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 7:5  |   R |
+----------+------------------------------------------------+------+-----+
|          | Reset buffers and flags                        | 4    |   W |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 acknowledge                           | 3    |   W |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 acknowledge                           | 2    |   W |
+----------+------------------------------------------------+------+-----+
|          | Interrupt acknowledge                          | 1    |   W |
+----------+------------------------------------------------+------+-----+
|          | Start DMA                                      | 0    |   W |
+----------+------------------------------------------------+------+-----+
| **0x90** |  **DMA control register - OUT**                |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:8 | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 ready  OUT                            | 7    |   W |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 ready  OUT                            | 6    |   W |
+----------+------------------------------------------------+------+-----+
|          | Streaming DMA mode OUT                         | 5    |   W |
+----------+------------------------------------------------+------+-----+
|          | Normal DMA mode OUT                            | 4    |   W |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 3:2  |   R |
+----------+------------------------------------------------+------+-----+
|          | Reset buffers and flags OUT                    | 1    |   W |
+----------+------------------------------------------------+------+-----+
|          | Start DMA OUT                                  | 0    |   W |
+----------+------------------------------------------------+------+-----+
| **0x94** |  **DMA status register IN**                    |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:4 | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 overflow                              | 3    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 overflow                              | 2    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 2 full                                  | 1    | R   |
+----------+------------------------------------------------+------+-----+
|          | Buffer 1 full                                  | 0    | R   |
+----------+------------------------------------------------+------+-----+
| **0x98** |  **DMA status register OUT**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          | Reserved                                       | 31:5 | R   |
+----------+------------------------------------------------+------+-----+
|          | Reset state                                    | 4    | R   |
+----------+------------------------------------------------+------+-----+
|          | Read state buffer 2                            | 3    | R   |
+----------+------------------------------------------------+------+-----+
|          | End state buffer 2                             | 2    | R   |
+----------+------------------------------------------------+------+-----+
|          | Read state buffer 1                            | 1    | R   |
+----------+------------------------------------------------+------+-----+
|          | End state buffer 1                             | 0    | R   |
+----------+------------------------------------------------+------+-----+
| **0x9C** |  **DMA buffer size**                           |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer size                               | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xA0** |  **DMA buffer 1 address IN**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer address                            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xA4** |  **DMA buffer 1 address OUT**                  |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer address                            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xA8** |  **DMA buffer 2 address IN**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer address                            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xAC** |  **DMA buffer 2 address OUT**                  |      |     |
+----------+------------------------------------------------+------+-----+
|          |  DMA buffer address                            | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xB0** |  **Buffer 1 missed sample counter IN**         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Number of missed samples                      | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xB4** |  **Buffer 2 missed sample counter IN**         |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Number of missed samples                      | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xB8** |  **GPIO IN - write pointer**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Write pointer                                 | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xBC** |  **GPIO OUT - read pointer**                   |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Read pointer                                  | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+
| **0xC0** |  **GPIO OUT - step of read pointer**           |      |     |
+----------+------------------------------------------------+------+-----+
|          |  Step                                          | 31:0 | R/W |
+----------+------------------------------------------------+------+-----+