
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:40:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 318 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 31s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2488, ed: 8201, lv: 7, pw: 5515.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s CPU user time : 54s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 54s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 65s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 66s CPU sys time : 0s MEM : 1240864KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2478
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:42:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 817 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 24s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 380, ed: 1222, lv: 4, pw: 6490.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 27s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1730 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 37s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2814
[EFX-0000 INFO] EFX_FF          : 	2843
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:49:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 319 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 31s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2458, ed: 8010, lv: 7, pw: 5444.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s CPU user time : 55s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 56s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 66s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 67s CPU sys time : 0s MEM : 1241168KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2448
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:51:04
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 842 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 23s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 362, ed: 1188, lv: 4, pw: 6438.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 27s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1724 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2769
[EFX-0000 INFO] EFX_FF          : 	2837
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:05:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 322 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2466, ed: 8058, lv: 7, pw: 5482.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 57s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 58s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 69s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 69s CPU sys time : 0s MEM : 2483628KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2456
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:06:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 787 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 378, ed: 1217, lv: 4, pw: 6449.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 30s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1718 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 40s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 41s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2791
[EFX-0000 INFO] EFX_FF          : 	2828
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:13:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 19s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 320 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 33s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2430, ed: 7951, lv: 7, pw: 5402.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s CPU user time : 57s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 68s CPU sys time : 0s MEM : 2483596KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2421
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:15:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 820 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 23s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 367, ed: 1186, lv: 4, pw: 6404.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 27s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1718 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2743
[EFX-0000 INFO] EFX_FF          : 	2831
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:05:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:33:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 321 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 33s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2452, ed: 7841, lv: 7, pw: 5365.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s CPU user time : 57s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 68s CPU sys time : 0s MEM : 1233996KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2444
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:34:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2270 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 711 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 408, ed: 1345, lv: 4, pw: 6565.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 30s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1797 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 40s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 40s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2827
[EFX-0000 INFO] EFX_FF          : 	2910
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:58:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4503)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4861)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4862)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:220)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:593)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:294)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5789)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4938)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4680)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4630)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:503)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:518)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:372)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5590)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5591)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5801)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:518)
[EFX-0200 WARNING] Removing redundant signal : din[235]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4693)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4972)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4973)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1128)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1940 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1120 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 333 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2477, ed: 8003, lv: 7, pw: 5479.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s CPU user time : 57s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1940 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1120 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 69s CPU sys time : 0s MEM : 2569836KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	2468
[EFX-0000 INFO] EFX_FF          : 	3040
[EFX-0000 INFO] EFX_RAM_5K      : 	472
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:59:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2281 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1116 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 408, ed: 1348, lv: 4, pw: 6603.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 29s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1808 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1116 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 40s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	2846
[EFX-0000 INFO] EFX_FF          : 	2918
[EFX-0000 INFO] EFX_RAM_5K      : 	473
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 10:12:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4870)
[EFX-0011 VERI-WARNING] port 'probe32' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:228)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:601)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:302)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4946)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4638)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:511)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:380)
[EFX-0011 VERI-WARNING] input port 'probe32[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5598)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5599)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5809)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0200 WARNING] Removing redundant signal : din[324]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4701)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4980)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4981)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1134)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1141)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 340 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 21s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3036, ed: 9820, lv: 8, pw: 6873.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s CPU user time : 44s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 45s CPU sys time : 0s MEM : 2394084KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3027
[EFX-0000 INFO] EFX_FF          : 	3854
[EFX-0000 INFO] EFX_RAM_5K      : 	650
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 10:13:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1629 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 18s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 386, ed: 1240, lv: 4, pw: 7633.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 19s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 30s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	3347
[EFX-0000 INFO] EFX_FF          : 	3209
[EFX-0000 INFO] EFX_RAM_5K      : 	675
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:36:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4870)
[EFX-0011 VERI-WARNING] port 'probe32' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:228)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:601)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:302)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4946)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4638)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:511)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:380)
[EFX-0011 VERI-WARNING] input port 'probe32[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5598)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5599)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5809)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0200 WARNING] Removing redundant signal : din[324]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4701)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4980)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4981)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1134)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1141)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 341 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 20s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3042, ed: 9820, lv: 7, pw: 6923.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 29s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 42s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 1490792KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3034
[EFX-0000 INFO] EFX_FF          : 	3854
[EFX-0000 INFO] EFX_RAM_5K      : 	650
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:37:27
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1407 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 399, ed: 1298, lv: 4, pw: 7689.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 17s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1938 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	3369
[EFX-0000 INFO] EFX_FF          : 	3233
[EFX-0000 INFO] EFX_RAM_5K      : 	675
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
