Loading plugins phase: Elapsed time ==> 0s.210ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

ADD: pft.M0035: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'vminus' of '\ADC_DelSig_1:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_20\PSoC5\ADC_DelSig_v3_20.cysch (Instance:DSM)
 * C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.473ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.147ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 Dual-PSoC-DCO.v -verilog
======================================================================

======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 Dual-PSoC-DCO.v -verilog
======================================================================

======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 -verilog Dual-PSoC-DCO.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 29 08:03:24 2016


======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   vpp
Options  :    -yv2 -q10 Dual-PSoC-DCO.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 29 08:03:24 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Dual-PSoC-DCO.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Dual-PSoC-DCO.v (line 1952, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 -verilog Dual-PSoC-DCO.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 29 08:03:24 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\codegentemp\Dual-PSoC-DCO.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\codegentemp\Dual-PSoC-DCO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Dual-PSoC-DCO.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 -verilog Dual-PSoC-DCO.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 29 08:03:25 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\codegentemp\Dual-PSoC-DCO.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\codegentemp\Dual-PSoC-DCO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\OSC1_IDAC8:Net_194\
	\OSC1_IDAC8:Net_195\
	\OSC1_Freq_Timer:Net_260\
	Net_2702
	\OSC1_Freq_Timer:TimerUDB:ctrl_ten\
	\OSC1_Freq_Timer:TimerUDB:ctrl_tmode_1\
	\OSC1_Freq_Timer:TimerUDB:ctrl_tmode_0\
	\OSC1_Freq_Timer:TimerUDB:ctrl_ic_1\
	\OSC1_Freq_Timer:TimerUDB:ctrl_ic_0\
	Net_1539
	\OSC1_Freq_Timer:Net_102\
	\OSC1_Freq_Timer:Net_266\
	\USBMIDI_1:dma_complete_0\
	\USBMIDI_1:Net_1922\
	\USBMIDI_1:dma_complete_1\
	\USBMIDI_1:Net_1921\
	\USBMIDI_1:dma_complete_2\
	\USBMIDI_1:Net_1920\
	\USBMIDI_1:dma_complete_3\
	\USBMIDI_1:Net_1919\
	\USBMIDI_1:dma_complete_4\
	\USBMIDI_1:Net_1918\
	\USBMIDI_1:dma_complete_5\
	\USBMIDI_1:Net_1917\
	\USBMIDI_1:dma_complete_6\
	\USBMIDI_1:Net_1916\
	\USBMIDI_1:dma_complete_7\
	\USBMIDI_1:Net_1915\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\OSC1_Comp:Net_9\
	\OSC1_IDAC8_SAW:Net_194\
	\OSC1_IDAC8_SAW:Net_195\
	\Comp_1:Net_9\
	\Comp_2:Net_9\
	\OSC2_IDAC8_1:Net_157\
	\OSC2_IDAC8_1:Net_195\
	\OSC2_Freq_Timer_1:Net_260\
	Net_2918
	\OSC2_Freq_Timer_1:TimerUDB:ctrl_ten\
	\OSC2_Freq_Timer_1:TimerUDB:ctrl_tmode_1\
	\OSC2_Freq_Timer_1:TimerUDB:ctrl_tmode_0\
	\OSC2_Freq_Timer_1:TimerUDB:ctrl_ic_1\
	\OSC2_Freq_Timer_1:TimerUDB:ctrl_ic_0\
	Net_2920
	\OSC2_Freq_Timer_1:Net_102\
	\OSC2_Freq_Timer_1:Net_266\
	\OSC2_Comp_1:Net_9\
	\OSC2_IDAC8_SAW_1:Net_157\
	\OSC2_IDAC8_SAW_1:Net_195\
	\OSC1_ADC_SAR:SAR:Net_221\
	\OSC1_ADC_SAR:SAR:Net_381\
	\OSC1_ADC_SAR:bSAR_SEQ:sw_soc\
	\OSC1_ADC_SAR:soc_out\
	\OSC1_ADC_SAR:Net_3905\
	\OSC1_ADC_SAR:Net_3867\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_2\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_2\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_1\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_1\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_0\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_0\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:xneq\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:xlt\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:xlte\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:xgt\
	\OSC1_ADC_SAR:MODULE_1:g1:a0:xgte\
	\OSC1_ADC_SAR:MODULE_1:lt\
	\OSC1_ADC_SAR:MODULE_1:gt\
	\OSC1_ADC_SAR:MODULE_1:gte\
	\OSC1_ADC_SAR:MODULE_1:lte\
	\OSC1_ADC_SAR:MODULE_1:neq\


Deleted 72 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Square_Out_net_0 to Net_1306
Aliasing one to Net_1306
Aliasing tmpOE__OSC1_Soft_Sync_net_0 to Net_1306
Aliasing \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_0\ to Net_1306
Aliasing \OSC1_Freq_Timer:TimerUDB:trigger_enable\ to Net_1306
Aliasing \OSC1_Freq_Timer:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_0\ to \OSC1_Freq_Timer:TimerUDB:tc_i\
Aliasing \USBMIDI_1:tmpOE__Dm_net_0\ to Net_1306
Aliasing \USBMIDI_1:tmpOE__Dp_net_0\ to Net_1306
Aliasing tmpOE__OSC1_Tri_Out_net_0 to Net_1306
Aliasing tmpOE__OSC1_CV_IN_net_0 to Net_1306
Aliasing \ADC_DelSig_1:Net_482\ to \OSC1_IDAC8:Net_125\
Aliasing \ADC_DelSig_1:Net_252\ to \OSC1_IDAC8:Net_125\
Aliasing \ADC_DelSig_1:soc\ to Net_1306
Aliasing tmpOE__OSC1_PW_In_net_0 to Net_1306
Aliasing tmpOE__OSC1_Pulse_Out_net_0 to Net_1306
Aliasing \OSC1_Comp:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Tri_Cap_net_0 to Net_1306
Aliasing tmpOE__OSC1_Saw_Out_Cap_net_0 to Net_1306
Aliasing Net_2678 to Net_1306
Aliasing \OSC1_IDAC8_SAW:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Saw_Reset_net_0 to Net_1306
Aliasing tmpOE__OSC1_Saw_Out_net_0 to Net_1306
Aliasing tmpOE__OSC1_Hard_Sync_net_0 to Net_1306
Aliasing cydff_1R to \OSC1_Freq_Timer:TimerUDB:cs_addr_2\
Aliasing cydff_1S to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_FM_Input_net_0 to Net_1306
Aliasing tmpOE__OSC1_Saw_Preset_net_0 to Net_1306
Aliasing \Comp_1:clock\ to \OSC1_IDAC8:Net_125\
Aliasing \Comp_2:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC2_FM_Input_net_0 to Net_1306
Aliasing \OSC2_IDAC8_1:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_IDAC8_1:Net_194\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_0\ to Net_1306
Aliasing \OSC2_Freq_Timer_1:TimerUDB:trigger_enable\ to Net_1306
Aliasing \OSC2_Freq_Timer_1:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:status_0\ to \OSC2_Freq_Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__OSC2_Square_Out_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Tri_Out_1_net_0 to Net_1306
Aliasing \OSC2_Comp_1:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC2_Pulse_Out_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_PW_In_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Saw_Out_Cap_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Tri_Cap_1_net_0 to Net_1306
Aliasing \OSC2_IDAC8_SAW_1:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC2_IDAC8_SAW_1:Net_194\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC2_Saw_Reset_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Saw_Out_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Hard_Sync_1_net_0 to Net_1306
Aliasing tmpOE__OSC2_Soft_Sync_1_net_0 to Net_1306
Aliasing cydff_2R to \OSC2_Freq_Timer_1:TimerUDB:cs_addr_2\
Aliasing cydff_2S to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC2_Saw_Preset_1_net_0 to Net_1306
Aliasing tmpOE__OSC1_Coarse_net_0 to Net_1306
Aliasing tmpOE__OSC1_RANGE_net_0 to Net_1306
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_enable\ to Net_1306
Aliasing \OSC1_ADC_SAR:SAR:vp_ctl_0\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vp_ctl_2\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vn_ctl_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vn_ctl_3\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vp_ctl_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vp_ctl_3\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vn_ctl_0\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:vn_ctl_2\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:SAR:soc\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_7\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_3\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_2\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_ADC_SAR:bSAR_SEQ:status_1\ to \OSC1_IDAC8:Net_125\
Aliasing Net_4412 to \OSC1_ADC_SAR:bSAR_SEQ:status_0\
Aliasing \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_0\ to Net_1306
Aliasing tmpOE__OSC1_Fine_net_0 to Net_1306
Aliasing tmpOE__Pin_1_net_0 to Net_1306
Aliasing tmpOE__OSC1_LFO_SW_net_0 to Net_1306
Aliasing tmpOE__test_pin_net_0 to Net_1306
Aliasing tmpOE__OSC1_Tri_Reset_net_0 to Net_1306
Aliasing tmpOE__OSC1_Tri_Preset_net_0 to Net_1306
Aliasing \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\ to \OSC1_Freq_Timer:TimerUDB:run_mode\
Aliasing \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\ to \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\\D\ to \OSC2_Freq_Timer_1:TimerUDB:run_mode\
Aliasing \OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\\D\ to \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\\D\ to \OSC1_ADC_SAR:MODIN1_5\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\\D\ to \OSC1_ADC_SAR:MODIN1_4\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\\D\ to \OSC1_ADC_SAR:MODIN1_3\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\\D\ to \OSC1_ADC_SAR:MODIN1_2\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\\D\ to \OSC1_ADC_SAR:MODIN1_1\
Aliasing \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\\D\ to \OSC1_ADC_SAR:MODIN1_0\
Removing Lhs of wire \OSC1_IDAC8:Net_158\[2] = Net_4623[10]
Removing Rhs of wire \OSC1_IDAC8:Net_123\[3] = \OSC1_IDAC8:Net_157\[7]
Removing Rhs of wire zero[4] = \OSC1_IDAC8:Net_125\[1]
Removing Rhs of wire Net_4623[10] = \mux_1:tmp__mux_1_reg\[426]
Removing Lhs of wire tmpOE__OSC1_Square_Out_net_0[14] = Net_1306[8]
Removing Rhs of wire Net_4622[15] = cydff_1[468]
Removing Lhs of wire one[19] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Soft_Sync_net_0[24] = Net_1306[8]
Removing Rhs of wire Net_138[32] = \OSC1_Freq_Timer:Net_53\[33]
Removing Rhs of wire Net_138[32] = \OSC1_Freq_Timer:TimerUDB:tc_reg_i\[66]
Removing Rhs of wire Net_191[35] = \mux_3:tmp__mux_3_reg\[1232]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:ctrl_enable\[48] = \OSC1_Freq_Timer:TimerUDB:control_7\[40]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\[50] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_0\[51] = Net_1306[8]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:timer_enable\[59] = \OSC1_Freq_Timer:TimerUDB:runmode_enable\[71]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:run_mode\[60] = \OSC1_Freq_Timer:TimerUDB:hwEnable\[61]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:run_mode\[60] = \OSC1_Freq_Timer:TimerUDB:control_7\[40]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:trigger_enable\[63] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:tc_i\[65] = \OSC1_Freq_Timer:TimerUDB:status_tc\[62]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\[70] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[58]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_6\[73] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_5\[74] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_4\[75] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_0\[76] = \OSC1_Freq_Timer:TimerUDB:status_tc\[62]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_1\[77] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[58]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:status_2\[78] = \OSC1_Freq_Timer:TimerUDB:fifo_full\[79]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:status_3\[80] = \OSC1_Freq_Timer:TimerUDB:fifo_nempty\[81]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_2\[84] = Net_2795[83]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_1\[85] = \OSC1_Freq_Timer:TimerUDB:trig_reg\[72]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_0\[86] = \OSC1_Freq_Timer:TimerUDB:per_zero\[64]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dm_net_0\[266] = Net_1306[8]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dp_net_0\[273] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Tri_Out_net_0[326] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_CV_IN_net_0[333] = Net_1306[8]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[347] = \ADC_DelSig_1:Net_250\[384]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[350] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[351] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[386] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:soc\[388] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_PW_In_net_0[395] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Pulse_Out_net_0[402] = Net_1306[8]
Removing Rhs of wire Net_460[403] = \OSC1_Comp:Net_1\[410]
Removing Lhs of wire \OSC1_Comp:clock\[409] = zero[4]
Removing Lhs of wire tmpOE__OSC1_Tri_Cap_net_0[413] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Saw_Out_Cap_net_0[419] = Net_1306[8]
Removing Rhs of wire OSC1_FM_Sign[427] = \Comp_1:Net_1\[489]
Removing Lhs of wire Net_2678[428] = Net_1306[8]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_125\[430] = zero[4]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_158\[431] = OSC1_FM_Sign[427]
Removing Rhs of wire \OSC1_IDAC8_SAW:Net_123\[432] = \OSC1_IDAC8_SAW:Net_157\[434]
Removing Lhs of wire tmpOE__OSC1_Saw_Reset_net_0[439] = Net_1306[8]
Removing Rhs of wire Net_2742[440] = \demux_1:tmp__demux_1_0_reg\[472]
Removing Rhs of wire Net_2805[445] = \PulseConvert_1:out_pulse\[446]
Removing Lhs of wire tmpOE__OSC1_Saw_Out_net_0[458] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Hard_Sync_net_0[464] = Net_1306[8]
Removing Lhs of wire cydff_1R[470] = Net_2795[83]
Removing Lhs of wire cydff_1S[471] = zero[4]
Removing Rhs of wire Net_2810[474] = \demux_1:tmp__demux_1_1_reg\[473]
Removing Lhs of wire tmpOE__OSC1_FM_Input_net_0[476] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Saw_Preset_net_0[482] = Net_1306[8]
Removing Lhs of wire \Comp_1:clock\[488] = zero[4]
Removing Lhs of wire \Comp_2:clock\[495] = zero[4]
Removing Rhs of wire OSC2_FM_Sign[497] = \Comp_2:Net_1\[496]
Removing Lhs of wire tmpOE__OSC2_FM_Input_net_0[501] = Net_1306[8]
Removing Lhs of wire \OSC2_IDAC8_1:Net_125\[507] = zero[4]
Removing Lhs of wire \OSC2_IDAC8_1:Net_158\[508] = Net_2875[515]
Removing Lhs of wire \OSC2_IDAC8_1:Net_123\[509] = zero[4]
Removing Lhs of wire \OSC2_IDAC8_1:Net_194\[514] = zero[4]
Removing Rhs of wire Net_2875[515] = \mux_2:tmp__mux_2_reg\[859]
Removing Rhs of wire Net_2884[522] = \OSC2_Freq_Timer_1:Net_53\[523]
Removing Rhs of wire Net_2884[522] = \OSC2_Freq_Timer_1:TimerUDB:tc_reg_i\[556]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:ctrl_enable\[537] = \OSC2_Freq_Timer_1:TimerUDB:control_7\[529]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_1\[539] = zero[4]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:ctrl_cmode_0\[540] = Net_1306[8]
Removing Rhs of wire \OSC2_Freq_Timer_1:TimerUDB:timer_enable\[549] = \OSC2_Freq_Timer_1:TimerUDB:runmode_enable\[561]
Removing Rhs of wire \OSC2_Freq_Timer_1:TimerUDB:run_mode\[550] = \OSC2_Freq_Timer_1:TimerUDB:hwEnable\[551]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:run_mode\[550] = \OSC2_Freq_Timer_1:TimerUDB:control_7\[529]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:trigger_enable\[553] = Net_1306[8]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:tc_i\[555] = \OSC2_Freq_Timer_1:TimerUDB:status_tc\[552]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load_int\[560] = \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\[548]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_6\[563] = zero[4]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_5\[564] = zero[4]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_4\[565] = zero[4]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_0\[566] = \OSC2_Freq_Timer_1:TimerUDB:status_tc\[552]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_1\[567] = \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\[548]
Removing Rhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_2\[568] = \OSC2_Freq_Timer_1:TimerUDB:fifo_full\[569]
Removing Rhs of wire \OSC2_Freq_Timer_1:TimerUDB:status_3\[570] = \OSC2_Freq_Timer_1:TimerUDB:fifo_nempty\[571]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:cs_addr_2\[574] = Net_2878[573]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:cs_addr_1\[575] = \OSC2_Freq_Timer_1:TimerUDB:trig_reg\[562]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:cs_addr_0\[576] = \OSC2_Freq_Timer_1:TimerUDB:per_zero\[554]
Removing Lhs of wire tmpOE__OSC2_Square_Out_1_net_0[754] = Net_1306[8]
Removing Rhs of wire Net_2885[755] = cydff_2[845]
Removing Lhs of wire tmpOE__OSC2_Tri_Out_1_net_0[761] = Net_1306[8]
Removing Lhs of wire \OSC2_Comp_1:clock\[772] = zero[4]
Removing Rhs of wire Net_2889[774] = \OSC2_Comp_1:Net_1\[773]
Removing Lhs of wire tmpOE__OSC2_Pulse_Out_1_net_0[777] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC2_PW_In_1_net_0[783] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC2_Saw_Out_Cap_1_net_0[789] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC2_Tri_Cap_1_net_0[796] = Net_1306[8]
Removing Lhs of wire \OSC2_IDAC8_SAW_1:Net_125\[802] = zero[4]
Removing Lhs of wire \OSC2_IDAC8_SAW_1:Net_158\[803] = OSC2_FM_Sign[497]
Removing Lhs of wire \OSC2_IDAC8_SAW_1:Net_123\[804] = zero[4]
Removing Lhs of wire \OSC2_IDAC8_SAW_1:Net_194\[808] = zero[4]
Removing Rhs of wire Net_2896[810] = \PulseConvert_2:out_pulse\[811]
Removing Lhs of wire tmpOE__OSC2_Saw_Reset_1_net_0[818] = Net_1306[8]
Removing Rhs of wire Net_2899[819] = \demux_2:tmp__demux_2_0_reg\[850]
Removing Lhs of wire tmpOE__OSC2_Saw_Out_1_net_0[829] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC2_Hard_Sync_1_net_0[835] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC2_Soft_Sync_1_net_0[841] = Net_1306[8]
Removing Lhs of wire cydff_2R[847] = Net_2878[573]
Removing Lhs of wire cydff_2S[848] = zero[4]
Removing Rhs of wire Net_2904[852] = \demux_2:tmp__demux_2_1_reg\[851]
Removing Lhs of wire tmpOE__OSC2_Saw_Preset_1_net_0[854] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Coarse_net_0[862] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_RANGE_net_0[869] = Net_1306[8]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_enable\[875] = Net_1306[8]
Removing Lhs of wire \OSC1_ADC_SAR:cmp_vv_vv_MODGEN_1\[877] = \OSC1_ADC_SAR:MODULE_1:g1:a0:xeq\[1209]
Removing Rhs of wire \OSC1_ADC_SAR:clock\[878] = \OSC1_ADC_SAR:Net_3874\[1109]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_5\[880] = \OSC1_ADC_SAR:bSAR_SEQ:count_5\[1076]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_4\[882] = \OSC1_ADC_SAR:bSAR_SEQ:count_4\[1077]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_3\[884] = \OSC1_ADC_SAR:bSAR_SEQ:count_3\[1078]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_2\[886] = \OSC1_ADC_SAR:bSAR_SEQ:count_2\[1079]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_1\[888] = \OSC1_ADC_SAR:bSAR_SEQ:count_1\[1080]
Removing Rhs of wire \OSC1_ADC_SAR:ch_addr_0\[890] = \OSC1_ADC_SAR:bSAR_SEQ:count_0\[1081]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vp_ctl_0\[1021] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vp_ctl_2\[1022] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vn_ctl_1\[1023] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vn_ctl_3\[1024] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vp_ctl_1\[1025] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vp_ctl_3\[1026] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vn_ctl_0\[1027] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:vn_ctl_2\[1028] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:Net_188\[1029] = \OSC1_ADC_SAR:clock\[878]
Removing Lhs of wire \OSC1_ADC_SAR:SAR:soc\[1035] = zero[4]
Removing Rhs of wire \OSC1_ADC_SAR:bSAR_SEQ:enable\[1066] = \OSC1_ADC_SAR:bSAR_SEQ:control_0\[1067]
Removing Rhs of wire \OSC1_ADC_SAR:bSAR_SEQ:load_period\[1068] = \OSC1_ADC_SAR:bSAR_SEQ:control_1\[1069]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_7\[1082] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_6\[1083] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_5\[1084] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_4\[1085] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_3\[1086] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_2\[1087] = zero[4]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_1\[1088] = zero[4]
Removing Rhs of wire \OSC1_ADC_SAR:bSAR_SEQ:status_0\[1089] = \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\[1090]
Removing Rhs of wire Net_4412[1097] = \OSC1_ADC_SAR:bSAR_SEQ:status_0\[1089]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_5\[1120] = \OSC1_ADC_SAR:MODIN1_5\[1121]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_5\[1121] = \OSC1_ADC_SAR:ch_addr_5\[880]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_4\[1122] = \OSC1_ADC_SAR:MODIN1_4\[1123]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_4\[1123] = \OSC1_ADC_SAR:ch_addr_4\[882]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_3\[1124] = \OSC1_ADC_SAR:MODIN1_3\[1125]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_3\[1125] = \OSC1_ADC_SAR:ch_addr_3\[884]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_2\[1126] = \OSC1_ADC_SAR:MODIN1_2\[1127]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_2\[1127] = \OSC1_ADC_SAR:ch_addr_2\[886]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_1\[1128] = \OSC1_ADC_SAR:MODIN1_1\[1129]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_1\[1129] = \OSC1_ADC_SAR:ch_addr_1\[888]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newa_0\[1130] = \OSC1_ADC_SAR:MODIN1_0\[1131]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN1_0\[1131] = \OSC1_ADC_SAR:ch_addr_0\[890]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_5\[1132] = \OSC1_ADC_SAR:MODIN2_5\[1133]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_5\[1133] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\[879]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_4\[1134] = \OSC1_ADC_SAR:MODIN2_4\[1135]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_4\[1135] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\[881]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_3\[1136] = \OSC1_ADC_SAR:MODIN2_3\[1137]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_3\[1137] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\[883]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_2\[1138] = \OSC1_ADC_SAR:MODIN2_2\[1139]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_2\[1139] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\[885]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_1\[1140] = \OSC1_ADC_SAR:MODIN2_1\[1141]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_1\[1141] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\[887]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:newb_0\[1142] = \OSC1_ADC_SAR:MODIN2_0\[1143]
Removing Lhs of wire \OSC1_ADC_SAR:MODIN2_0\[1143] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\[889]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_5\[1144] = \OSC1_ADC_SAR:ch_addr_5\[880]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_4\[1145] = \OSC1_ADC_SAR:ch_addr_4\[882]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_3\[1146] = \OSC1_ADC_SAR:ch_addr_3\[884]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_2\[1147] = \OSC1_ADC_SAR:ch_addr_2\[886]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_1\[1148] = \OSC1_ADC_SAR:ch_addr_1\[888]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:dataa_0\[1149] = \OSC1_ADC_SAR:ch_addr_0\[890]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_5\[1150] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\[879]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_4\[1151] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\[881]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_3\[1152] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\[883]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_2\[1153] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\[885]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_1\[1154] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\[887]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:datab_0\[1155] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\[889]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_5\[1156] = \OSC1_ADC_SAR:ch_addr_5\[880]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_4\[1157] = \OSC1_ADC_SAR:ch_addr_4\[882]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_3\[1158] = \OSC1_ADC_SAR:ch_addr_3\[884]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_2\[1159] = \OSC1_ADC_SAR:ch_addr_2\[886]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_1\[1160] = \OSC1_ADC_SAR:ch_addr_1\[888]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:a_0\[1161] = \OSC1_ADC_SAR:ch_addr_0\[890]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_5\[1162] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\[879]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_4\[1163] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\[881]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_3\[1164] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\[883]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_2\[1165] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\[885]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_1\[1166] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\[887]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:b_0\[1167] = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\[889]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_0\[1174] = Net_1306[8]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_0\[1175] = \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1173]
Removing Lhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eqi_0\[1181] = \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\[1180]
Removing Rhs of wire \OSC1_ADC_SAR:MODULE_1:g1:a0:xeq\[1209] = \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_1\[1182]
Removing Lhs of wire tmpOE__OSC1_Fine_net_0[1221] = Net_1306[8]
Removing Lhs of wire tmpOE__Pin_1_net_0[1227] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_LFO_SW_net_0[1237] = Net_1306[8]
Removing Lhs of wire tmpOE__test_pin_net_0[1242] = Net_1306[8]
Removing Rhs of wire Net_4614[1250] = \PulseConvert_3:out_pulse\[1251]
Removing Rhs of wire Net_4616[1256] = \demux_3:tmp__demux_3_0_reg\[1254]
Removing Rhs of wire Net_4617[1257] = \demux_3:tmp__demux_3_1_reg\[1255]
Removing Lhs of wire tmpOE__OSC1_Tri_Reset_net_0[1259] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Tri_Preset_net_0[1265] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capture_last\\D\[1270] = Net_1538[25]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:tc_reg_i\\D\[1271] = \OSC1_Freq_Timer:TimerUDB:status_tc\[62]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\[1272] = \OSC1_Freq_Timer:TimerUDB:control_7\[40]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\[1273] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[58]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1274] = Net_2792[324]
Removing Lhs of wire cydff_1D[1278] = Net_2784[469]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:capture_last\\D\[1279] = Net_2882[546]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:tc_reg_i\\D\[1280] = \OSC2_Freq_Timer_1:TimerUDB:status_tc\[552]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:hwEnable_reg\\D\[1281] = \OSC2_Freq_Timer_1:TimerUDB:control_7\[529]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:capture_out_reg_i\\D\[1282] = \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\[548]
Removing Lhs of wire cydff_2D[1286] = Net_2903[846]
Removing Lhs of wire \EdgeDetect_3:last\\D\[1287] = Net_2902[836]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\\D\[1288] = \OSC1_ADC_SAR:ch_addr_5\[880]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\\D\[1289] = \OSC1_ADC_SAR:ch_addr_4\[882]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\\D\[1290] = \OSC1_ADC_SAR:ch_addr_3\[884]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\\D\[1291] = \OSC1_ADC_SAR:ch_addr_2\[886]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\\D\[1292] = \OSC1_ADC_SAR:ch_addr_1\[888]
Removing Lhs of wire \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\\D\[1293] = \OSC1_ADC_SAR:ch_addr_0\[890]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\\D\[1358] = \OSC1_ADC_SAR:bSAR_SEQ:nrq_edge_detect\[1096]
Removing Lhs of wire \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\\D\[1360] = \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\[1093]

------------------------------------------------------
Aliased 0 equations, 226 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1306' (cost = 0):
Net_1306 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_2819' (cost = 0):
Net_2819 <= (not Net_4622);

Note:  Expanding virtual equation for '\OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\ <= ((not \OSC1_Freq_Timer:TimerUDB:capture_last\ and Net_1538));

Note:  Expanding virtual equation for '\OSC1_Freq_Timer:TimerUDB:timer_enable\' (cost = 0):
\OSC1_Freq_Timer:TimerUDB:timer_enable\ <= (\OSC1_Freq_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_2795' (cost = 4):
Net_2795 <= ((not \EdgeDetect_1:last\ and Net_2792));

Note:  Expanding virtual equation for 'Net_4607' (cost = 1):
Net_4607 <= ((Net_4622 and Net_138));

Note:  Expanding virtual equation for 'Net_2905' (cost = 0):
Net_2905 <= (not Net_2885);

Note:  Expanding virtual equation for '\OSC2_Freq_Timer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\OSC2_Freq_Timer_1:TimerUDB:fifo_load_polarized\ <= ((not \OSC2_Freq_Timer_1:TimerUDB:capture_last\ and Net_2882));

Note:  Expanding virtual equation for '\OSC2_Freq_Timer_1:TimerUDB:timer_enable\' (cost = 0):
\OSC2_Freq_Timer_1:TimerUDB:timer_enable\ <= (\OSC2_Freq_Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_2895' (cost = 3):
Net_2895 <= ((Net_2884 and Net_2885));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_2744' (cost = 6):
Net_2744 <= ((Net_4622 and Net_138)
	OR (not \EdgeDetect_1:last\ and Net_2792));

Note:  Expanding virtual equation for '\OSC1_ADC_SAR:MODULE_1:g1:a0:xeq\' (cost = 64):
\OSC1_ADC_SAR:MODULE_1:g1:a0:xeq\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ <= ((not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \OSC1_ADC_SAR:ch_addr_0\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (not \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\)
	OR (\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \OSC1_ADC_SAR:ch_addr_5\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \OSC1_ADC_SAR:ch_addr_4\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \OSC1_ADC_SAR:ch_addr_3\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \OSC1_ADC_SAR:ch_addr_2\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \OSC1_ADC_SAR:ch_addr_1\ and \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \OSC1_ADC_SAR:ch_addr_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 32 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_IDAC8_SAW:Net_123\ to \OSC1_IDAC8:Net_123\
Removing Rhs of wire zero[4] = \OSC1_IDAC8:Net_123\[3]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:trig_reg\[72] = \OSC1_Freq_Timer:TimerUDB:control_7\[40]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_123\[432] = zero[4]
Removing Lhs of wire \OSC2_Freq_Timer_1:TimerUDB:trig_reg\[562] = \OSC2_Freq_Timer_1:TimerUDB:control_7\[529]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -dcpsoc3 Dual-PSoC-DCO.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.061ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 29 June 2016 08:03:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO.cyprj -d CY8C5888LTI-LP097 Dual-PSoC-DCO.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\ kept \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\ kept \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\ kept \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\ kept \OSC1_ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock OSC1_ADC_SAR_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_4557
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4556
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'OSC1_ADC_SAR_IntClock'. Fanout=73, Signal=\OSC1_ADC_SAR:clock\
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_2897
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_2732
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OSC1_Freq_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_191:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_191__SYNC:synccell.out
    UDB Clk/Enable \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Net_191:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_191__SYNC_1:synccell.out
    UDB Clk/Enable \OSC2_Freq_Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_ADC_SAR:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: OSC1_ADC_SAR_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: OSC1_ADC_SAR_IntClock, EnableOut: \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \OSC1_ADC_SAR:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: OSC1_ADC_SAR_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: OSC1_ADC_SAR_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_191:macrocell.q
        Effective Clock: Net_191:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 26 pin(s) will be assigned a location by the fitter: \USBMIDI_1:Dm(0)\, \USBMIDI_1:Dp(0)\, OSC1_Hard_Sync(0), OSC1_LFO_SW(0), OSC1_Pulse_Out(0), OSC1_PW_In(0), OSC1_Saw_Out(0), OSC1_Saw_Out_Cap(0), OSC1_Saw_Preset(0), OSC1_Saw_Reset(0), OSC1_Soft_Sync(0), OSC1_Tri_Preset(0), OSC1_Tri_Reset(0), OSC2_FM_Input(0), OSC2_Hard_Sync_1(0), OSC2_Pulse_Out_1(0), OSC2_PW_In_1(0), OSC2_Saw_Out_1(0), OSC2_Saw_Out_Cap_1(0), OSC2_Saw_Preset_1(0), OSC2_Saw_Reset_1(0), OSC2_Soft_Sync_1(0), OSC2_Square_Out_1(0), OSC2_Tri_Cap_1(0), OSC2_Tri_Out_1(0), test_pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = OSC1_Square_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Square_Out(0)__PA ,
            input => Net_4622 ,
            pad => OSC1_Square_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Soft_Sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Soft_Sync(0)__PA ,
            fb => Net_1538 ,
            pad => OSC1_Soft_Sync(0)_PAD );

    Pin : Name = \USBMIDI_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dm(0)\__PA ,
            analog_term => \USBMIDI_1:Net_597\ ,
            pad => \USBMIDI_1:Dm(0)_PAD\ );

    Pin : Name = \USBMIDI_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dp(0)\__PA ,
            analog_term => \USBMIDI_1:Net_1000\ ,
            pad => \USBMIDI_1:Dp(0)_PAD\ );

    Pin : Name = OSC1_Tri_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Out(0)__PA ,
            analog_term => Net_2680 ,
            pad => OSC1_Tri_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_CV_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_CV_IN(0)__PA ,
            analog_term => Net_3488 ,
            pad => OSC1_CV_IN(0)_PAD ,
            input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = OSC1_PW_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_PW_In(0)__PA ,
            analog_term => Net_377 ,
            pad => OSC1_PW_In(0)_PAD );

    Pin : Name = OSC1_Pulse_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Pulse_Out(0)__PA ,
            input => Net_460 ,
            pad => OSC1_Pulse_Out(0)_PAD );

    Pin : Name = OSC1_Tri_Cap(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Cap(0)__PA ,
            analog_term => Net_1333 ,
            pad => OSC1_Tri_Cap(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Saw_Out_Cap(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Out_Cap(0)__PA ,
            analog_term => Net_2753 ,
            pad => OSC1_Saw_Out_Cap(0)_PAD );

    Pin : Name = OSC1_Saw_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Reset(0)__PA ,
            input => Net_2742 ,
            pad => OSC1_Saw_Reset(0)_PAD );

    Pin : Name = OSC1_Saw_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Out(0)__PA ,
            analog_term => Net_2747 ,
            pad => OSC1_Saw_Out(0)_PAD );

    Pin : Name = OSC1_Hard_Sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Hard_Sync(0)__PA ,
            fb => Net_2792 ,
            pad => OSC1_Hard_Sync(0)_PAD );

    Pin : Name = OSC1_FM_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_FM_Input(0)__PA ,
            analog_term => Net_2835 ,
            pad => OSC1_FM_Input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Saw_Preset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Preset(0)__PA ,
            input => Net_2810 ,
            pad => OSC1_Saw_Preset(0)_PAD );

    Pin : Name = OSC2_FM_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_FM_Input(0)__PA ,
            analog_term => Net_3372 ,
            pad => OSC2_FM_Input(0)_PAD );

    Pin : Name = OSC2_Square_Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Square_Out_1(0)__PA ,
            input => Net_2885 ,
            pad => OSC2_Square_Out_1(0)_PAD );

    Pin : Name = OSC2_Tri_Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Tri_Out_1(0)__PA ,
            analog_term => Net_2886 ,
            pad => OSC2_Tri_Out_1(0)_PAD );

    Pin : Name = OSC2_Pulse_Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Pulse_Out_1(0)__PA ,
            input => Net_2889 ,
            pad => OSC2_Pulse_Out_1(0)_PAD );

    Pin : Name = OSC2_PW_In_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_PW_In_1(0)__PA ,
            analog_term => Net_2888 ,
            pad => OSC2_PW_In_1(0)_PAD );

    Pin : Name = OSC2_Saw_Out_Cap_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Saw_Out_Cap_1(0)__PA ,
            analog_term => Net_2891 ,
            pad => OSC2_Saw_Out_Cap_1(0)_PAD );

    Pin : Name = OSC2_Tri_Cap_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Tri_Cap_1(0)__PA ,
            analog_term => Net_2873 ,
            pad => OSC2_Tri_Cap_1(0)_PAD );

    Pin : Name = OSC2_Saw_Reset_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Saw_Reset_1(0)__PA ,
            input => Net_2899 ,
            pad => OSC2_Saw_Reset_1(0)_PAD );

    Pin : Name = OSC2_Saw_Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Saw_Out_1(0)__PA ,
            analog_term => Net_2900 ,
            pad => OSC2_Saw_Out_1(0)_PAD );

    Pin : Name = OSC2_Hard_Sync_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Hard_Sync_1(0)__PA ,
            fb => Net_2902 ,
            pad => OSC2_Hard_Sync_1(0)_PAD );

    Pin : Name = OSC2_Soft_Sync_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Soft_Sync_1(0)__PA ,
            fb => Net_2882 ,
            pad => OSC2_Soft_Sync_1(0)_PAD );

    Pin : Name = OSC2_Saw_Preset_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC2_Saw_Preset_1(0)__PA ,
            input => Net_2904 ,
            pad => OSC2_Saw_Preset_1(0)_PAD );

    Pin : Name = OSC1_Coarse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Coarse(0)__PA ,
            analog_term => Net_3491 ,
            pad => OSC1_Coarse(0)_PAD ,
            input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = OSC1_RANGE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_RANGE(0)__PA ,
            analog_term => Net_3489 ,
            pad => OSC1_RANGE(0)_PAD ,
            input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = OSC1_Fine(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Fine(0)__PA ,
            analog_term => Net_3492 ,
            pad => OSC1_Fine(0)_PAD ,
            input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => OSC1_FM_Sign ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_LFO_SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_LFO_SW(0)__PA ,
            fb => Net_4559 ,
            pad => OSC1_LFO_SW(0)_PAD );

    Pin : Name = test_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => test_pin(0)__PA ,
            pad => test_pin(0)_PAD );

    Pin : Name = OSC1_Tri_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Reset(0)__PA ,
            input => Net_4616 ,
            pad => OSC1_Tri_Reset(0)_PAD );

    Pin : Name = OSC1_Tri_Preset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Preset(0)__PA ,
            input => Net_4617 ,
            pad => OSC1_Tri_Preset(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:ch_addr_5\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:ch_addr_4\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:ch_addr_3\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:ch_addr_2\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:ch_addr_1\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:ch_addr_1\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ * 
              \OSC1_ADC_SAR:ch_addr_0\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ * 
              !\OSC1_ADC_SAR:ch_addr_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1538 * \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              !\OSC1_Freq_Timer:TimerUDB:capture_last\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ (fanout=5)

    MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2795, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_1:last\ * Net_2792
        );
        Output = Net_2795 (fanout=6)

    MacroCell: Name=Net_4623, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4622 * OSC1_FM_Sign
            + Net_4622 * !OSC1_FM_Sign
        );
        Output = Net_4623 (fanout=1)

    MacroCell: Name=Net_2742, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign * Net_2805
        );
        Output = Net_2742 (fanout=1)

    MacroCell: Name=Net_2810, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC1_FM_Sign * Net_2805
        );
        Output = Net_2810 (fanout=1)

    MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * Net_2882 * 
              !\OSC2_Freq_Timer_1:TimerUDB:capture_last\
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)

    MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC2_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2878, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2902 * !\EdgeDetect_3:last\
        );
        Output = Net_2878 (fanout=6)

    MacroCell: Name=Net_2899, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC2_FM_Sign * Net_2896
        );
        Output = Net_2899 (fanout=1)

    MacroCell: Name=Net_2904, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC2_FM_Sign * Net_2896
        );
        Output = Net_2904 (fanout=1)

    MacroCell: Name=Net_2875, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !OSC2_FM_Sign * Net_2885
            + OSC2_FM_Sign * !Net_2885
        );
        Output = Net_2875 (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:ch_addr_5\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:ch_addr_4\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:ch_addr_3\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:ch_addr_2\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4411 * !\OSC1_ADC_SAR:bSAR_SEQ:load_period\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=Net_191, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4559 * Net_4556_local
            + Net_4559 * Net_4557_local
        );
        Output = Net_191 (fanout=6)

    MacroCell: Name=Net_4603, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign
        );
        Output = Net_4603 (fanout=1)

    MacroCell: Name=Net_4616, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign * Net_4614
        );
        Output = Net_4616 (fanout=1)

    MacroCell: Name=Net_4617, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC1_FM_Sign * Net_4614
        );
        Output = Net_4617 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1538
        );
        Output = \OSC1_Freq_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=Net_138, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = Net_138 (fanout=4)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2792
        );
        Output = \EdgeDetect_1:last\ (fanout=7)

    MacroCell: Name=Net_2805, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138 * !\PulseConvert_1:out_sample\
            + !\EdgeDetect_1:last\ * Net_2792 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_2805 (fanout=3)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138
            + !\EdgeDetect_1:last\ * Net_2792
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138
            + !\EdgeDetect_1:last\ * Net_2792
            + !Net_2805 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=Net_4622, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191)
            Reset  = (Net_2795)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = Net_4622 (fanout=5)

    MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2882
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=Net_2884, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC2_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = Net_2884 (fanout=4)

    MacroCell: Name=Net_2896, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2897) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_2896 (fanout=3)

    MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2897) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885
            + !Net_2896 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)

    MacroCell: Name=Net_2885, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_2878)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2884
        );
        Output = Net_2885 (fanout=5)

    MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2902
        );
        Output = \EdgeDetect_3:last\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_5\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_4\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_3\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_2\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_1\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_4412, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4412 (fanout=3)

    MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4412
            + \OSC1_ADC_SAR:Net_3935\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=Net_4614, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792 * !\PulseConvert_3:out_sample\
            + \PulseConvert_3:in_sample\ * !\PulseConvert_3:out_sample\
        );
        Output = Net_4614 (fanout=3)

    MacroCell: Name=\PulseConvert_3:in_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792
            + \PulseConvert_3:in_sample\ * !\PulseConvert_3:out_sample\
        );
        Output = \PulseConvert_3:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_3:out_sample\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792
            + !Net_4614 * \PulseConvert_3:in_sample\ * 
              !\PulseConvert_3:out_sample\
        );
        Output = \PulseConvert_3:out_sample\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2795 ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            clk_en => Net_191__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2795 ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            clk_en => Net_191__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2795 ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => Net_191__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2795 ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
            chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => Net_191__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2878 ,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2878 ,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2878 ,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2878 ,
            cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_2\ ,
            chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \OSC1_ADC_SAR:clock\ ,
            status_0 => Net_4412 ,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2795 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
            status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
            status_1 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
            status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\ ,
            clk_en => Net_191__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT)

    statusicell: Name =\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2878 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC2_Freq_Timer_1:TimerUDB:status_3\ ,
            status_2 => \OSC2_Freq_Timer_1:TimerUDB:status_2\ ,
            status_1 => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
            status_0 => \OSC2_Freq_Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\OSC1_ADC_SAR:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \OSC1_ADC_SAR:nrq\ ,
            out => \OSC1_ADC_SAR:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_191__SYNC_1
        PORT MAP (
            in => Net_191 ,
            out => Net_191__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_191__SYNC
        PORT MAP (
            in => Net_191 ,
            out => Net_191__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\ ,
            control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\ ,
            control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\ ,
            control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\ ,
            control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\ ,
            control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\ ,
            control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\ ,
            clk_en => Net_191__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_191__SYNC_OUT_1)

    controlcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
            control_6 => \OSC2_Freq_Timer_1:TimerUDB:control_6\ ,
            control_5 => \OSC2_Freq_Timer_1:TimerUDB:control_5\ ,
            control_4 => \OSC2_Freq_Timer_1:TimerUDB:control_4\ ,
            control_3 => \OSC2_Freq_Timer_1:TimerUDB:control_3\ ,
            control_2 => \OSC2_Freq_Timer_1:TimerUDB:control_2\ ,
            control_1 => \OSC2_Freq_Timer_1:TimerUDB:control_1\ ,
            control_0 => \OSC2_Freq_Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \OSC1_ADC_SAR:clock\ ,
            control_7 => \OSC1_ADC_SAR:bSAR_SEQ:control_7\ ,
            control_6 => \OSC1_ADC_SAR:bSAR_SEQ:control_6\ ,
            control_5 => \OSC1_ADC_SAR:bSAR_SEQ:control_5\ ,
            control_4 => \OSC1_ADC_SAR:bSAR_SEQ:control_4\ ,
            control_3 => \OSC1_ADC_SAR:bSAR_SEQ:control_3\ ,
            control_2 => \OSC1_ADC_SAR:bSAR_SEQ:control_2\ ,
            control_1 => \OSC1_ADC_SAR:bSAR_SEQ:load_period\ ,
            control_0 => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \OSC1_ADC_SAR:clock\ ,
            load => \OSC1_ADC_SAR:bSAR_SEQ:load_period\ ,
            enable => \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ ,
            count_6 => \OSC1_ADC_SAR:bSAR_SEQ:count_6\ ,
            count_5 => \OSC1_ADC_SAR:ch_addr_5\ ,
            count_4 => \OSC1_ADC_SAR:ch_addr_4\ ,
            count_3 => \OSC1_ADC_SAR:ch_addr_3\ ,
            count_2 => \OSC1_ADC_SAR:ch_addr_2\ ,
            count_1 => \OSC1_ADC_SAR:ch_addr_1\ ,
            count_0 => \OSC1_ADC_SAR:ch_addr_0\ ,
            tc => \OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\ ,
            clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000011"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\OSC1_ADC_SAR:TempBuf\
        PORT MAP (
            dmareq => \OSC1_ADC_SAR:Net_3830\ ,
            termin => zero ,
            termout => \OSC1_ADC_SAR:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\OSC1_ADC_SAR:FinalBuf\
        PORT MAP (
            dmareq => \OSC1_ADC_SAR:Net_3698\ ,
            termin => zero ,
            termout => \OSC1_ADC_SAR:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_4547 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1270 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\OSC1_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_4412 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =OSC1_SIGNCHANGE_PositiveISR
        PORT MAP (
            interrupt => OSC1_FM_Sign );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =OSC1_SIGNCHANGE_NegativeISR
        PORT MAP (
            interrupt => Net_4603 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   38 :   10 :   48 : 79.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  110 :   82 :  192 : 57.29 %
  Unique P-terms              :  125 :  259 :  384 : 32.55 %
  Total P-terms               :  136 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    4 :    0 :    4 : 100.00 %
Comparator                    :    4 :    0 :    4 : 100.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.134ms
Tech mapping phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_4415" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4417" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4418" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4420" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4422" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4423" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4425" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4427" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4428" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4430" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4432" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4433" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4435" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4437" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4438" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4440" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4442" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4443" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4445" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4447" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4448" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4450" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4452" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4453" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4455" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4457" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4458" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4460" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4462" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4463" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4465" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4467" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4468" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4470" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4472" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4473" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4475" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4477" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4478" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4480" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4482" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4483" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4485" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4487" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4488" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4489" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4490" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4491" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4492" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4493" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4494" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4495" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4496" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4497" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4498" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4499" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4500" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4501" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4502" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4503" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : OSC1_CV_IN(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : OSC1_Coarse(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : OSC1_FM_Input(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : OSC1_Fine(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : OSC1_RANGE(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : OSC1_Square_Out(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : OSC1_Tri_Cap(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OSC1_Tri_Out(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pin_1(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \OSC1_Triangle_Follower:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : OSC1_PW_In(0)
IO_7@[IOP=(3)][IoId=(7)] : OSC1_Saw_Out(0) (OPAMP-GPIO)
IO_3@[IOP=(3)][IoId=(3)] : OSC1_Saw_Out_Cap(0)
IO_2@[IOP=(3)][IoId=(2)] : OSC2_FM_Input(0)
IO_6@[IOP=(2)][IoId=(6)] : OSC2_PW_In_1(0)
IO_0@[IOP=(0)][IoId=(0)] : OSC2_Saw_Out_1(0) (OPAMP-GPIO)
IO_4@[IOP=(0)][IoId=(4)] : OSC2_Saw_Out_Cap_1(0)
IO_5@[IOP=(3)][IoId=(5)] : OSC2_Tri_Cap_1(0)
IO_6@[IOP=(3)][IoId=(6)] : OSC2_Tri_Out_1(0) (OPAMP-GPIO)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_2:ctComp\
SAR[1]@[FFB(SAR,1)] : \OSC1_ADC_SAR:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \OSC1_ADC_SAR:SAR:vRef_Vdda_1\
Comparator[2]@[FFB(Comparator,2)] : \OSC1_Comp:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \OSC1_IDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \OSC1_IDAC8_SAW:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \OSC1_Saw_Follower:ABuf\ (OPAMP-GPIO)
Comparator[3]@[FFB(Comparator,3)] : \OSC2_Comp_1:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \OSC2_IDAC8_1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \OSC2_IDAC8_SAW_1:viDAC8\
OpAmp[2]@[FFB(OpAmp,2)] : \OSC2_Saw_Follower_1:ABuf\ (OPAMP-GPIO)
OpAmp[1]@[FFB(OpAmp,1)] : \OSC2_Triangle_Follower_1:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 77% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : OSC1_CV_IN(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : OSC1_Coarse(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : OSC1_FM_Input(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : OSC1_Fine(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : OSC1_RANGE(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : OSC1_Square_Out(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : OSC1_Tri_Cap(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OSC1_Tri_Out(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pin_1(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \OSC1_Triangle_Follower:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)] : OSC1_PW_In(0)
IO_7@[IOP=(3)][IoId=(7)] : OSC1_Saw_Out(0) (OPAMP-GPIO)
IO_0@[IOP=(3)][IoId=(0)] : OSC1_Saw_Out_Cap(0)
IO_1@[IOP=(2)][IoId=(1)] : OSC2_FM_Input(0)
IO_2@[IOP=(2)][IoId=(2)] : OSC2_PW_In_1(0)
IO_0@[IOP=(0)][IoId=(0)] : OSC2_Saw_Out_1(0) (OPAMP-GPIO)
IO_6@[IOP=(1)][IoId=(6)] : OSC2_Saw_Out_Cap_1(0)
IO_5@[IOP=(3)][IoId=(5)] : OSC2_Tri_Cap_1(0)
IO_6@[IOP=(3)][IoId=(6)] : OSC2_Tri_Out_1(0) (OPAMP-GPIO)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
SAR[1]@[FFB(SAR,1)] : \OSC1_ADC_SAR:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \OSC1_ADC_SAR:SAR:vRef_Vdda_1\
Comparator[3]@[FFB(Comparator,3)] : \OSC1_Comp:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \OSC1_IDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \OSC1_IDAC8_SAW:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \OSC1_Saw_Follower:ABuf\ (OPAMP-GPIO)
Comparator[1]@[FFB(Comparator,1)] : \OSC2_Comp_1:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \OSC2_IDAC8_1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \OSC2_IDAC8_SAW_1:viDAC8\
OpAmp[2]@[FFB(OpAmp,2)] : \OSC2_Saw_Follower_1:ABuf\ (OPAMP-GPIO)
OpAmp[1]@[FFB(OpAmp,1)] : \OSC2_Triangle_Follower_1:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 2s.676ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_2753" overuses wire "AGR[4]"
Net "Net_2753" overuses wire "AGL2AGR[4] Sw__0b"
Net "Net_2753" overuses wire "AGL[4]"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_2888" overuses wire "AGR[6]"
Net "Net_2891" overuses wire "AGL[4]"
Net "Net_2891" overuses wire "AGL2AGR[4] Sw__0b"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[5]"
Net "Net_2886" overuses wire "AGR[6]"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGL[7]"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_3372" overuses wire "AGL[7]"
Net "Net_2873" overuses wire "AGR[5]"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_3372" overuses wire "comp2- Wire"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_3372" overuses wire "comp2- Wire"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_2873" overuses wire "AGR[5]"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[4]"
Net "Net_2835" overuses wire "dsm0+ Wire"
Net "Net_2891" overuses wire "dsm0+ Wire"
Net "Net_2891" overuses wire "AGR[0]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[0]"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[4]"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[4]"
Net "Net_2891" overuses wire "AGR[6]"
Net "Net_2891" overuses wire "SAR vplus wire R"
Net "Net_2891" overuses wire "SAR vplus sw R__8b"
Net "Net_2891" overuses wire "AGR[1]"
Net "Net_2886" overuses wire "AGR[6]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "SAR vplus sw R__8b"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "Net_2835" overuses wire "dsm0+ Wire"
Net "Net_2891" overuses wire "dsm0+ Wire"
Net "Net_2891" overuses wire "AGR[0]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[0]"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[4]"
Net "Net_1333" overuses wire "i0 Wire"
Net "Net_2891" overuses wire "i0 Wire"
Net "Net_2891" overuses wire "AGR[0]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[0]"
Net "Net_2680" overuses wire "AGL[5]"
Net "Net_2891" overuses wire "AGL[5]"
Net "Net_2891" overuses wire "dsm0- Wire"
Net "Net_2891" overuses wire "AGL[1]"
Net "Net_2891" overuses wire "AGL2AGR[1] Sw__0b"
Net "Net_2891" overuses wire "AGR[1]"
Net "Net_2848" overuses wire "dsm0- Wire"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGL2AGR[1] Sw__0b"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGL[1]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGL[1]"
Net "Net_2891" overuses wire "AGR[4]"
Net "Net_2873" overuses wire "AGR[4]"
Net "Net_377" overuses wire "amuxbusR"
Net "Net_1333" overuses wire "amuxbusL"
Net "Net_1333" overuses wire "amuxbusL"
Net "Net_2891" overuses wire "amuxbusL"
Net "Net_2891" overuses wire "amuxbusR"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_2835" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[6]"
Net "Net_2886" overuses wire "AGR[6]"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_2835" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[3]"
Net "Net_377" overuses wire "GPIO P1[7] Sw__1b"
Net "Net_377" overuses wire "GPIO P1[7] Wire"
Net "Net_2888" overuses wire "AGR[3]"
Net "Net_2888" overuses wire "GPIO P1[7] Sw__1b"
Net "Net_2888" overuses wire "GPIO P1[7] Wire"
Net "Net_377" overuses wire "AGR[6]"
Net "Net_2886" overuses wire "AGR[6]"
Net "Net_377" overuses wire "AGR[5]"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_2835" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[2]"
Net "Net_377" overuses wire "amuxbusR"
Net "Net_2891" overuses wire "amuxbusR"
Net "Net_377" overuses wire "AGR[5]"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_377" overuses wire "AGR[6]"
Net "Net_2886" overuses wire "AGR[6]"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_2835" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[1]"
Net "Net_377" overuses wire "i1 Wire"
Net "Net_2891" overuses wire "i1 Wire"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "AmuxEye::\OSC1_ADC_SAR:AMuxHw_2\" overuses wire "AGR[1]"
Net "Net_377" overuses wire "amuxbusR"
Net "Net_2891" overuses wire "amuxbusR"
Net "Net_377" overuses wire "AGR[6]"
Net "Net_2886" overuses wire "AGR[6]"
Net "Net_377" overuses wire "AGR[5]"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_377" overuses wire "AGR[7]"
Net "Net_2753" overuses wire "AGR[7]"
Net "Net_377" overuses wire "AGR[3]"
Net "Net_377" overuses wire "GPIO P1[7] Sw__1b"
Net "Net_377" overuses wire "GPIO P1[7] Wire"
Net "Net_2888" overuses wire "AGR[3]"
Net "Net_2888" overuses wire "GPIO P1[7] Sw__1b"
Net "Net_2888" overuses wire "GPIO P1[7] Wire"
Net "Net_2835" overuses wire "AGR[2]"
Net "Net_377" overuses wire "AGR[2]"
Net "Net_377" overuses wire "GPIO P3[3] Mux__6b"
Net "Net_377" overuses wire "abuf3+ Wire"
Net "Net_2753" overuses wire "abuf3+ Wire"
Net "Net_2753" overuses wire "GPIO P3[3] Mux__4b"
Net "Net_377" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_377" overuses wire "abuf1+ Wire"
Net "Net_2873" overuses wire "abuf1+ Wire"
Net "Net_2873" overuses wire "GPIO P3[5] Mux__1b"
Net "Net_2680" overuses wire "AGR[5]"
Net "Net_2873" overuses wire "AGR[5]"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_3372" overuses wire "comp2- Wire"
Net "Net_2835" overuses wire "comp0- Wire"
Net "Net_2680" overuses wire "SIO Ref[1] Sw__1b"
Net "Net_2680" overuses wire "SIO Ref[1] Sw__0b"
Net "Net_2680" overuses wire "comp0- Wire"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_3372" overuses wire "comp2- Wire"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_3372" overuses wire "comp2- Wire"
Net "Net_2680" overuses wire "dsm0- Wire"
Net "Net_2848" overuses wire "dsm0- Wire"
Net "Net_2835" overuses wire "comp0- Wire"
Net "Net_1333" overuses wire "AGL[6]"
Net "Net_2680" overuses wire "AGL[6]"
Net "Net_2680" overuses wire "comp0- Wire"
Analog Routing phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \OSC1_ADC_SAR:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_3488 {
    p15_5
  }
  Net: Net_3489 {
    p1_4
  }
  Net: Net_3491 {
    p2_5
  }
  Net: Net_3492 {
    p1_5
  }
  Net: Net_4415 {
  }
  Net: Net_4417 {
  }
  Net: Net_4418 {
  }
  Net: Net_4420 {
  }
  Net: Net_4422 {
  }
  Net: Net_4423 {
  }
  Net: Net_4425 {
  }
  Net: Net_4427 {
  }
  Net: Net_4428 {
  }
  Net: Net_4430 {
  }
  Net: Net_4432 {
  }
  Net: Net_4433 {
  }
  Net: Net_4435 {
  }
  Net: Net_4437 {
  }
  Net: Net_4438 {
  }
  Net: Net_4440 {
  }
  Net: Net_4442 {
  }
  Net: Net_4443 {
  }
  Net: Net_4445 {
  }
  Net: Net_4447 {
  }
  Net: Net_4448 {
  }
  Net: Net_4450 {
  }
  Net: Net_4452 {
  }
  Net: Net_4453 {
  }
  Net: Net_4455 {
  }
  Net: Net_4457 {
  }
  Net: Net_4458 {
  }
  Net: Net_4460 {
  }
  Net: Net_4462 {
  }
  Net: Net_4463 {
  }
  Net: Net_4465 {
  }
  Net: Net_4467 {
  }
  Net: Net_4468 {
  }
  Net: Net_4470 {
  }
  Net: Net_4472 {
  }
  Net: Net_4473 {
  }
  Net: Net_4475 {
  }
  Net: Net_4477 {
  }
  Net: Net_4478 {
  }
  Net: Net_4480 {
  }
  Net: Net_4482 {
  }
  Net: Net_4483 {
  }
  Net: Net_4485 {
  }
  Net: Net_4487 {
  }
  Net: Net_4488 {
  }
  Net: Net_4489 {
  }
  Net: Net_4490 {
  }
  Net: Net_4491 {
  }
  Net: Net_4492 {
  }
  Net: Net_4493 {
  }
  Net: Net_4494 {
  }
  Net: Net_4495 {
  }
  Net: Net_4496 {
  }
  Net: Net_4497 {
  }
  Net: Net_4498 {
  }
  Net: Net_4499 {
  }
  Net: Net_4500 {
  }
  Net: Net_4501 {
  }
  Net: Net_4502 {
  }
  Net: Net_4503 {
  }
  Net: Net_2835 {
    comp_0_vminus
    agl2_x_comp_0_vminus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_2
    p1_2
    agl2_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_377 {
    comp_3_vplus
    agr4_x_comp_3_vplus
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_2747 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_2753 {
    opamp_3_vplus
    agr7_x_opamp_3_vplus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_p0_7
    p0_7
    p0_7_x_vidac_2_iout
    vidac_2_iout
  }
  Net: Net_1333 {
    opamp_0_vplus
    agl4_x_opamp_0_vplus
    agl4
    agl4_x_sc_0_vin
    sc_0_vin
    agl0_x_sc_0_vin
    agl0
    agl0_x_p2_0
    p2_0
    agl0_x_vidac_0_iout
    vidac_0_iout
  }
  Net: Net_2680 {
    p0_1
    agl5_x_p0_1
    agl5
    agl5_x_sc_2_vin
    sc_2_vin
    abusl2_x_sc_2_vin
    abusl2
    abusl2_x_abusr2
    abusr2
    abusr2_x_comp_3_vminus
    comp_3_vminus
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_3372 {
    comp_2_vminus
    agl3_x_comp_2_vminus
    agl3
    agl3_x_p2_3
    p2_3
  }
  Net: Net_2888 {
    comp_1_vplus
    agr3_x_comp_1_vplus
    agr3
    agr3_x_p1_7
    p1_7
  }
  Net: Net_2900 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_2891 {
    opamp_2_vplus
    opamp_2_vplus_x_p0_4
    p0_4
    amuxbusl_x_p0_4
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_vidac_1_iout
    vidac_1_iout
  }
  Net: Net_2873 {
    opamp_1_vplus
    agr5_x_opamp_1_vplus
    agr5
    agr5_x_vidac_3_iout
    vidac_3_iout
    p3_1_x_vidac_3_iout
    p3_1
  }
  Net: Net_2886 {
    p3_6
    agr6_x_p3_6
    agr6
    agr6_x_comp_1_vminus
    comp_1_vminus
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_2848 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_lcd_v1
    lcd_v1
    abusl1_x_lcd_v1
    abusl1
    abusl1_x_dsm_0_vminus
    dsm_0_vminus
    abusl1_x_comp_0_vplus
    comp_0_vplus
    abusl1_x_comp_2_vplus
    comp_2_vplus
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \OSC1_ADC_SAR:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \OSC1_ADC_SAR:SAR:Net_209\ {
  }
  Net: \OSC1_ADC_SAR:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \OSC1_IDAC8:Net_124\ {
  }
  Net: \OSC1_IDAC8_SAW:Net_124\ {
  }
  Net: \OSC2_IDAC8_1:Net_124\ {
  }
  Net: \OSC2_IDAC8_SAW_1:Net_124\ {
  }
  Net: AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\ {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p15_5
    agr0_x_sar_1_vplus
    agr0
    agr0_x_p1_4
    agr1_x_p1_5
    agl1_x_p2_5
    p15_5
    p1_4
    p1_5
    p2_5
  }
}
Map of item to net {
  comp_0_vminus                                    -> Net_2835
  agl2_x_comp_0_vminus                             -> Net_2835
  agl2                                             -> Net_2835
  agl2_x_agr2                                      -> Net_2835
  agr2                                             -> Net_2835
  agr2_x_p1_2                                      -> Net_2835
  p1_2                                             -> Net_2835
  agl2_x_dsm_0_vplus                               -> Net_2835
  dsm_0_vplus                                      -> Net_2835
  comp_3_vplus                                     -> Net_377
  agr4_x_comp_3_vplus                              -> Net_377
  agr4                                             -> Net_377
  agr4_x_p3_0                                      -> Net_377
  p3_0                                             -> Net_377
  p3_7                                             -> Net_2747
  opamp_3_vminus_x_p3_7                            -> Net_2747
  opamp_3_vminus                                   -> Net_2747
  opamp_3_vplus                                    -> Net_2753
  agr7_x_opamp_3_vplus                             -> Net_2753
  agr7                                             -> Net_2753
  agl7_x_agr7                                      -> Net_2753
  agl7                                             -> Net_2753
  agl7_x_p0_7                                      -> Net_2753
  p0_7                                             -> Net_2753
  p0_7_x_vidac_2_iout                              -> Net_2753
  vidac_2_iout                                     -> Net_2753
  opamp_0_vplus                                    -> Net_1333
  agl4_x_opamp_0_vplus                             -> Net_1333
  agl4                                             -> Net_1333
  agl4_x_sc_0_vin                                  -> Net_1333
  sc_0_vin                                         -> Net_1333
  agl0_x_sc_0_vin                                  -> Net_1333
  agl0                                             -> Net_1333
  agl0_x_p2_0                                      -> Net_1333
  p2_0                                             -> Net_1333
  agl0_x_vidac_0_iout                              -> Net_1333
  vidac_0_iout                                     -> Net_1333
  p0_1                                             -> Net_2680
  agl5_x_p0_1                                      -> Net_2680
  agl5                                             -> Net_2680
  agl5_x_sc_2_vin                                  -> Net_2680
  sc_2_vin                                         -> Net_2680
  abusl2_x_sc_2_vin                                -> Net_2680
  abusl2                                           -> Net_2680
  abusl2_x_abusr2                                  -> Net_2680
  abusr2                                           -> Net_2680
  abusr2_x_comp_3_vminus                           -> Net_2680
  comp_3_vminus                                    -> Net_2680
  opamp_0_vminus_x_p0_1                            -> Net_2680
  opamp_0_vminus                                   -> Net_2680
  comp_2_vminus                                    -> Net_3372
  agl3_x_comp_2_vminus                             -> Net_3372
  agl3                                             -> Net_3372
  agl3_x_p2_3                                      -> Net_3372
  p2_3                                             -> Net_3372
  comp_1_vplus                                     -> Net_2888
  agr3_x_comp_1_vplus                              -> Net_2888
  agr3                                             -> Net_2888
  agr3_x_p1_7                                      -> Net_2888
  p1_7                                             -> Net_2888
  p0_0                                             -> Net_2900
  opamp_2_vminus_x_p0_0                            -> Net_2900
  opamp_2_vminus                                   -> Net_2900
  opamp_2_vplus                                    -> Net_2891
  opamp_2_vplus_x_p0_4                             -> Net_2891
  p0_4                                             -> Net_2891
  amuxbusl_x_p0_4                                  -> Net_2891
  amuxbusl                                         -> Net_2891
  amuxbusl_x_amuxbusr                              -> Net_2891
  amuxbusr                                         -> Net_2891
  amuxbusr_x_vidac_1_iout                          -> Net_2891
  vidac_1_iout                                     -> Net_2891
  opamp_1_vplus                                    -> Net_2873
  agr5_x_opamp_1_vplus                             -> Net_2873
  agr5                                             -> Net_2873
  agr5_x_vidac_3_iout                              -> Net_2873
  vidac_3_iout                                     -> Net_2873
  p3_1_x_vidac_3_iout                              -> Net_2873
  p3_1                                             -> Net_2873
  p3_6                                             -> Net_2886
  agr6_x_p3_6                                      -> Net_2886
  agr6                                             -> Net_2886
  agr6_x_comp_1_vminus                             -> Net_2886
  comp_1_vminus                                    -> Net_2886
  opamp_1_vminus_x_p3_6                            -> Net_2886
  opamp_1_vminus                                   -> Net_2886
  common_Vdda/2                                    -> Net_2848
  common_Vdda/2_x_comp_vref_vdda                   -> Net_2848
  comp_vref_vdda                                   -> Net_2848
  abusl0_x_comp_vref_vdda                          -> Net_2848
  abusl0                                           -> Net_2848
  abusl0_x_lcd_v1                                  -> Net_2848
  lcd_v1                                           -> Net_2848
  abusl1_x_lcd_v1                                  -> Net_2848
  abusl1                                           -> Net_2848
  abusl1_x_dsm_0_vminus                            -> Net_2848
  dsm_0_vminus                                     -> Net_2848
  abusl1_x_comp_0_vplus                            -> Net_2848
  comp_0_vplus                                     -> Net_2848
  abusl1_x_comp_2_vplus                            -> Net_2848
  comp_2_vplus                                     -> Net_2848
  sar_1_vrefhi                                     -> \OSC1_ADC_SAR:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \OSC1_ADC_SAR:SAR:Net_126\
  sar_1_vminus                                     -> \OSC1_ADC_SAR:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \OSC1_ADC_SAR:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \OSC1_ADC_SAR:SAR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \OSC1_ADC_SAR:SAR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \OSC1_ADC_SAR:SAR:Net_235\
  sar_1_vref                                       -> \OSC1_ADC_SAR:SAR:Net_235\
  sar_1_vplus                                      -> \OSC1_ADC_SAR:Net_2803\
  p15_5                                            -> Net_3488
  p1_4                                             -> Net_3489
  p2_5                                             -> Net_3491
  p1_5                                             -> Net_3492
  agr1_x_sar_1_vplus                               -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agr1                                             -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agl1_x_agr1                                      -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agl1                                             -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agl1_x_p15_5                                     -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agr0_x_sar_1_vplus                               -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agr0                                             -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agr0_x_p1_4                                      -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agr1_x_p1_5                                      -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
  agl1_x_p2_5                                      -> AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
}
Mux Info {
  Mux: \OSC1_ADC_SAR:AMuxHw_2\ {
     Mouth: \OSC1_ADC_SAR:Net_2803\
     Guts:  AmuxNet::\OSC1_ADC_SAR:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_3488
      Outer: agl1_x_p15_5
      Inner: __open__
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_3489
      Outer: agr0_x_p1_4
      Inner: agr0_x_sar_1_vplus
      Path {
        p1_4
        agr0_x_p1_4
        agr0
        agr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_3491
      Outer: agl1_x_p2_5
      Inner: __open__
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_3492
      Outer: agr1_x_p1_5
      Inner: __open__
      Path {
        p1_5
        agr1_x_p1_5
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_4415
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_4417
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_4418
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_4420
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_4422
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_4423
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_4425
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_4427
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_4428
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_4430
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_4432
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_4433
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_4435
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_4437
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_4438
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_4440
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_4442
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_4443
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_4445
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_4447
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_4448
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_4450
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_4452
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_4453
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_4455
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_4457
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_4458
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_4460
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_4462
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_4463
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_4465
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_4467
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_4468
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_4470
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_4472
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_4473
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_4475
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_4477
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_4478
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_4480
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_4482
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_4483
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_4485
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_4487
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_4488
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_4489
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_4490
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_4491
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_4492
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_4493
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_4494
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_4495
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_4496
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_4497
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_4498
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_4499
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_4500
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_4501
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_4502
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_4503
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.402ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.28
                   Pterms :            3.33
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 976, final cost is 976 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       9.05 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2742, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign * Net_2805
        );
        Output = Net_2742 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \OSC1_ADC_SAR:clock\ ,
        status_0 => Net_4412 ,
        clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_4\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4411 * !\OSC1_ADC_SAR:bSAR_SEQ:load_period\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2810, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC1_FM_Sign * Net_2805
        );
        Output = Net_2810 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \OSC1_ADC_SAR:clock\ ,
        control_7 => \OSC1_ADC_SAR:bSAR_SEQ:control_7\ ,
        control_6 => \OSC1_ADC_SAR:bSAR_SEQ:control_6\ ,
        control_5 => \OSC1_ADC_SAR:bSAR_SEQ:control_5\ ,
        control_4 => \OSC1_ADC_SAR:bSAR_SEQ:control_4\ ,
        control_3 => \OSC1_ADC_SAR:bSAR_SEQ:control_3\ ,
        control_2 => \OSC1_ADC_SAR:bSAR_SEQ:control_2\ ,
        control_1 => \OSC1_ADC_SAR:bSAR_SEQ:load_period\ ,
        control_0 => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_1\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_5\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_3\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

count7cell: Name =\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \OSC1_ADC_SAR:clock\ ,
        load => \OSC1_ADC_SAR:bSAR_SEQ:load_period\ ,
        enable => \OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\ ,
        count_6 => \OSC1_ADC_SAR:bSAR_SEQ:count_6\ ,
        count_5 => \OSC1_ADC_SAR:ch_addr_5\ ,
        count_4 => \OSC1_ADC_SAR:ch_addr_4\ ,
        count_3 => \OSC1_ADC_SAR:ch_addr_3\ ,
        count_2 => \OSC1_ADC_SAR:ch_addr_2\ ,
        count_1 => \OSC1_ADC_SAR:ch_addr_1\ ,
        count_0 => \OSC1_ADC_SAR:ch_addr_0\ ,
        tc => \OSC1_ADC_SAR:bSAR_SEQ:cnt_tc\ ,
        clk_en => \OSC1_ADC_SAR:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000011"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:ch_addr_5\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:ch_addr_4\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:ch_addr_3\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:ch_addr_2\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:ch_addr_1\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:ch_addr_1\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ * 
              \OSC1_ADC_SAR:ch_addr_0\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\ * 
              !\OSC1_ADC_SAR:ch_addr_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:ch_addr_5\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:ch_addr_4\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:ch_addr_3\
            + !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:ch_addr_2\
            + \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4412
            + \OSC1_ADC_SAR:Net_3935\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4603, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign
        );
        Output = Net_4603 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4412, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4412 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: PosEdge(\OSC1_ADC_SAR:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4623, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4622 * OSC1_FM_Sign
            + Net_4622 * !OSC1_FM_Sign
        );
        Output = Net_4623 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\OSC1_ADC_SAR:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \OSC1_ADC_SAR:nrq\ ,
        out => \OSC1_ADC_SAR:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4616, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC1_FM_Sign * Net_4614
        );
        Output = Net_4616 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:ch_addr_2\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2795 ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        clk_en => Net_191__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT)
    Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2795 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
        status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
        status_1 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
        status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\ ,
        clk_en => Net_191__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4622, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191)
            Reset  = (Net_2795)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = Net_4622 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138
            + !\EdgeDetect_1:last\ * Net_2792
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1538
        );
        Output = \OSC1_Freq_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1538 * \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              !\OSC1_Freq_Timer:TimerUDB:capture_last\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_138, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_191__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = Net_138 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2795 ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
        chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => Net_191__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT)
    Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2805, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138 * !\PulseConvert_1:out_sample\
            + !\EdgeDetect_1:last\ * Net_2792 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_2805 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4617, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC1_FM_Sign * Net_4614
        );
        Output = Net_4617 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4614, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792 * !\PulseConvert_3:out_sample\
            + \PulseConvert_3:in_sample\ * !\PulseConvert_3:out_sample\
        );
        Output = Net_4614 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4622 * Net_138
            + !\EdgeDetect_1:last\ * Net_2792
            + !Net_2805 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PulseConvert_3:out_sample\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2732) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792
            + !Net_4614 * \PulseConvert_3:in_sample\ * 
              !\PulseConvert_3:out_sample\
        );
        Output = \PulseConvert_3:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\ ,
        control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\ ,
        control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\ ,
        control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\ ,
        control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\ ,
        control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\ ,
        control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\ ,
        clk_en => Net_191__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT_1)

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2885, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_2878)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2884
        );
        Output = Net_2885 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2882
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2904, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OSC2_FM_Sign * Net_2896
        );
        Output = Net_2904 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC2_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2884, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC2_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = Net_2884 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2878 ,
        cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC2_Freq_Timer_1:TimerUDB:status_2\ ,
        chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2878 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC2_Freq_Timer_1:TimerUDB:status_3\ ,
        status_2 => \OSC2_Freq_Timer_1:TimerUDB:status_2\ ,
        status_1 => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
        status_0 => \OSC2_Freq_Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC2_Freq_Timer_1:TimerUDB:control_7\ * Net_2882 * 
              !\OSC2_Freq_Timer_1:TimerUDB:capture_last\
        );
        Output = \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2878 ,
        cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2795 ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        clk_en => Net_191__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT)
    Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2792
        );
        Output = \EdgeDetect_1:last\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2795, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_1:last\ * Net_2792
        );
        Output = Net_2795 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2795 ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => Net_191__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_191__SYNC_OUT)
    Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\

synccell: Name =Net_191__SYNC
    PORT MAP (
        in => Net_191 ,
        out => Net_191__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2875, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !OSC2_FM_Sign * Net_2885
            + OSC2_FM_Sign * !Net_2885
        );
        Output = Net_2875 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_3:in_sample\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_191)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeDetect_1:last\ * Net_2792
            + \PulseConvert_3:in_sample\ * !\PulseConvert_3:out_sample\
        );
        Output = \PulseConvert_3:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2899, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !OSC2_FM_Sign * Net_2896
        );
        Output = Net_2899 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Net_191__SYNC_1
    PORT MAP (
        in => Net_191 ,
        out => Net_191__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_191, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4559 * Net_4556_local
            + Net_4559 * Net_4557_local
        );
        Output = Net_191 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OSC1_ADC_SAR:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\ * 
              !\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\ * 
              \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2878 ,
        cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2878, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2902 * !\EdgeDetect_3:last\
        );
        Output = Net_2878 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2902
        );
        Output = \EdgeDetect_3:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2897) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885
            + !Net_2896 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2896, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2897) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2884 * Net_2885 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_2896 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2878 ,
        cs_addr_1 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC2_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC2_Freq_Timer_1:TimerUDB:control_7\ ,
        control_6 => \OSC2_Freq_Timer_1:TimerUDB:control_6\ ,
        control_5 => \OSC2_Freq_Timer_1:TimerUDB:control_5\ ,
        control_4 => \OSC2_Freq_Timer_1:TimerUDB:control_4\ ,
        control_3 => \OSC2_Freq_Timer_1:TimerUDB:control_3\ ,
        control_2 => \OSC2_Freq_Timer_1:TimerUDB:control_2\ ,
        control_1 => \OSC2_Freq_Timer_1:TimerUDB:control_1\ ,
        control_0 => \OSC2_Freq_Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =OSC1_SIGNCHANGE_NegativeISR
        PORT MAP (
            interrupt => Net_4603 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =OSC1_SIGNCHANGE_PositiveISR
        PORT MAP (
            interrupt => OSC1_FM_Sign );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\OSC1_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_4412 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_4547 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1270 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\OSC1_ADC_SAR:FinalBuf\
        PORT MAP (
            dmareq => \OSC1_ADC_SAR:Net_3698\ ,
            termin => zero ,
            termout => \OSC1_ADC_SAR:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\OSC1_ADC_SAR:TempBuf\
        PORT MAP (
            dmareq => \OSC1_ADC_SAR:Net_3830\ ,
            termin => zero ,
            termout => \OSC1_ADC_SAR:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC2_Saw_Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Saw_Out_1(0)__PA ,
        analog_term => Net_2900 ,
        pad => OSC2_Saw_Out_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OSC1_Tri_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Out(0)__PA ,
        analog_term => Net_2680 ,
        pad => OSC1_Tri_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC2_Hard_Sync_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Hard_Sync_1(0)__PA ,
        fb => Net_2902 ,
        pad => OSC2_Hard_Sync_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC2_Saw_Out_Cap_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Saw_Out_Cap_1(0)__PA ,
        analog_term => Net_2891 ,
        pad => OSC2_Saw_Out_Cap_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC2_Soft_Sync_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Soft_Sync_1(0)__PA ,
        fb => Net_2882 ,
        pad => OSC2_Soft_Sync_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC1_LFO_SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_LFO_SW(0)__PA ,
        fb => Net_4559 ,
        pad => OSC1_LFO_SW(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC1_Saw_Out_Cap(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Out_Cap(0)__PA ,
        analog_term => Net_2753 ,
        pad => OSC1_Saw_Out_Cap(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = OSC1_FM_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_FM_Input(0)__PA ,
        analog_term => Net_2835 ,
        pad => OSC1_FM_Input(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC1_RANGE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_RANGE(0)__PA ,
        analog_term => Net_3489 ,
        pad => OSC1_RANGE(0)_PAD ,
        input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_Fine(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Fine(0)__PA ,
        analog_term => Net_3492 ,
        pad => OSC1_Fine(0)_PAD ,
        input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC1_Saw_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Reset(0)__PA ,
        input => Net_2742 ,
        pad => OSC1_Saw_Reset(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC2_PW_In_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_PW_In_1(0)__PA ,
        analog_term => Net_2888 ,
        pad => OSC2_PW_In_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC1_Tri_Cap(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Cap(0)__PA ,
        analog_term => Net_1333 ,
        pad => OSC1_Tri_Cap(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC2_FM_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_FM_Input(0)__PA ,
        analog_term => Net_3372 ,
        pad => OSC2_FM_Input(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC1_Tri_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Reset(0)__PA ,
        input => Net_4616 ,
        pad => OSC1_Tri_Reset(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_Coarse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Coarse(0)__PA ,
        analog_term => Net_3491 ,
        pad => OSC1_Coarse(0)_PAD ,
        input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC2_Saw_Preset_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Saw_Preset_1(0)__PA ,
        input => Net_2904 ,
        pad => OSC2_Saw_Preset_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC1_Square_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Square_Out(0)__PA ,
        input => Net_4622 ,
        pad => OSC1_Square_Out(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC1_PW_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_PW_In(0)__PA ,
        analog_term => Net_377 ,
        pad => OSC1_PW_In(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OSC2_Tri_Cap_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Tri_Cap_1(0)__PA ,
        analog_term => Net_2873 ,
        pad => OSC2_Tri_Cap_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC1_Pulse_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Pulse_Out(0)__PA ,
        input => Net_460 ,
        pad => OSC1_Pulse_Out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC2_Pulse_Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Pulse_Out_1(0)__PA ,
        input => Net_2889 ,
        pad => OSC2_Pulse_Out_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC2_Tri_Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Tri_Out_1(0)__PA ,
        analog_term => Net_2886 ,
        pad => OSC2_Tri_Out_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC1_Saw_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Out(0)__PA ,
        analog_term => Net_2747 ,
        pad => OSC1_Saw_Out(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = test_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => test_pin(0)__PA ,
        pad => test_pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OSC2_Saw_Reset_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Saw_Reset_1(0)__PA ,
        input => Net_2899 ,
        pad => OSC2_Saw_Reset_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC2_Square_Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC2_Square_Out_1(0)__PA ,
        input => Net_2885 ,
        pad => OSC2_Square_Out_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBMIDI_1:Dp\
        PORT MAP (
            in_clock_en => Net_1306 ,
            in_reset => zero ,
            out_clock_en => Net_1306 ,
            out_reset => zero ,
            interrupt => \USBMIDI_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC1_Hard_Sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Hard_Sync(0)__PA ,
        fb => Net_2792 ,
        pad => OSC1_Hard_Sync(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OSC1_Soft_Sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Soft_Sync(0)__PA ,
        fb => Net_1538 ,
        pad => OSC1_Soft_Sync(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => OSC1_FM_Sign ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC1_Tri_Preset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Preset(0)__PA ,
        input => Net_4617 ,
        pad => OSC1_Tri_Preset(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC1_Saw_Preset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Preset(0)__PA ,
        input => Net_2810 ,
        pad => OSC1_Saw_Preset(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_CV_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_CV_IN(0)__PA ,
        analog_term => Net_3488 ,
        pad => OSC1_CV_IN(0)_PAD ,
        input => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBMIDI_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dp(0)\__PA ,
        analog_term => \USBMIDI_1:Net_1000\ ,
        pad => \USBMIDI_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBMIDI_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dm(0)\__PA ,
        analog_term => \USBMIDI_1:Net_597\ ,
        pad => \USBMIDI_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_4557 ,
            dclk_0 => Net_4557_local ,
            dclk_glb_1 => \ADC_DelSig_1:Net_93\ ,
            dclk_1 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_2 => Net_4556 ,
            dclk_2 => Net_4556_local ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_3 => \OSC1_ADC_SAR:clock\ ,
            dclk_3 => \OSC1_ADC_SAR:clock_local\ ,
            dclk_glb_4 => Net_2897 ,
            dclk_4 => Net_2897_local ,
            dclk_glb_5 => Net_2732 ,
            dclk_5 => Net_2732_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_2848 ,
            vminus => Net_2835 ,
            out => OSC1_FM_Sign );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\OSC2_Comp_1:ctComp\
        PORT MAP (
            vplus => Net_2888 ,
            vminus => Net_2886 ,
            out => Net_2889 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_2848 ,
            vminus => Net_3372 ,
            out => OSC2_FM_Sign );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\OSC1_Comp:ctComp\
        PORT MAP (
            vplus => Net_377 ,
            vminus => Net_2680 ,
            out => Net_460 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_2835 ,
            vminus => Net_2848 ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_1270 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBMIDI_1:USB\
        PORT MAP (
            dp => \USBMIDI_1:Net_1000\ ,
            dm => \USBMIDI_1:Net_597\ ,
            sof_int => Net_4547 ,
            arb_int => \USBMIDI_1:Net_1889\ ,
            usb_int => \USBMIDI_1:Net_1876\ ,
            ept_int_8 => \USBMIDI_1:ep_int_8\ ,
            ept_int_7 => \USBMIDI_1:ep_int_7\ ,
            ept_int_6 => \USBMIDI_1:ep_int_6\ ,
            ept_int_5 => \USBMIDI_1:ep_int_5\ ,
            ept_int_4 => \USBMIDI_1:ep_int_4\ ,
            ept_int_3 => \USBMIDI_1:ep_int_3\ ,
            ept_int_2 => \USBMIDI_1:ep_int_2\ ,
            ept_int_1 => \USBMIDI_1:ep_int_1\ ,
            ept_int_0 => \USBMIDI_1:ep_int_0\ ,
            ord_int => \USBMIDI_1:Net_95\ ,
            dma_req_7 => \USBMIDI_1:dma_request_7\ ,
            dma_req_6 => \USBMIDI_1:dma_request_6\ ,
            dma_req_5 => \USBMIDI_1:dma_request_5\ ,
            dma_req_4 => \USBMIDI_1:dma_request_4\ ,
            dma_req_3 => \USBMIDI_1:dma_request_3\ ,
            dma_req_2 => \USBMIDI_1:dma_request_2\ ,
            dma_req_1 => \USBMIDI_1:dma_request_1\ ,
            dma_req_0 => \USBMIDI_1:dma_request_0\ ,
            dma_termin => \USBMIDI_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\OSC1_IDAC8:viDAC8\
        PORT MAP (
            idir => Net_4623 ,
            vout => \OSC1_IDAC8:Net_124\ ,
            iout => Net_1333 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\OSC2_IDAC8_SAW_1:viDAC8\
        PORT MAP (
            idir => OSC2_FM_Sign ,
            vout => \OSC2_IDAC8_SAW_1:Net_124\ ,
            iout => Net_2891 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\OSC1_IDAC8_SAW:viDAC8\
        PORT MAP (
            idir => OSC1_FM_Sign ,
            vout => \OSC1_IDAC8_SAW:Net_124\ ,
            iout => Net_2753 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\OSC2_IDAC8_1:viDAC8\
        PORT MAP (
            idir => Net_2875 ,
            vout => \OSC2_IDAC8_1:Net_124\ ,
            iout => Net_2873 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\OSC1_Triangle_Follower:ABuf\
        PORT MAP (
            vplus => Net_1333 ,
            vminus => Net_2680 ,
            vout => Net_2680 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\OSC2_Triangle_Follower_1:ABuf\
        PORT MAP (
            vplus => Net_2873 ,
            vminus => Net_2886 ,
            vout => Net_2886 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\OSC2_Saw_Follower_1:ABuf\
        PORT MAP (
            vplus => Net_2891 ,
            vminus => Net_2900 ,
            vout => Net_2900 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\OSC1_Saw_Follower:ABuf\
        PORT MAP (
            vplus => Net_2753 ,
            vminus => Net_2747 ,
            vout => Net_2747 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2848 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\OSC1_ADC_SAR:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \OSC1_ADC_SAR:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\OSC1_ADC_SAR:SAR:ADC_SAR\
        PORT MAP (
            vplus => \OSC1_ADC_SAR:Net_2803\ ,
            vminus => \OSC1_ADC_SAR:SAR:Net_126\ ,
            ext_pin => \OSC1_ADC_SAR:SAR:Net_209\ ,
            vrefhi_out => \OSC1_ADC_SAR:SAR:Net_126\ ,
            vref => \OSC1_ADC_SAR:SAR:Net_235\ ,
            clk_udb => \OSC1_ADC_SAR:clock_local\ ,
            irq => \OSC1_ADC_SAR:SAR:Net_252\ ,
            next => Net_4411 ,
            data_out_udb_11 => \OSC1_ADC_SAR:SAR:Net_207_11\ ,
            data_out_udb_10 => \OSC1_ADC_SAR:SAR:Net_207_10\ ,
            data_out_udb_9 => \OSC1_ADC_SAR:SAR:Net_207_9\ ,
            data_out_udb_8 => \OSC1_ADC_SAR:SAR:Net_207_8\ ,
            data_out_udb_7 => \OSC1_ADC_SAR:SAR:Net_207_7\ ,
            data_out_udb_6 => \OSC1_ADC_SAR:SAR:Net_207_6\ ,
            data_out_udb_5 => \OSC1_ADC_SAR:SAR:Net_207_5\ ,
            data_out_udb_4 => \OSC1_ADC_SAR:SAR:Net_207_4\ ,
            data_out_udb_3 => \OSC1_ADC_SAR:SAR:Net_207_3\ ,
            data_out_udb_2 => \OSC1_ADC_SAR:SAR:Net_207_2\ ,
            data_out_udb_1 => \OSC1_ADC_SAR:SAR:Net_207_1\ ,
            data_out_udb_0 => \OSC1_ADC_SAR:SAR:Net_207_0\ ,
            eof_udb => \OSC1_ADC_SAR:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\OSC1_ADC_SAR:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_4503 ,
            muxin_62 => Net_4502 ,
            muxin_61 => Net_4501 ,
            muxin_60 => Net_4500 ,
            muxin_59 => Net_4499 ,
            muxin_58 => Net_4498 ,
            muxin_57 => Net_4497 ,
            muxin_56 => Net_4496 ,
            muxin_55 => Net_4495 ,
            muxin_54 => Net_4494 ,
            muxin_53 => Net_4493 ,
            muxin_52 => Net_4492 ,
            muxin_51 => Net_4491 ,
            muxin_50 => Net_4490 ,
            muxin_49 => Net_4489 ,
            muxin_48 => Net_4488 ,
            muxin_47 => Net_4487 ,
            muxin_46 => Net_4485 ,
            muxin_45 => Net_4483 ,
            muxin_44 => Net_4482 ,
            muxin_43 => Net_4480 ,
            muxin_42 => Net_4478 ,
            muxin_41 => Net_4477 ,
            muxin_40 => Net_4475 ,
            muxin_39 => Net_4473 ,
            muxin_38 => Net_4472 ,
            muxin_37 => Net_4470 ,
            muxin_36 => Net_4468 ,
            muxin_35 => Net_4467 ,
            muxin_34 => Net_4465 ,
            muxin_33 => Net_4463 ,
            muxin_32 => Net_4462 ,
            muxin_31 => Net_4460 ,
            muxin_30 => Net_4458 ,
            muxin_29 => Net_4457 ,
            muxin_28 => Net_4455 ,
            muxin_27 => Net_4453 ,
            muxin_26 => Net_4452 ,
            muxin_25 => Net_4450 ,
            muxin_24 => Net_4448 ,
            muxin_23 => Net_4447 ,
            muxin_22 => Net_4445 ,
            muxin_21 => Net_4443 ,
            muxin_20 => Net_4442 ,
            muxin_19 => Net_4440 ,
            muxin_18 => Net_4438 ,
            muxin_17 => Net_4437 ,
            muxin_16 => Net_4435 ,
            muxin_15 => Net_4433 ,
            muxin_14 => Net_4432 ,
            muxin_13 => Net_4430 ,
            muxin_12 => Net_4428 ,
            muxin_11 => Net_4427 ,
            muxin_10 => Net_4425 ,
            muxin_9 => Net_4423 ,
            muxin_8 => Net_4422 ,
            muxin_7 => Net_4420 ,
            muxin_6 => Net_4418 ,
            muxin_5 => Net_4417 ,
            muxin_4 => Net_4415 ,
            muxin_3 => Net_3492 ,
            muxin_2 => Net_3491 ,
            muxin_1 => Net_3489 ,
            muxin_0 => Net_3488 ,
            hw_ctrl_en_63 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ ,
            vout => \OSC1_ADC_SAR:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |     OSC2_Saw_Out_1(0) | Analog(Net_2900)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       OSC1_Tri_Out(0) | Analog(Net_2680)
     |   3 |       |      NONE |    RES_PULL_DOWN |   OSC2_Hard_Sync_1(0) | FB(Net_2902)
     |   4 |       |      NONE |      HI_Z_ANALOG | OSC2_Saw_Out_Cap_1(0) | Analog(Net_2891)
     |   5 |       |      NONE |    RES_PULL_DOWN |   OSC2_Soft_Sync_1(0) | FB(Net_2882)
     |   6 |       |      NONE |    RES_PULL_DOWN |        OSC1_LFO_SW(0) | FB(Net_4559)
     |   7 |       |      NONE |      HI_Z_ANALOG |   OSC1_Saw_Out_Cap(0) | Analog(Net_2753)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
   1 |   2 |     * |      NONE |    RES_PULL_DOWN |      OSC1_FM_Input(0) | Analog(Net_2835)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         OSC1_RANGE(0) | In(\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_3489)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          OSC1_Fine(0) | In(\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_3492)
     |   6 |       |      NONE |         CMOS_OUT |     OSC1_Saw_Reset(0) | In(Net_2742)
     |   7 |       |      NONE |      HI_Z_ANALOG |       OSC2_PW_In_1(0) | Analog(Net_2888)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |       OSC1_Tri_Cap(0) | Analog(Net_1333)
     |   3 |       |      NONE |      HI_Z_ANALOG |      OSC2_FM_Input(0) | Analog(Net_3372)
     |   4 |       |      NONE |         CMOS_OUT |     OSC1_Tri_Reset(0) | In(Net_4616)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        OSC1_Coarse(0) | In(\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_3491)
     |   6 |       |      NONE |         CMOS_OUT |  OSC2_Saw_Preset_1(0) | In(Net_2904)
     |   7 |     * |      NONE |         CMOS_OUT |    OSC1_Square_Out(0) | In(Net_4622)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
   3 |   0 |       |      NONE |      HI_Z_ANALOG |         OSC1_PW_In(0) | Analog(Net_377)
     |   1 |       |      NONE |      HI_Z_ANALOG |     OSC2_Tri_Cap_1(0) | Analog(Net_2873)
     |   3 |       |      NONE |         CMOS_OUT |     OSC1_Pulse_Out(0) | In(Net_460)
     |   4 |       |      NONE |         CMOS_OUT |   OSC2_Pulse_Out_1(0) | In(Net_2889)
     |   6 |       |      NONE |      HI_Z_ANALOG |     OSC2_Tri_Out_1(0) | Analog(Net_2886)
     |   7 |       |      NONE |      HI_Z_ANALOG |       OSC1_Saw_Out(0) | Analog(Net_2747)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
  12 |   1 |       |      NONE |         CMOS_OUT |           test_pin(0) | 
     |   2 |       |      NONE |         CMOS_OUT |   OSC2_Saw_Reset_1(0) | In(Net_2899)
     |   4 |       |      NONE |         CMOS_OUT |  OSC2_Square_Out_1(0) | In(Net_2885)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------------------------
  15 |   0 |       |      NONE |    RES_PULL_DOWN |     OSC1_Hard_Sync(0) | FB(Net_2792)
     |   1 |       |      NONE |    RES_PULL_DOWN |     OSC1_Soft_Sync(0) | FB(Net_1538)
     |   2 |     * |      NONE |         CMOS_OUT |              Pin_1(0) | In(OSC1_FM_Sign)
     |   3 |       |      NONE |         CMOS_OUT |    OSC1_Tri_Preset(0) | In(Net_4617)
     |   4 |       |      NONE |         CMOS_OUT |    OSC1_Saw_Preset(0) | In(Net_2810)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         OSC1_CV_IN(0) | In(\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_3488)
     |   6 |       |   FALLING |      HI_Z_ANALOG |     \USBMIDI_1:Dp(0)\ | Analog(\USBMIDI_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |     \USBMIDI_1:Dm(0)\ | Analog(\USBMIDI_1:Net_597\)
-------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 5s.857ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.388ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Clock_3(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "timer_clock(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_1" to "Clock_3(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_1" to "timer_clock(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "Clock_1". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "timer_clock(routed)" to "Clock_1". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "timer_clock(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "timer_clock(routed)" to "Clock_3(routed)". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0021: Dual-PSoC-DCO_timing.html: Warning-1350: Asynchronous path(s) exist from "timer_clock(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Warning: sta.M0019: Dual-PSoC-DCO_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Rob\Documents\personal\git\Dual-PSoC-DCO\Dual-PSoC-DCO.cydsn\Dual-PSoC-DCO_timing.html)
Timing report is in Dual-PSoC-DCO_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.943ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.388ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.866ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.913ms
API generation phase: Elapsed time ==> 4s.711ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.001ms
