$date
	Sat Jan 11 15:41:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBasicGates $end
$var wire 1 ! Y5 $end
$var wire 1 " Y4 $end
$var wire 1 # Y3 $end
$var wire 1 $ Y2 $end
$var wire 1 % Y1 $end
$var wire 1 & Y0 $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$scope module uut $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 & Y0 $end
$var wire 1 % Y1 $end
$var wire 1 $ Y2 $end
$var wire 1 # Y3 $end
$var wire 1 " Y4 $end
$var wire 1 ! Y5 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
1$
1#
0"
1!
$end
#10
0#
0!
1%
1"
1(
#20
0$
0(
1'
#30
1!
1&
0"
1(
#40
