{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764252837942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764252837942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 11:13:57 2025 " "Processing started: Thu Nov 27 11:13:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764252837942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764252837942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counterWS -c counterWS " "Command: quartus_map --read_settings_files=on --write_settings_files=off counterWS -c counterWS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764252837942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764252838321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterws.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counterws.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counterWS " "Found entity 1: counterWS" {  } { { "counterWS.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/counterWS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764252838367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterWS " "Elaborating entity \"counterWS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764252838394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter.bdf 1 1 " "Using design file converter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:inst2 " "Elaborating entity \"converter\" for hierarchy \"converter:inst2\"" {  } { { "counterWS.bdf" "inst2" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/counterWS.bdf" { { 144 600 696 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sega.bdf 1 1 " "Using design file sega.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segA " "Found entity 1: segA" {  } { { "sega.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/sega.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segA converter:inst2\|segA:inst " "Elaborating entity \"segA\" for hierarchy \"converter:inst2\|segA:inst\"" {  } { { "converter.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 56 424 520 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segb.bdf 1 1 " "Using design file segb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segB " "Found entity 1: segB" {  } { { "segb.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segB converter:inst2\|segB:inst17 " "Elaborating entity \"segB\" for hierarchy \"converter:inst2\|segB:inst17\"" {  } { { "converter.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 192 424 520 288 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838444 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "segb.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segb.bdf" { { 80 392 440 112 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segc.bdf 1 1 " "Using design file segc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segC " "Found entity 1: segC" {  } { { "segc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segC converter:inst2\|segC:inst18 " "Elaborating entity \"segC\" for hierarchy \"converter:inst2\|segC:inst18\"" {  } { { "converter.bdf" "inst18" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 328 424 520 424 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838453 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst12 " "Primitive \"WIRE\" of instance \"inst12\" not used" {  } { { "segc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segc.bdf" { { 264 128 176 296 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segd.bdf 1 1 " "Using design file segd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segD " "Found entity 1: segD" {  } { { "segd.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segD converter:inst2\|segD:inst19 " "Elaborating entity \"segD\" for hierarchy \"converter:inst2\|segD:inst19\"" {  } { { "converter.bdf" "inst19" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 464 424 520 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sege.bdf 1 1 " "Using design file sege.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segE " "Found entity 1: segE" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/sege.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segE converter:inst2\|segE:inst20 " "Elaborating entity \"segE\" for hierarchy \"converter:inst2\|segE:inst20\"" {  } { { "converter.bdf" "inst20" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 112 704 800 208 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838472 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst11 " "Primitive \"WIRE\" of instance \"inst11\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/sege.bdf" { { 208 168 216 240 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838473 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/sege.bdf" { { 208 416 464 240 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838473 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst9 " "Primitive \"WIRE\" of instance \"inst9\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/sege.bdf" { { 80 168 216 112 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segf.bdf 1 1 " "Using design file segf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segF " "Found entity 1: segF" {  } { { "segf.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segF converter:inst2\|segF:inst21 " "Elaborating entity \"segF\" for hierarchy \"converter:inst2\|segF:inst21\"" {  } { { "converter.bdf" "inst21" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 248 704 800 344 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838481 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "segf.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segf.bdf" { { 192 400 448 224 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764252838482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segg.bdf 1 1 " "Using design file segg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segG " "Found entity 1: segG" {  } { { "segg.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/segg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segG converter:inst2\|segG:inst22 " "Elaborating entity \"segG\" for hierarchy \"converter:inst2\|segG:inst22\"" {  } { { "converter.bdf" "inst22" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/converter.bdf" { { 392 704 800 488 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "counterWS.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/counterWS.bdf" { { 144 320 464 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador PC:inst\|Multiplexador:inst37 " "Elaborating entity \"Multiplexador\" for hierarchy \"PC:inst\|Multiplexador:inst37\"" {  } { { "pc.bdf" "inst37" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 544 520 616 640 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "feqdiv.bdf 1 1 " "Using design file feqdiv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 feqDiv " "Found entity 1: feqDiv" {  } { { "feqdiv.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/feqdiv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqDiv feqDiv:inst12 " "Elaborating entity \"feqDiv\" for hierarchy \"feqDiv:inst12\"" {  } { { "counterWS.bdf" "inst12" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/counterWS.bdf" { { 264 136 232 360 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "freqdiv_x5.bdf 1 1 " "Using design file freqdiv_x5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_x5 " "Found entity 1: freqDiv_x5" {  } { { "freqdiv_x5.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/freqdiv_x5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764252838536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764252838536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_x5 feqDiv:inst12\|freqDiv_x5:inst12 " "Elaborating entity \"freqDiv_x5\" for hierarchy \"feqDiv:inst12\|freqDiv_x5:inst12\"" {  } { { "feqdiv.bdf" "inst12" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/feqdiv.bdf" { { 232 880 976 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764252838537 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst PC:inst\|inst~_emulated PC:inst\|inst~1 " "Register \"PC:inst\|inst\" is converted into an equivalent circuit using register \"PC:inst\|inst~_emulated\" and latch \"PC:inst\|inst~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 -2232 -2168 656 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst1 PC:inst\|inst1~_emulated PC:inst\|inst1~1 " "Register \"PC:inst\|inst1\" is converted into an equivalent circuit using register \"PC:inst\|inst1~_emulated\" and latch \"PC:inst\|inst1~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 -1624 -1560 656 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst2 PC:inst\|inst2~_emulated PC:inst\|inst2~1 " "Register \"PC:inst\|inst2\" is converted into an equivalent circuit using register \"PC:inst\|inst2~_emulated\" and latch \"PC:inst\|inst2~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 552 -792 -728 632 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst3 PC:inst\|inst3~_emulated PC:inst\|inst3~1 " "Register \"PC:inst\|inst3\" is converted into an equivalent circuit using register \"PC:inst\|inst3~_emulated\" and latch \"PC:inst\|inst3~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 552 -80 -16 632 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst4 PC:inst\|inst4~_emulated PC:inst\|inst4~1 " "Register \"PC:inst\|inst4\" is converted into an equivalent circuit using register \"PC:inst\|inst4~_emulated\" and latch \"PC:inst\|inst4~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 672 736 656 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst6 PC:inst\|inst6~_emulated PC:inst\|inst6~1 " "Register \"PC:inst\|inst6\" is converted into an equivalent circuit using register \"PC:inst\|inst6~_emulated\" and latch \"PC:inst\|inst6~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 1280 1344 656 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst7 PC:inst\|inst7~_emulated PC:inst\|inst7~1 " "Register \"PC:inst\|inst7\" is converted into an equivalent circuit using register \"PC:inst\|inst7~_emulated\" and latch \"PC:inst\|inst7~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 1888 1952 656 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst\|inst8 PC:inst\|inst8~_emulated PC:inst\|inst8~1 " "Register \"PC:inst\|inst8\" is converted into an equivalent circuit using register \"PC:inst\|inst8~_emulated\" and latch \"PC:inst\|inst8~1\"" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/counterWS/pc.bdf" { { 576 2584 2648 656 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1764252838904 "|counterWS|PC:inst|inst8"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1764252838904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764252839044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764252839522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764252839522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764252839580 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764252839580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764252839580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764252839580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764252839617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 11:13:59 2025 " "Processing ended: Thu Nov 27 11:13:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764252839617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764252839617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764252839617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764252839617 ""}
