/* This file is part of the dynarmic project.
 * Copyright (c) 2016 MerryMage
 * SPDX-License-Identifier: 0BSD
 */

#pragma once

#include <array>

#include <mcl/stdint.hpp>

#include "dynarmic/backend/x64/nzcv_util.h"
#include "dynarmic/frontend/A64/a64_location_descriptor.h"

namespace Dynarmic::Backend::X64 {

class BlockOfCode;

#ifdef _MSC_VER
#    pragma warning(push)
#    pragma warning(disable : 4324)  // Structure was padded due to alignment specifier
#endif

struct A64JitState {
    using ProgramCounterType = u64;

    // x86Sim Perf 20: r15 points kR15Bias bytes into the state, so reg[0..30] and sp ([-128, +120]) are disp8 operands
    // (x16-x30 and sp took a 4-byte displacement each); every r15-relative offset is JSO(field).
    static constexpr std::ptrdiff_t kR15Bias = 128;

    A64JitState() { ResetRSB(); }

    std::array<u64, 31> reg{};
    u64 sp = 0;
    u64 pc = 0;

    u32 cpsr_nzcv = 0;

    u32 GetPstate() const {
        return NZCV::FromX64(cpsr_nzcv);
    }
    void SetPstate(u32 new_pstate) {
        cpsr_nzcv = NZCV::ToX64(new_pstate);
    }

    alignas(16) std::array<u64, 64> vec{};  // Extension registers.

    // For internal use (See: BlockOfCode::RunCode)
    u32 guest_MXCSR = 0x00001f80;
    u32 asimd_MXCSR = 0x00009fc0;
    volatile u32 halt_reason = 0;

    // Exclusive state
    static constexpr u64 RESERVATION_GRANULE_MASK = 0xFFFF'FFFF'FFFF'FFF0ull;
    u8 exclusive_state = 0;

    // x86Sim Perf 6: 32 (was 8). Swift/ObjC call chains are deeper than 8: every return past the eighth level
    // missed and went through the fast dispatch probe (~15% of SpringBoard during an app launch in the handlers).
    static constexpr size_t RSBSize = 32;  // MUST be a power of 2.
    static constexpr size_t RSBPtrMask = RSBSize - 1;
    u32 rsb_ptr = 0;
    std::array<u64, RSBSize> rsb_location_descriptors;
    std::array<u64, RSBSize> rsb_codeptrs;
    void ResetRSB() {
        rsb_location_descriptors.fill(0xFFFFFFFFFFFFFFFFull);
        rsb_codeptrs.fill(0);
    }

    u32 fpsr_exc = 0;
    u32 fpsr_qc = 0;
    u32 fpcr = 0;
    u32 GetFpcr() const;
    u32 GetFpsr() const;
    void SetFpcr(u32 value);
    void SetFpsr(u32 value);

    u64 GetUniqueHash() const noexcept {
        const u64 fpcr_u64 = static_cast<u64>(fpcr & A64::LocationDescriptor::fpcr_mask) << A64::LocationDescriptor::fpcr_shift;
        const u64 pc_u64 = pc & A64::LocationDescriptor::pc_mask;
        return pc_u64 | fpcr_u64;
    }

    // x86Sim: per-thread values that a shared translation cache (UserConfig::shared_translations) cannot bake into
    // the code: TPIDR_EL0/TPIDRRO_EL0 locations and this thread's exclusive monitor slots.
    std::uint64_t* tpidr_el0_ptr = nullptr;
    const std::uint64_t* tpidrro_el0_ptr = nullptr;
    void* excl_address_ptr = nullptr;
    void* excl_value_ptr = nullptr;
    // Shared across threads of one process; still live in JitState so persisted blocks load them
    // instead of baking ASLR-sensitive Imm64s (warm MAPERR on ldxr/stxr lock word).
    void* excl_lock_ptr = nullptr;
    void* excl_addresses_base = nullptr;  // ExclusiveMonitor::exclusive_addresses.data()
    // x86Sim: with Unsafe_IgnoreGlobalMonitor and shared translations, excl_address_ptr/excl_value_ptr point here: a
    // reservation private to this thread (processor_id is a counter mod the monitor size, so monitor slots can be
    // shared by two threads, and without the lock one thread's STXR could compare against the other's LDXR value)
    alignas(16) std::uint64_t own_excl_value[2]{};
    std::uint64_t own_excl_address = 0;
    // x86Sim Speed 25: return stack buffer under shared translations. Another thread's Invalidate/ClearCache bumps
    // the shared invalidate_gen (*invalidate_gen_ptr); a pop whose rsb_gen differs drops this thread's entries and
    // takes the FastDispatch path, so a stale code pointer is never jumped to (the same check-then-jump window as a
    // FastDispatch entry).
    const volatile std::uint64_t* invalidate_gen_ptr = nullptr;
    std::uint64_t rsb_gen = 0;
};

#ifdef _MSC_VER
#    pragma warning(pop)
#endif

using CodePtr = const void*;

// x86Sim Perf 20: an A64JitState field's offset from r15
#define JSO(field) (static_cast<std::ptrdiff_t>(offsetof(::Dynarmic::Backend::X64::A64JitState, field)) - ::Dynarmic::Backend::X64::A64JitState::kR15Bias)

}  // namespace Dynarmic::Backend::X64
