digraph "CFG for '_Z12pnpoly_cnGPUPKfS0_S0_S0_Pcii' function" {
	label="CFG for '_Z12pnpoly_cnGPUPKfS0_S0_S0_Pcii' function";

	Node0x60d0960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %5\l  br i1 %17, label %18, label %68\l|{<s0>T|<s1>F}}"];
	Node0x60d0960:s0 -> Node0x60d28d0;
	Node0x60d0960:s1 -> Node0x60d2960;
	Node0x60d28d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%18:\l18:                                               \l  %19 = icmp sgt i32 %6, 0\l  br i1 %19, label %22, label %20\l|{<s0>T|<s1>F}}"];
	Node0x60d28d0:s0 -> Node0x60d2b30;
	Node0x60d28d0:s1 -> Node0x60d2b80;
	Node0x60d2b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%20:\l20:                                               \l  %21 = sext i32 %16 to i64\l  br label %62\l}"];
	Node0x60d2b80 -> Node0x60d2d30;
	Node0x60d2b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%22:\l22:                                               \l  %23 = add nsw i32 %6, -1\l  %24 = sext i32 %16 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  br label %28\l}"];
	Node0x60d2b30 -> Node0x60d3890;
	Node0x60d3890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ 0, %22 ], [ %59, %58 ]\l  %30 = phi i32 [ %23, %22 ], [ %31, %58 ]\l  %31 = phi i32 [ 0, %22 ], [ %60, %58 ]\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %2, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = getelementptr inbounds [607 x float], [607 x float] addrspace(3)*\l... @_ZZ12pnpoly_cnGPUPKfS0_S0_S0_PciiE3tvx, i32 0, i32 %31\l  store float %34, float addrspace(3)* %35, align 4, !tbaa !7\l  %36 = getelementptr inbounds float, float addrspace(1)* %3, i64 %32\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = getelementptr inbounds [607 x float], [607 x float] addrspace(3)*\l... @_ZZ12pnpoly_cnGPUPKfS0_S0_S0_PciiE3tvy, i32 0, i32 %31\l  store float %37, float addrspace(3)* %38, align 4, !tbaa !7\l  %39 = fcmp contract ule float %37, %26\l  %40 = getelementptr inbounds [607 x float], [607 x float] addrspace(3)*\l... @_ZZ12pnpoly_cnGPUPKfS0_S0_S0_PciiE3tvy, i32 0, i32 %30\l  %41 = load float, float addrspace(3)* %40, align 4, !tbaa !7\l  %42 = fcmp contract ogt float %41, %26\l  %43 = xor i1 %39, %42\l  br i1 %43, label %58, label %44\l|{<s0>T|<s1>F}}"];
	Node0x60d3890:s0 -> Node0x60d3990;
	Node0x60d3890:s1 -> Node0x60d45f0;
	Node0x60d45f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%44:\l44:                                               \l  %45 = load float, float addrspace(1)* %27, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %46 = getelementptr inbounds [607 x float], [607 x float] addrspace(3)*\l... @_ZZ12pnpoly_cnGPUPKfS0_S0_S0_PciiE3tvx, i32 0, i32 %30\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !7\l  %48 = fsub contract float %47, %34\l  %49 = fsub contract float %26, %37\l  %50 = fmul contract float %49, %48\l  %51 = fsub contract float %41, %37\l  %52 = fdiv contract float %50, %51\l  %53 = fadd contract float %34, %52\l  %54 = fcmp contract olt float %45, %53\l  %55 = icmp eq i32 %29, 0\l  %56 = zext i1 %55 to i32\l  %57 = select i1 %54, i32 %56, i32 %29\l  br label %58\l}"];
	Node0x60d45f0 -> Node0x60d3990;
	Node0x60d3990 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = phi i32 [ %29, %28 ], [ %57, %44 ]\l  %60 = add nuw nsw i32 %31, 1\l  %61 = icmp eq i32 %60, %6\l  br i1 %61, label %62, label %28, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x60d3990:s0 -> Node0x60d2d30;
	Node0x60d3990:s1 -> Node0x60d3890;
	Node0x60d2d30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%62:\l62:                                               \l  %63 = phi i64 [ %21, %20 ], [ %24, %58 ]\l  %64 = phi i32 [ 0, %20 ], [ %59, %58 ]\l  %65 = trunc i32 %64 to i8\l  %66 = and i8 %65, 1\l  %67 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %63\l  store i8 %66, i8 addrspace(1)* %67, align 1, !tbaa !13\l  br label %68\l}"];
	Node0x60d2d30 -> Node0x60d2960;
	Node0x60d2960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%68:\l68:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
