// Seed: 716894087
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_2;
  bit id_3;
  assign id_1 = -1;
  wire id_4;
  always id_3 <= id_3;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15, id_16;
  module_0 modCall_1 (id_6);
  assign id_2 = -1;
endmodule
