// Seed: 3503640668
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  tri1 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1
    , id_17,
    input tri1 id_2,
    input wor id_3
    , id_18,
    input tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wor id_10,
    output uwire id_11,
    output wor id_12,
    input uwire id_13,
    input supply0 id_14,
    output wire id_15
);
  uwire id_19 = 1;
  assign id_11 = !id_2;
  wire id_20;
  assign id_17 = id_2;
  wire id_21;
  module_0(
      id_2, id_15, id_14, id_2, id_3
  );
  wire id_22;
  wire id_23;
endmodule
