

================================================================
== Vitis HLS Report for 'max_pooling_layer'
================================================================
* Date:           Thu Apr 20 17:58:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.869 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      792|      792|  7.920 us|  7.920 us|  793|  793|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |max_pooling_U0     |max_pooling     |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_8_U0   |max_pooling_8   |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_9_U0   |max_pooling_9   |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_10_U0  |max_pooling_10  |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_11_U0  |max_pooling_11  |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_12_U0  |max_pooling_12  |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_13_U0  |max_pooling_13  |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        |max_pooling_14_U0  |max_pooling_14  |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      40|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|    3504|    3928|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|       9|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    3513|    4049|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       1|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+-----+-----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+----------------+---------+----+-----+-----+-----+
    |max_pooling_U0     |max_pooling     |        0|   0|  438|  491|    0|
    |max_pooling_10_U0  |max_pooling_10  |        0|   0|  438|  491|    0|
    |max_pooling_11_U0  |max_pooling_11  |        0|   0|  438|  491|    0|
    |max_pooling_12_U0  |max_pooling_12  |        0|   0|  438|  491|    0|
    |max_pooling_13_U0  |max_pooling_13  |        0|   0|  438|  491|    0|
    |max_pooling_14_U0  |max_pooling_14  |        0|   0|  438|  491|    0|
    |max_pooling_8_U0   |max_pooling_8   |        0|   0|  438|  491|    0|
    |max_pooling_9_U0   |max_pooling_9   |        0|   0|  438|  491|    0|
    +-------------------+----------------+---------+----+-----+-----+-----+
    |Total              |                |        0|   0| 3504| 3928|    0|
    +-------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |max_pooling_10_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |max_pooling_11_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |max_pooling_12_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |max_pooling_13_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |max_pooling_14_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |max_pooling_8_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |max_pooling_9_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |max_pooling_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_10_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_11_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_12_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_13_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_14_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_8_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_9_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_max_pooling_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  40|          20|          20|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_max_pooling_10_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_11_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_12_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_14_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_8_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_9_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_max_pooling_U0_ap_ready     |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_max_pooling_10_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_11_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_12_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_14_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_8_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_9_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_max_pooling_U0_ap_ready     |  1|   0|    1|          0|
    |start_once_reg                          |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  9|   0|    9|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_start                        |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_clk                          |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|conv_to_pool_streams_0_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_1_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_2_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_3_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_4_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_4|       pointer|
|conv_to_pool_streams_4_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_4|       pointer|
|conv_to_pool_streams_4_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_4|       pointer|
|conv_to_pool_streams_5_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_5|       pointer|
|conv_to_pool_streams_5_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_5|       pointer|
|conv_to_pool_streams_5_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_5|       pointer|
|conv_to_pool_streams_6_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_7_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_7|       pointer|
|conv_to_pool_streams_7_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_7|       pointer|
|conv_to_pool_streams_7_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_7|       pointer|
|pool_to_flat_streams_0_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_1_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_2_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_3_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_4_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_4|       pointer|
|pool_to_flat_streams_4_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_4|       pointer|
|pool_to_flat_streams_4_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_4|       pointer|
|pool_to_flat_streams_5_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_5|       pointer|
|pool_to_flat_streams_5_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_5|       pointer|
|pool_to_flat_streams_5_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_5|       pointer|
|pool_to_flat_streams_6_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_6|       pointer|
|pool_to_flat_streams_6_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_6|       pointer|
|pool_to_flat_streams_6_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_6|       pointer|
|pool_to_flat_streams_7_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_7|       pointer|
|pool_to_flat_streams_7_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_7|       pointer|
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln44 = call void @max_pooling, i32 %conv_to_pool_streams_0, i32 %pool_to_flat_streams_0" [pool.cc:44]   --->   Operation 3 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln45 = call void @max_pooling.8, i32 %conv_to_pool_streams_1, i32 %pool_to_flat_streams_1" [pool.cc:45]   --->   Operation 4 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln46 = call void @max_pooling.9, i32 %conv_to_pool_streams_2, i32 %pool_to_flat_streams_2" [pool.cc:46]   --->   Operation 5 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln47 = call void @max_pooling.10, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams_3" [pool.cc:47]   --->   Operation 6 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln48 = call void @max_pooling.11, i32 %conv_to_pool_streams_4, i32 %pool_to_flat_streams_4" [pool.cc:48]   --->   Operation 7 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln49 = call void @max_pooling.12, i32 %conv_to_pool_streams_5, i32 %pool_to_flat_streams_5" [pool.cc:49]   --->   Operation 8 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln50 = call void @max_pooling.13, i32 %conv_to_pool_streams_6, i32 %pool_to_flat_streams_6" [pool.cc:50]   --->   Operation 9 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln51 = call void @max_pooling.14, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_7" [pool.cc:51]   --->   Operation 10 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln8 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/CNN_Accelerator/Code/Vitis-HLS/Project/solution1/directives.tcl:8]   --->   Operation 11 'specdataflowpipeline' 'specdataflowpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln44 = call void @max_pooling, i32 %conv_to_pool_streams_0, i32 %pool_to_flat_streams_0" [pool.cc:44]   --->   Operation 28 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln45 = call void @max_pooling.8, i32 %conv_to_pool_streams_1, i32 %pool_to_flat_streams_1" [pool.cc:45]   --->   Operation 29 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln46 = call void @max_pooling.9, i32 %conv_to_pool_streams_2, i32 %pool_to_flat_streams_2" [pool.cc:46]   --->   Operation 30 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln47 = call void @max_pooling.10, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams_3" [pool.cc:47]   --->   Operation 31 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln48 = call void @max_pooling.11, i32 %conv_to_pool_streams_4, i32 %pool_to_flat_streams_4" [pool.cc:48]   --->   Operation 32 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln49 = call void @max_pooling.12, i32 %conv_to_pool_streams_5, i32 %pool_to_flat_streams_5" [pool.cc:49]   --->   Operation 33 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln50 = call void @max_pooling.13, i32 %conv_to_pool_streams_6, i32 %pool_to_flat_streams_6" [pool.cc:50]   --->   Operation 34 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln51 = call void @max_pooling.14, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_7" [pool.cc:51]   --->   Operation 35 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [pool.cc:52]   --->   Operation 36 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln8 (specdataflowpipeline) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
call_ln44                (call                ) [ 000]
call_ln45                (call                ) [ 000]
call_ln46                (call                ) [ 000]
call_ln47                (call                ) [ 000]
call_ln48                (call                ) [ 000]
call_ln49                (call                ) [ 000]
call_ln50                (call                ) [ 000]
call_ln51                (call                ) [ 000]
ret_ln52                 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_to_pool_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_to_pool_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_to_pool_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_to_pool_streams_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_to_pool_streams_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_to_pool_streams_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_to_pool_streams_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pool_to_flat_streams_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pool_to_flat_streams_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pool_to_flat_streams_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pool_to_flat_streams_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pool_to_flat_streams_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pool_to_flat_streams_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pool_to_flat_streams_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pool_to_flat_streams_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling.14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_max_pooling_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_max_pooling_8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_max_pooling_9_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_max_pooling_10_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_max_pooling_11_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_max_pooling_12_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_max_pooling_13_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_max_pooling_14_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_to_flat_streams_0 | {1 2 }
	Port: pool_to_flat_streams_1 | {1 2 }
	Port: pool_to_flat_streams_2 | {1 2 }
	Port: pool_to_flat_streams_3 | {1 2 }
	Port: pool_to_flat_streams_4 | {1 2 }
	Port: pool_to_flat_streams_5 | {1 2 }
	Port: pool_to_flat_streams_6 | {1 2 }
	Port: pool_to_flat_streams_7 | {1 2 }
 - Input state : 
	Port: max_pooling_layer : conv_to_pool_streams_0 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_1 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_2 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_3 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_4 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_5 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_6 | {1 2 }
	Port: max_pooling_layer : conv_to_pool_streams_7 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |   grp_max_pooling_fu_60   | 3.47943 |   392   |   381   |
|          |  grp_max_pooling_8_fu_68  | 3.47943 |   392   |   381   |
|          |  grp_max_pooling_9_fu_76  | 3.47943 |   392   |   381   |
|   call   |  grp_max_pooling_10_fu_84 | 3.47943 |   392   |   381   |
|          |  grp_max_pooling_11_fu_92 | 3.47943 |   392   |   381   |
|          | grp_max_pooling_12_fu_100 | 3.47943 |   392   |   381   |
|          | grp_max_pooling_13_fu_108 | 3.47943 |   392   |   381   |
|          | grp_max_pooling_14_fu_116 | 3.47943 |   392   |   381   |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           | 27.8354 |   3136  |   3048  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   27   |  3136  |  3048  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   27   |  3136  |  3048  |
+-----------+--------+--------+--------+
