// Seed: 3458132839
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = id_1;
  logic id_3;
  type_6 id_4 (.id_0(1));
endmodule
