/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 30 09:48:59 2015
 *                 Full Compile MD5 Checksum  1e9e6fafcad3e4be7081dbf62ac498b1
 *                     (minus title and desc)
 *                 MD5 Checksum               e2d1ec86648badd2d3ecac8333ba3ddb
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     535
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_SFE_CORE0_H__
#define BCHP_SFE_CORE0_H__

/***************************************************************************
 *SFE_CORE0 - SFE Core0 Registers
 ***************************************************************************/
#define BCHP_SFE_CORE0_CL_FCW                    0x21220000 /* [RW] Carrier Loop Frequency Control Word */
#define BCHP_SFE_CORE0_CL_OFFSET                 0x21220004 /* [RW] Carrier Loop offset */
#define BCHP_SFE_CORE0_CL_PA                     0x21220008 /* [RW] Carrier Loop Phase Accumulator */
#define BCHP_SFE_CORE0_SPINV                     0x2122000c /* [RW] SPINV for mixer */
#define BCHP_SFE_CORE0_TL_NCO                    0x21220010 /* [RW] timing loop NCO */
#define BCHP_SFE_CORE0_TL_FCW                    0x21220014 /* [RW] timing loop NCO FCW */
#define BCHP_SFE_CORE0_TL_OFFSET                 0x21220018 /* [RW] timing loop OFFSET */
#define BCHP_SFE_CORE0_TL_NCO_CTL                0x2122001c /* [RW] timing loop NCO CTL */
#define BCHP_SFE_CORE0_IRF_H0                    0x21220020 /* [RW] IRF filter programmble coeff 0 */
#define BCHP_SFE_CORE0_IRF_H1                    0x21220024 /* [RW] IRF filter programmble coeff 1 */
#define BCHP_SFE_CORE0_IRF_H2                    0x21220028 /* [RW] IRF filter programmble coeff 2 */
#define BCHP_SFE_CORE0_IRF_H3                    0x2122002c /* [RW] IRF filter programmble coeff 3 */
#define BCHP_SFE_CORE0_IRF_H4                    0x21220030 /* [RW] IRF filter programmble coeff 4 */
#define BCHP_SFE_CORE0_IRF_H5                    0x21220034 /* [RW] IRF filter programmble coeff 5 */
#define BCHP_SFE_CORE0_IRF_H6                    0x21220038 /* [RW] IRF filter programmble coeff 6 */
#define BCHP_SFE_CORE0_IRF_H7                    0x2122003c /* [RW] IRF filter programmble coeff 7 */
#define BCHP_SFE_CORE0_IRF_H8                    0x21220040 /* [RW] IRF filter programmble coeff 8 */
#define BCHP_SFE_CORE0_IRF_H9                    0x21220044 /* [RW] IRF filter programmble coeff 9 */
#define BCHP_SFE_CORE0_IRF_H10                   0x21220048 /* [RW] IRF filter programmble coeff 10 */
#define BCHP_SFE_CORE0_IRF_H11                   0x2122004c /* [RW] IRF filter programmble coeff 11 */
#define BCHP_SFE_CORE0_IRF_H12                   0x21220050 /* [RW] IRF filter programmble coeff 12 */
#define BCHP_SFE_CORE0_IRF_H13                   0x21220054 /* [RW] IRF filter programmble coeff 13 */
#define BCHP_SFE_CORE0_IRF_H14                   0x21220058 /* [RW] IRF filter programmble coeff 14 */
#define BCHP_SFE_CORE0_IRF_H15                   0x2122005c /* [RW] IRF filter programmble coeff 15 */
#define BCHP_SFE_CORE0_IRF_H16                   0x21220060 /* [RW] IRF filter programmble coeff 16 */
#define BCHP_SFE_CORE0_IRF_H17                   0x21220064 /* [RW] IRF filter programmble coeff 17 */
#define BCHP_SFE_CORE0_IRF_H18                   0x21220068 /* [RW] IRF filter programmble coeff 18 */
#define BCHP_SFE_CORE0_IRF_H19                   0x2122006c /* [RW] IRF filter programmble coeff 19 */
#define BCHP_SFE_CORE0_IRF_H20                   0x21220070 /* [RW] IRF filter programmble coeff 20 */
#define BCHP_SFE_CORE0_NYQ_H0                    0x21220080 /* [RW] NYQ filter programmble coeff 0 */
#define BCHP_SFE_CORE0_NYQ_H1                    0x21220084 /* [RW] NYQ filter programmble coeff 1 */
#define BCHP_SFE_CORE0_NYQ_H2                    0x21220088 /* [RW] NYQ filter programmble coeff 2 */
#define BCHP_SFE_CORE0_NYQ_H3                    0x2122008c /* [RW] NYQ filter programmble coeff 3 */
#define BCHP_SFE_CORE0_NYQ_H4                    0x21220090 /* [RW] NYQ filter programmble coeff 4 */
#define BCHP_SFE_CORE0_NYQ_H5                    0x21220094 /* [RW] NYQ filter programmble coeff 5 */
#define BCHP_SFE_CORE0_NYQ_H6                    0x21220098 /* [RW] NYQ filter programmble coeff 6 */
#define BCHP_SFE_CORE0_NYQ_H7                    0x2122009c /* [RW] NYQ filter programmble coeff 7 */
#define BCHP_SFE_CORE0_NYQ_H8                    0x212200a0 /* [RW] NYQ filter programmble coeff 8 */
#define BCHP_SFE_CORE0_NYQ_H9                    0x212200a4 /* [RW] NYQ filter programmble coeff 9 */
#define BCHP_SFE_CORE0_NYQ_H10                   0x212200a8 /* [RW] NYQ filter programmble coeff 10 */
#define BCHP_SFE_CORE0_NYQ_H11                   0x212200ac /* [RW] NYQ filter programmble coeff 11 */
#define BCHP_SFE_CORE0_NYQ_H12                   0x212200b0 /* [RW] NYQ filter programmble coeff 12 */
#define BCHP_SFE_CORE0_NYQ_H13                   0x212200b4 /* [RW] NYQ filter programmble coeff 13 */
#define BCHP_SFE_CORE0_NYQ_H14                   0x212200b8 /* [RW] NYQ filter programmble coeff 14 */
#define BCHP_SFE_CORE0_NYQ_H15                   0x212200bc /* [RW] NYQ filter programmble coeff 15 */
#define BCHP_SFE_CORE0_NYQ_H16                   0x212200c0 /* [RW] NYQ filter programmble coeff 16 */
#define BCHP_SFE_CORE0_NYQ_H17                   0x212200c4 /* [RW] NYQ filter programmble coeff 17 */
#define BCHP_SFE_CORE0_NYQ_H18                   0x212200c8 /* [RW] NYQ filter programmble coeff 18 */
#define BCHP_SFE_CORE0_NYQ_H19                   0x212200cc /* [RW] NYQ filter programmble coeff 19 */
#define BCHP_SFE_CORE0_NYQ_H20                   0x212200d0 /* [RW] NYQ filter programmble coeff 20 */
#define BCHP_SFE_CORE0_NYQ_H21                   0x212200d4 /* [RW] NYQ filter programmble coeff 21 */
#define BCHP_SFE_CORE0_NYQ_H22                   0x212200d8 /* [RW] NYQ filter programmble coeff 22 */
#define BCHP_SFE_CORE0_NYQ_H23                   0x212200dc /* [RW] NYQ filter programmble coeff 23 */
#define BCHP_SFE_CORE0_NYQ_H24                   0x212200e0 /* [RW] NYQ filter programmble coeff 24 */
#define BCHP_SFE_CORE0_NYQ_H25                   0x212200e4 /* [RW] NYQ filter programmble coeff 25 */
#define BCHP_SFE_CORE0_NYQ_H26                   0x212200e8 /* [RW] NYQ filter programmble coeff 26 */
#define BCHP_SFE_CORE0_NYQ_H27                   0x212200ec /* [RW] NYQ filter programmble coeff 27 */
#define BCHP_SFE_CORE0_NYQ_H28                   0x212200f0 /* [RW] NYQ filter programmble coeff 28 */
#define BCHP_SFE_CORE0_NYQ_H29                   0x212200f4 /* [RW] NYQ filter programmble coeff 29 */
#define BCHP_SFE_CORE0_NYQ_H30                   0x212200f8 /* [RW] NYQ filter programmble coeff 30 */
#define BCHP_SFE_CORE0_NYQ_H31                   0x212200fc /* [RW] NYQ filter programmble coeff 31 */
#define BCHP_SFE_CORE0_NYQ_H32                   0x21220100 /* [RW] NYQ filter programmble coeff 32 */
#define BCHP_SFE_CORE0_NYQ_H33                   0x21220104 /* [RW] NYQ filter programmble coeff 33 */
#define BCHP_SFE_CORE0_NYQ_H34                   0x21220108 /* [RW] NYQ filter programmble coeff 34 */
#define BCHP_SFE_CORE0_DAGC                      0x21220110 /* [RW] Digital AGC2 Loop Control */
#define BCHP_SFE_CORE0_DAGC_INT                  0x21220114 /* [RW] Digital AGC2 Loop Filter Output */
#define BCHP_SFE_CORE0_DAGC_UPDATE               0x21220118 /* [RW] Digital AGC2 Loop Update Control */
#define BCHP_SFE_CORE0_OUT_SEL                   0x2122011c /* [RW] OUTput select to SCB IF */
#define BCHP_SFE_CORE0_AAGC                      0x21220120 /* [RW] Analog AGC Loop Control */
#define BCHP_SFE_CORE0_AAGC_COEF                 0x21220124 /* [RW] Analog AGC Loop Coefficients */
#define BCHP_SFE_CORE0_AAGC_THRESH               0x21220128 /* [RW] Analog AGC Loop Thresholds */
#define BCHP_SFE_CORE0_AAGC_ILIMIT               0x2122012c /* [RW] Analog AGC IF Loop Limits */
#define BCHP_SFE_CORE0_AAGC_IFILT                0x21220130 /* [RW] Analog AGC Loop IF Filter Output */
#define BCHP_SFE_CORE0_AAGC_UPDATE               0x21220134 /* [RW] Analog AGC Loop Update Control */
#define BCHP_SFE_CORE0_AAGC_OV                   0x21220138 /* [RW] Analog AGC Loop Override */
#define BCHP_SFE_CORE0_AAGC_IPWR                 0x2122013c /* [RO] Analog AGC IF Leaky Averager */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT       0x21220140 /* [RW] Delta-Sigma Clock Rate Control */
#define BCHP_SFE_CORE0_TIMERCTL0                 0x21220150 /* [RW] TIMERCTL0 for Interrupt generation */
#define BCHP_SFE_CORE0_TIMERCTL1                 0x21220154 /* [RW] TIMERCTL1 for Interrupt generation */
#define BCHP_SFE_CORE0_SCB_CTL                   0x21220160 /* [RW] SCB Interface Control Register */
#define BCHP_SFE_CORE0_SCB_BUF_INT_THRESH        0x21220164 /* [RW] SCB Buffer Interrupt Trigger Threshold */
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_LO          0x21220170 /* [RW] SCB Circular Buffer Base address (Lower 32-bit) */
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI          0x21220174 /* [RW] SCB Circular Buffer Base address (Upper 8-bit) */
#define BCHP_SFE_CORE0_SCB_END_ADDR_LO           0x21220178 /* [RW] SCB Circular Buffer End address (Lower 32-bit) */
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI           0x2122017c /* [RW] SCB Circular Buffer End address (Upper 8-bit) */
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_LO         0x21220180 /* [RO] SCB Circular Buffer Write address (Lower 32-bit) */
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI         0x21220184 /* [RO] SCB Circular Buffer Write address (Upper 8-bit) */
#define BCHP_SFE_CORE0_SCB_READ_ADDR_LO          0x21220188 /* [RW] SCB Circular Buffer Read address (Lower 32-bit) */
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI          0x2122018c /* [RW] SCB Circular Buffer Read address (Upper 8-bit) */
#define BCHP_SFE_CORE0_SCB_STATUS                0x21220190 /* [RO] SCB Interface Status */
#define BCHP_SFE_CORE0_SCB_BUF_SIZE              0x21220194 /* [RO] SCB Circular Buffer Size */
#define BCHP_SFE_CORE0_TPIN                      0x21220198 /* [RW] Reg Overwrite for mixer input */
#define BCHP_SFE_CORE0_TPOUT_SEL                 0x2122019c /* [RW] Select tpout readback input */
#define BCHP_SFE_CORE0_TPOUT                     0x212201a0 /* [RO] tpout readback */
#define BCHP_SFE_CORE0_HDOFFCTL                  0x212201a4 /* [RW] HDOFFCTL */
#define BCHP_SFE_CORE0_HDOFFSTS                  0x212201a8 /* [RO] HDOFFSTS */
#define BCHP_SFE_CORE0_COUNTER_ENA               0x212201b0 /* [RW] COUNTER_ENA */
#define BCHP_SFE_CORE0_FS_COUNTER                0x212201b4 /* [RO] FS_COUNTER */
#define BCHP_SFE_CORE0_F1B_COUNTER               0x212201b8 /* [RO] F1B_COUNTER */
#define BCHP_SFE_CORE0_F2B_COUNTER               0x212201bc /* [RO] F2B_COUNTER */
#define BCHP_SFE_CORE0_RESERVED0                 0x212201c0 /* [RW] Reserved Register0 */
#define BCHP_SFE_CORE0_RESERVED1                 0x212201c4 /* [RW] Reserved Register1 */
#define BCHP_SFE_CORE0_SW_SPARE0                 0x212201c8 /* [RW] SW Spare Register0 */
#define BCHP_SFE_CORE0_SW_SPARE1                 0x212201cc /* [RW] SW Spare Register1 */

/***************************************************************************
 *CL_FCW - Carrier Loop Frequency Control Word
 ***************************************************************************/
/* SFE_CORE0 :: CL_FCW :: FCW [31:00] */
#define BCHP_SFE_CORE0_CL_FCW_FCW_MASK                             0xffffffff
#define BCHP_SFE_CORE0_CL_FCW_FCW_SHIFT                            0
#define BCHP_SFE_CORE0_CL_FCW_FCW_DEFAULT                          0x40000000

/***************************************************************************
 *CL_OFFSET - Carrier Loop offset
 ***************************************************************************/
/* SFE_CORE0 :: CL_OFFSET :: OFFSET [31:00] */
#define BCHP_SFE_CORE0_CL_OFFSET_OFFSET_MASK                       0xffffffff
#define BCHP_SFE_CORE0_CL_OFFSET_OFFSET_SHIFT                      0
#define BCHP_SFE_CORE0_CL_OFFSET_OFFSET_DEFAULT                    0x00000000

/***************************************************************************
 *CL_PA - Carrier Loop Phase Accumulator
 ***************************************************************************/
/* SFE_CORE0 :: CL_PA :: PA [31:00] */
#define BCHP_SFE_CORE0_CL_PA_PA_MASK                               0xffffffff
#define BCHP_SFE_CORE0_CL_PA_PA_SHIFT                              0
#define BCHP_SFE_CORE0_CL_PA_PA_DEFAULT                            0x00000000

/***************************************************************************
 *SPINV - SPINV for mixer
 ***************************************************************************/
/* SFE_CORE0 :: SPINV :: ECO_SPARE [31:03] */
#define BCHP_SFE_CORE0_SPINV_ECO_SPARE_MASK                        0xfffffff8
#define BCHP_SFE_CORE0_SPINV_ECO_SPARE_SHIFT                       3
#define BCHP_SFE_CORE0_SPINV_ECO_SPARE_DEFAULT                     0x00000000

/* SFE_CORE0 :: SPINV :: NEGATE_I [02:02] */
#define BCHP_SFE_CORE0_SPINV_NEGATE_I_MASK                         0x00000004
#define BCHP_SFE_CORE0_SPINV_NEGATE_I_SHIFT                        2
#define BCHP_SFE_CORE0_SPINV_NEGATE_I_DEFAULT                      0x00000000

/* SFE_CORE0 :: SPINV :: NEGATE_Q [01:01] */
#define BCHP_SFE_CORE0_SPINV_NEGATE_Q_MASK                         0x00000002
#define BCHP_SFE_CORE0_SPINV_NEGATE_Q_SHIFT                        1
#define BCHP_SFE_CORE0_SPINV_NEGATE_Q_DEFAULT                      0x00000000

/* SFE_CORE0 :: SPINV :: SPINV_MIX [00:00] */
#define BCHP_SFE_CORE0_SPINV_SPINV_MIX_MASK                        0x00000001
#define BCHP_SFE_CORE0_SPINV_SPINV_MIX_SHIFT                       0
#define BCHP_SFE_CORE0_SPINV_SPINV_MIX_DEFAULT                     0x00000000

/***************************************************************************
 *TL_NCO - timing loop NCO
 ***************************************************************************/
/* SFE_CORE0 :: TL_NCO :: NCO [31:00] */
#define BCHP_SFE_CORE0_TL_NCO_NCO_MASK                             0xffffffff
#define BCHP_SFE_CORE0_TL_NCO_NCO_SHIFT                            0
#define BCHP_SFE_CORE0_TL_NCO_NCO_DEFAULT                          0x00000000

/***************************************************************************
 *TL_FCW - timing loop NCO FCW
 ***************************************************************************/
/* SFE_CORE0 :: TL_FCW :: FCW [31:00] */
#define BCHP_SFE_CORE0_TL_FCW_FCW_MASK                             0xffffffff
#define BCHP_SFE_CORE0_TL_FCW_FCW_SHIFT                            0
#define BCHP_SFE_CORE0_TL_FCW_FCW_DEFAULT                          0x00000000

/***************************************************************************
 *TL_OFFSET - timing loop OFFSET
 ***************************************************************************/
/* SFE_CORE0 :: TL_OFFSET :: OFFSET [31:00] */
#define BCHP_SFE_CORE0_TL_OFFSET_OFFSET_MASK                       0xffffffff
#define BCHP_SFE_CORE0_TL_OFFSET_OFFSET_SHIFT                      0
#define BCHP_SFE_CORE0_TL_OFFSET_OFFSET_DEFAULT                    0x00000000

/***************************************************************************
 *TL_NCO_CTL - timing loop NCO CTL
 ***************************************************************************/
/* SFE_CORE0 :: TL_NCO_CTL :: ECO_SPARE [31:01] */
#define BCHP_SFE_CORE0_TL_NCO_CTL_ECO_SPARE_MASK                   0xfffffffe
#define BCHP_SFE_CORE0_TL_NCO_CTL_ECO_SPARE_SHIFT                  1
#define BCHP_SFE_CORE0_TL_NCO_CTL_ECO_SPARE_DEFAULT                0x00000000

/* SFE_CORE0 :: TL_NCO_CTL :: NCO_BYP [00:00] */
#define BCHP_SFE_CORE0_TL_NCO_CTL_NCO_BYP_MASK                     0x00000001
#define BCHP_SFE_CORE0_TL_NCO_CTL_NCO_BYP_SHIFT                    0
#define BCHP_SFE_CORE0_TL_NCO_CTL_NCO_BYP_DEFAULT                  0x00000000

/***************************************************************************
 *IRF_H0 - IRF filter programmble coeff 0
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H0 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H0_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H0_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H0 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H0_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H0_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H0_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H1 - IRF filter programmble coeff 1
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H1 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H1_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H1_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H1 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H1_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H1_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H1_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H2 - IRF filter programmble coeff 2
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H2 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H2_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H2_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H2 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H2_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H2_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H2_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H3 - IRF filter programmble coeff 3
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H3 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H3_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H3_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H3 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H3_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H3_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H3_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H4 - IRF filter programmble coeff 4
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H4 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H4_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H4_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H4 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H4_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H4_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H4_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H5 - IRF filter programmble coeff 5
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H5 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H5_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H5_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H5 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H5_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H5_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H5_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H6 - IRF filter programmble coeff 6
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H6 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H6_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H6_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H6 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H6_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H6_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H6_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H7 - IRF filter programmble coeff 7
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H7 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H7_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H7_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H7 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H7_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H7_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H7_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H8 - IRF filter programmble coeff 8
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H8 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H8_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H8_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H8 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H8_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H8_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H8_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H9 - IRF filter programmble coeff 9
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H9 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H9_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_IRF_H9_reserved0_SHIFT                      12

/* SFE_CORE0 :: IRF_H9 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H9_IRF_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_IRF_H9_IRF_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_IRF_H9_IRF_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *IRF_H10 - IRF filter programmble coeff 10
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H10 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H10_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H10_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H10 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H10_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H10_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H10_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H11 - IRF filter programmble coeff 11
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H11 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H11_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H11_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H11 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H11_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H11_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H11_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H12 - IRF filter programmble coeff 12
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H12 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H12_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H12_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H12 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H12_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H12_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H12_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H13 - IRF filter programmble coeff 13
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H13 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H13_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H13_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H13 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H13_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H13_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H13_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H14 - IRF filter programmble coeff 14
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H14 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H14_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H14_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H14 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H14_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H14_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H14_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H15 - IRF filter programmble coeff 15
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H15 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H15_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H15_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H15 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H15_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H15_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H15_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H16 - IRF filter programmble coeff 16
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H16 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H16_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H16_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H16 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H16_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H16_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H16_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H17 - IRF filter programmble coeff 17
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H17 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H17_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H17_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H17 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H17_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H17_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H17_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H18 - IRF filter programmble coeff 18
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H18 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H18_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H18_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H18 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H18_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H18_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H18_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H19 - IRF filter programmble coeff 19
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H19 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H19_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H19_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H19 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H19_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H19_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H19_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *IRF_H20 - IRF filter programmble coeff 20
 ***************************************************************************/
/* SFE_CORE0 :: IRF_H20 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_IRF_H20_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_IRF_H20_reserved0_SHIFT                     12

/* SFE_CORE0 :: IRF_H20 :: IRF_COEFF [11:00] */
#define BCHP_SFE_CORE0_IRF_H20_IRF_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_IRF_H20_IRF_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_IRF_H20_IRF_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H0 - NYQ filter programmble coeff 0
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H0 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H0_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H0_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H0 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H0_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H0_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H0_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H1 - NYQ filter programmble coeff 1
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H1 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H1_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H1_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H1 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H1_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H1_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H1_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H2 - NYQ filter programmble coeff 2
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H2 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H2_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H2_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H2 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H2_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H2_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H2_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H3 - NYQ filter programmble coeff 3
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H3 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H3_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H3_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H3 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H3_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H3_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H3_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H4 - NYQ filter programmble coeff 4
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H4 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H4_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H4_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H4 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H4_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H4_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H4_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H5 - NYQ filter programmble coeff 5
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H5 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H5_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H5_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H5 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H5_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H5_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H5_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H6 - NYQ filter programmble coeff 6
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H6 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H6_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H6_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H6 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H6_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H6_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H6_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H7 - NYQ filter programmble coeff 7
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H7 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H7_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H7_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H7 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H7_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H7_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H7_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H8 - NYQ filter programmble coeff 8
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H8 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H8_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H8_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H8 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H8_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H8_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H8_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H9 - NYQ filter programmble coeff 9
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H9 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H9_reserved0_MASK                       0xfffff000
#define BCHP_SFE_CORE0_NYQ_H9_reserved0_SHIFT                      12

/* SFE_CORE0 :: NYQ_H9 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H9_NYQ_COEFF_MASK                       0x00000fff
#define BCHP_SFE_CORE0_NYQ_H9_NYQ_COEFF_SHIFT                      0
#define BCHP_SFE_CORE0_NYQ_H9_NYQ_COEFF_DEFAULT                    0x00000000

/***************************************************************************
 *NYQ_H10 - NYQ filter programmble coeff 10
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H10 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H10_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H10_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H10 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H10_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H10_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H10_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H11 - NYQ filter programmble coeff 11
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H11 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H11_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H11_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H11 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H11_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H11_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H11_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H12 - NYQ filter programmble coeff 12
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H12 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H12_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H12_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H12 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H12_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H12_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H12_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H13 - NYQ filter programmble coeff 13
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H13 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H13_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H13_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H13 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H13_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H13_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H13_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H14 - NYQ filter programmble coeff 14
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H14 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H14_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H14_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H14 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H14_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H14_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H14_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H15 - NYQ filter programmble coeff 15
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H15 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H15_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H15_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H15 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H15_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H15_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H15_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H16 - NYQ filter programmble coeff 16
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H16 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H16_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H16_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H16 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H16_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H16_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H16_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H17 - NYQ filter programmble coeff 17
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H17 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H17_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H17_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H17 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H17_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H17_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H17_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H18 - NYQ filter programmble coeff 18
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H18 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H18_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H18_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H18 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H18_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H18_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H18_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H19 - NYQ filter programmble coeff 19
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H19 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H19_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H19_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H19 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H19_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H19_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H19_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H20 - NYQ filter programmble coeff 20
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H20 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H20_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H20_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H20 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H20_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H20_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H20_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H21 - NYQ filter programmble coeff 21
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H21 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H21_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H21_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H21 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H21_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H21_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H21_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H22 - NYQ filter programmble coeff 22
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H22 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H22_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H22_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H22 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H22_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H22_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H22_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H23 - NYQ filter programmble coeff 23
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H23 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H23_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H23_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H23 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H23_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H23_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H23_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H24 - NYQ filter programmble coeff 24
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H24 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H24_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H24_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H24 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H24_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H24_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H24_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H25 - NYQ filter programmble coeff 25
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H25 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H25_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H25_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H25 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H25_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H25_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H25_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H26 - NYQ filter programmble coeff 26
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H26 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H26_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H26_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H26 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H26_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H26_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H26_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H27 - NYQ filter programmble coeff 27
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H27 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H27_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H27_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H27 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H27_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H27_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H27_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H28 - NYQ filter programmble coeff 28
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H28 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H28_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H28_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H28 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H28_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H28_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H28_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H29 - NYQ filter programmble coeff 29
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H29 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H29_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H29_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H29 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H29_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H29_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H29_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H30 - NYQ filter programmble coeff 30
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H30 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H30_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H30_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H30 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H30_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H30_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H30_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H31 - NYQ filter programmble coeff 31
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H31 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H31_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H31_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H31 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H31_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H31_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H31_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H32 - NYQ filter programmble coeff 32
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H32 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H32_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H32_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H32 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H32_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H32_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H32_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H33 - NYQ filter programmble coeff 33
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H33 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H33_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H33_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H33 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H33_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H33_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H33_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *NYQ_H34 - NYQ filter programmble coeff 34
 ***************************************************************************/
/* SFE_CORE0 :: NYQ_H34 :: reserved0 [31:12] */
#define BCHP_SFE_CORE0_NYQ_H34_reserved0_MASK                      0xfffff000
#define BCHP_SFE_CORE0_NYQ_H34_reserved0_SHIFT                     12

/* SFE_CORE0 :: NYQ_H34 :: NYQ_COEFF [11:00] */
#define BCHP_SFE_CORE0_NYQ_H34_NYQ_COEFF_MASK                      0x00000fff
#define BCHP_SFE_CORE0_NYQ_H34_NYQ_COEFF_SHIFT                     0
#define BCHP_SFE_CORE0_NYQ_H34_NYQ_COEFF_DEFAULT                   0x00000000

/***************************************************************************
 *DAGC - Digital AGC2 Loop Control
 ***************************************************************************/
/* SFE_CORE0 :: DAGC :: ECO_SPARE0 [31:29] */
#define BCHP_SFE_CORE0_DAGC_ECO_SPARE0_MASK                        0xe0000000
#define BCHP_SFE_CORE0_DAGC_ECO_SPARE0_SHIFT                       29
#define BCHP_SFE_CORE0_DAGC_ECO_SPARE0_DEFAULT                     0x00000000

/* SFE_CORE0 :: DAGC :: LA_BYP [28:28] */
#define BCHP_SFE_CORE0_DAGC_LA_BYP_MASK                            0x10000000
#define BCHP_SFE_CORE0_DAGC_LA_BYP_SHIFT                           28
#define BCHP_SFE_CORE0_DAGC_LA_BYP_DEFAULT                         0x00000000

/* SFE_CORE0 :: DAGC :: K [27:24] */
#define BCHP_SFE_CORE0_DAGC_K_MASK                                 0x0f000000
#define BCHP_SFE_CORE0_DAGC_K_SHIFT                                24
#define BCHP_SFE_CORE0_DAGC_K_DEFAULT                              0x00000005

/* SFE_CORE0 :: DAGC :: BYP [23:23] */
#define BCHP_SFE_CORE0_DAGC_BYP_MASK                               0x00800000
#define BCHP_SFE_CORE0_DAGC_BYP_SHIFT                              23
#define BCHP_SFE_CORE0_DAGC_BYP_DEFAULT                            0x00000000

/* SFE_CORE0 :: DAGC :: SOFT_RST [22:22] */
#define BCHP_SFE_CORE0_DAGC_SOFT_RST_MASK                          0x00400000
#define BCHP_SFE_CORE0_DAGC_SOFT_RST_SHIFT                         22
#define BCHP_SFE_CORE0_DAGC_SOFT_RST_DEFAULT                       0x00000000

/* SFE_CORE0 :: DAGC :: BETA [21:20] */
#define BCHP_SFE_CORE0_DAGC_BETA_MASK                              0x00300000
#define BCHP_SFE_CORE0_DAGC_BETA_SHIFT                             20
#define BCHP_SFE_CORE0_DAGC_BETA_DEFAULT                           0x00000002

/* SFE_CORE0 :: DAGC :: FRZ [19:19] */
#define BCHP_SFE_CORE0_DAGC_FRZ_MASK                               0x00080000
#define BCHP_SFE_CORE0_DAGC_FRZ_SHIFT                              19
#define BCHP_SFE_CORE0_DAGC_FRZ_DEFAULT                            0x00000000

/* SFE_CORE0 :: DAGC :: THRESH [18:00] */
#define BCHP_SFE_CORE0_DAGC_THRESH_MASK                            0x0007ffff
#define BCHP_SFE_CORE0_DAGC_THRESH_SHIFT                           0
#define BCHP_SFE_CORE0_DAGC_THRESH_DEFAULT                         0x00020000

/***************************************************************************
 *DAGC_INT - Digital AGC2 Loop Filter Output
 ***************************************************************************/
/* SFE_CORE0 :: DAGC_INT :: DAGC_INT [31:00] */
#define BCHP_SFE_CORE0_DAGC_INT_DAGC_INT_MASK                      0xffffffff
#define BCHP_SFE_CORE0_DAGC_INT_DAGC_INT_SHIFT                     0
#define BCHP_SFE_CORE0_DAGC_INT_DAGC_INT_DEFAULT                   0x02000000

/***************************************************************************
 *DAGC_UPDATE - Digital AGC2 Loop Update Control
 ***************************************************************************/
/* SFE_CORE0 :: DAGC_UPDATE :: ECO_SPARE0 [31:24] */
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE0_MASK                 0xff000000
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE0_SHIFT                24
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE0_DEFAULT              0x00000000

/* SFE_CORE0 :: DAGC_UPDATE :: DURATION [23:08] */
#define BCHP_SFE_CORE0_DAGC_UPDATE_DURATION_MASK                   0x00ffff00
#define BCHP_SFE_CORE0_DAGC_UPDATE_DURATION_SHIFT                  8
#define BCHP_SFE_CORE0_DAGC_UPDATE_DURATION_DEFAULT                0x00000001

/* SFE_CORE0 :: DAGC_UPDATE :: ECO_SPARE1 [07:02] */
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE1_MASK                 0x000000fc
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE1_SHIFT                2
#define BCHP_SFE_CORE0_DAGC_UPDATE_ECO_SPARE1_DEFAULT              0x00000000

/* SFE_CORE0 :: DAGC_UPDATE :: EN [01:01] */
#define BCHP_SFE_CORE0_DAGC_UPDATE_EN_MASK                         0x00000002
#define BCHP_SFE_CORE0_DAGC_UPDATE_EN_SHIFT                        1
#define BCHP_SFE_CORE0_DAGC_UPDATE_EN_DEFAULT                      0x00000000

/* SFE_CORE0 :: DAGC_UPDATE :: MODE [00:00] */
#define BCHP_SFE_CORE0_DAGC_UPDATE_MODE_MASK                       0x00000001
#define BCHP_SFE_CORE0_DAGC_UPDATE_MODE_SHIFT                      0
#define BCHP_SFE_CORE0_DAGC_UPDATE_MODE_DEFAULT                    0x00000000

/***************************************************************************
 *OUT_SEL - OUTput select to SCB IF
 ***************************************************************************/
/* SFE_CORE0 :: OUT_SEL :: reserved0 [31:04] */
#define BCHP_SFE_CORE0_OUT_SEL_reserved0_MASK                      0xfffffff0
#define BCHP_SFE_CORE0_OUT_SEL_reserved0_SHIFT                     4

/* SFE_CORE0 :: OUT_SEL :: PHASE_SEL [03:03] */
#define BCHP_SFE_CORE0_OUT_SEL_PHASE_SEL_MASK                      0x00000008
#define BCHP_SFE_CORE0_OUT_SEL_PHASE_SEL_SHIFT                     3
#define BCHP_SFE_CORE0_OUT_SEL_PHASE_SEL_DEFAULT                   0x00000000

/* SFE_CORE0 :: OUT_SEL :: SCB_INPUT_SEL [02:00] */
#define BCHP_SFE_CORE0_OUT_SEL_SCB_INPUT_SEL_MASK                  0x00000007
#define BCHP_SFE_CORE0_OUT_SEL_SCB_INPUT_SEL_SHIFT                 0
#define BCHP_SFE_CORE0_OUT_SEL_SCB_INPUT_SEL_DEFAULT               0x00000000

/***************************************************************************
 *AAGC - Analog AGC Loop Control
 ***************************************************************************/
/* SFE_CORE0 :: AAGC :: IAGC_RST [31:31] */
#define BCHP_SFE_CORE0_AAGC_IAGC_RST_MASK                          0x80000000
#define BCHP_SFE_CORE0_AAGC_IAGC_RST_SHIFT                         31
#define BCHP_SFE_CORE0_AAGC_IAGC_RST_DEFAULT                       0x00000000

/* SFE_CORE0 :: AAGC :: reserved_for_eco0 [30:13] */
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco0_MASK                 0x7fffe000
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco0_SHIFT                13
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco0_DEFAULT              0x00000000

/* SFE_CORE0 :: AAGC :: IAGC_LOG2_BYP [12:12] */
#define BCHP_SFE_CORE0_AAGC_IAGC_LOG2_BYP_MASK                     0x00001000
#define BCHP_SFE_CORE0_AAGC_IAGC_LOG2_BYP_SHIFT                    12
#define BCHP_SFE_CORE0_AAGC_IAGC_LOG2_BYP_DEFAULT                  0x00000000

/* SFE_CORE0 :: AAGC :: IAGC_FRZ [11:11] */
#define BCHP_SFE_CORE0_AAGC_IAGC_FRZ_MASK                          0x00000800
#define BCHP_SFE_CORE0_AAGC_IAGC_FRZ_SHIFT                         11
#define BCHP_SFE_CORE0_AAGC_IAGC_FRZ_DEFAULT                       0x00000001

/* SFE_CORE0 :: AAGC :: IF_DELSIG_RTZ [10:10] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_RTZ_MASK                     0x00000400
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_RTZ_SHIFT                    10
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_RTZ_DEFAULT                  0x00000000

/* SFE_CORE0 :: AAGC :: IF_DELSIG_OD [09:09] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OD_MASK                      0x00000200
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OD_SHIFT                     9
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OD_DEFAULT                   0x00000000

/* SFE_CORE0 :: AAGC :: IF_DELSIG_INV [08:08] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_INV_MASK                     0x00000100
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_INV_SHIFT                    8
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_INV_DEFAULT                  0x00000000

/* SFE_CORE0 :: AAGC :: reserved_for_eco1 [07:07] */
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco1_MASK                 0x00000080
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco1_SHIFT                7
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco1_DEFAULT              0x00000000

/* SFE_CORE0 :: AAGC :: IF_DELSIG_OUT_SEL [06:06] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OUT_SEL_MASK                 0x00000040
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OUT_SEL_SHIFT                6
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_OUT_SEL_DEFAULT              0x00000000

/* SFE_CORE0 :: AAGC :: IF_DELSIG_2ND_ORDER [05:05] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_2ND_ORDER_MASK               0x00000020
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_2ND_ORDER_SHIFT              5
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_2ND_ORDER_DEFAULT            0x00000000

/* SFE_CORE0 :: AAGC :: IF_DELSIG_IN_SEL [04:04] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_IN_SEL_MASK                  0x00000010
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_IN_SEL_SHIFT                 4
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_IN_SEL_DEFAULT               0x00000000

/* SFE_CORE0 :: AAGC :: reserved_for_eco2 [03:03] */
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco2_MASK                 0x00000008
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco2_SHIFT                3
#define BCHP_SFE_CORE0_AAGC_reserved_for_eco2_DEFAULT              0x00000000

/* SFE_CORE0 :: AAGC :: SIG_AVG_FF [02:00] */
#define BCHP_SFE_CORE0_AAGC_SIG_AVG_FF_MASK                        0x00000007
#define BCHP_SFE_CORE0_AAGC_SIG_AVG_FF_SHIFT                       0
#define BCHP_SFE_CORE0_AAGC_SIG_AVG_FF_DEFAULT                     0x00000003

/***************************************************************************
 *AAGC_COEF - Analog AGC Loop Coefficients
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_COEF :: reserved0 [31:06] */
#define BCHP_SFE_CORE0_AAGC_COEF_reserved0_MASK                    0xffffffc0
#define BCHP_SFE_CORE0_AAGC_COEF_reserved0_SHIFT                   6

/* SFE_CORE0 :: AAGC_COEF :: KI [05:00] */
#define BCHP_SFE_CORE0_AAGC_COEF_KI_MASK                           0x0000003f
#define BCHP_SFE_CORE0_AAGC_COEF_KI_SHIFT                          0
#define BCHP_SFE_CORE0_AAGC_COEF_KI_DEFAULT                        0x00000000

/***************************************************************************
 *AAGC_THRESH - Analog AGC Loop Thresholds
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_THRESH :: reserved0 [31:16] */
#define BCHP_SFE_CORE0_AAGC_THRESH_reserved0_MASK                  0xffff0000
#define BCHP_SFE_CORE0_AAGC_THRESH_reserved0_SHIFT                 16

/* SFE_CORE0 :: AAGC_THRESH :: IF_THRESH [15:00] */
#define BCHP_SFE_CORE0_AAGC_THRESH_IF_THRESH_MASK                  0x0000ffff
#define BCHP_SFE_CORE0_AAGC_THRESH_IF_THRESH_SHIFT                 0
#define BCHP_SFE_CORE0_AAGC_THRESH_IF_THRESH_DEFAULT               0x000000d5

/***************************************************************************
 *AAGC_ILIMIT - Analog AGC IF Loop Limits
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_ILIMIT :: UPPER_LIMIT [31:16] */
#define BCHP_SFE_CORE0_AAGC_ILIMIT_UPPER_LIMIT_MASK                0xffff0000
#define BCHP_SFE_CORE0_AAGC_ILIMIT_UPPER_LIMIT_SHIFT               16
#define BCHP_SFE_CORE0_AAGC_ILIMIT_UPPER_LIMIT_DEFAULT             0x0000027e

/* SFE_CORE0 :: AAGC_ILIMIT :: LOWER_LIMIT [15:00] */
#define BCHP_SFE_CORE0_AAGC_ILIMIT_LOWER_LIMIT_MASK                0x0000ffff
#define BCHP_SFE_CORE0_AAGC_ILIMIT_LOWER_LIMIT_SHIFT               0
#define BCHP_SFE_CORE0_AAGC_ILIMIT_LOWER_LIMIT_DEFAULT             0x000001a9

/***************************************************************************
 *AAGC_IFILT - Analog AGC Loop IF Filter Output
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_IFILT :: LFO [31:00] */
#define BCHP_SFE_CORE0_AAGC_IFILT_LFO_MASK                         0xffffffff
#define BCHP_SFE_CORE0_AAGC_IFILT_LFO_SHIFT                        0
#define BCHP_SFE_CORE0_AAGC_IFILT_LFO_DEFAULT                      0x80000000

/***************************************************************************
 *AAGC_UPDATE - Analog AGC Loop Update Control
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_UPDATE :: DURATION [31:16] */
#define BCHP_SFE_CORE0_AAGC_UPDATE_DURATION_MASK                   0xffff0000
#define BCHP_SFE_CORE0_AAGC_UPDATE_DURATION_SHIFT                  16
#define BCHP_SFE_CORE0_AAGC_UPDATE_DURATION_DEFAULT                0x00000001

/* SFE_CORE0 :: AAGC_UPDATE :: reserved0 [15:02] */
#define BCHP_SFE_CORE0_AAGC_UPDATE_reserved0_MASK                  0x0000fffc
#define BCHP_SFE_CORE0_AAGC_UPDATE_reserved0_SHIFT                 2

/* SFE_CORE0 :: AAGC_UPDATE :: CTRL_FMT [01:01] */
#define BCHP_SFE_CORE0_AAGC_UPDATE_CTRL_FMT_MASK                   0x00000002
#define BCHP_SFE_CORE0_AAGC_UPDATE_CTRL_FMT_SHIFT                  1
#define BCHP_SFE_CORE0_AAGC_UPDATE_CTRL_FMT_DEFAULT                0x00000000

/* SFE_CORE0 :: AAGC_UPDATE :: MODE [00:00] */
#define BCHP_SFE_CORE0_AAGC_UPDATE_MODE_MASK                       0x00000001
#define BCHP_SFE_CORE0_AAGC_UPDATE_MODE_SHIFT                      0
#define BCHP_SFE_CORE0_AAGC_UPDATE_MODE_DEFAULT                    0x00000000

/***************************************************************************
 *AAGC_OV - Analog AGC Loop Override
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_OV :: reserved0 [31:16] */
#define BCHP_SFE_CORE0_AAGC_OV_reserved0_MASK                      0xffff0000
#define BCHP_SFE_CORE0_AAGC_OV_reserved0_SHIFT                     16

/* SFE_CORE0 :: AAGC_OV :: IF_DELSIG_OV [15:00] */
#define BCHP_SFE_CORE0_AAGC_OV_IF_DELSIG_OV_MASK                   0x0000ffff
#define BCHP_SFE_CORE0_AAGC_OV_IF_DELSIG_OV_SHIFT                  0
#define BCHP_SFE_CORE0_AAGC_OV_IF_DELSIG_OV_DEFAULT                0x00000000

/***************************************************************************
 *AAGC_IPWR - Analog AGC IF Leaky Averager
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_IPWR :: IF_LEAKY_AVG [31:00] */
#define BCHP_SFE_CORE0_AAGC_IPWR_IF_LEAKY_AVG_MASK                 0xffffffff
#define BCHP_SFE_CORE0_AAGC_IPWR_IF_LEAKY_AVG_SHIFT                0
#define BCHP_SFE_CORE0_AAGC_IPWR_IF_LEAKY_AVG_DEFAULT              0x00000000

/***************************************************************************
 *AAGC_IF_DELSIG_FCNT - Delta-Sigma Clock Rate Control
 ***************************************************************************/
/* SFE_CORE0 :: AAGC_IF_DELSIG_FCNT :: reserved0 [31:08] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT_reserved0_MASK          0xffffff00
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT_reserved0_SHIFT         8

/* SFE_CORE0 :: AAGC_IF_DELSIG_FCNT :: IF_FCNT [07:00] */
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT_IF_FCNT_MASK            0x000000ff
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT_IF_FCNT_SHIFT           0
#define BCHP_SFE_CORE0_AAGC_IF_DELSIG_FCNT_IF_FCNT_DEFAULT         0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0 for Interrupt generation
 ***************************************************************************/
/* SFE_CORE0 :: TIMERCTL0 :: ENABLE [31:31] */
#define BCHP_SFE_CORE0_TIMERCTL0_ENABLE_MASK                       0x80000000
#define BCHP_SFE_CORE0_TIMERCTL0_ENABLE_SHIFT                      31
#define BCHP_SFE_CORE0_TIMERCTL0_ENABLE_DEFAULT                    0x00000000

/* SFE_CORE0 :: TIMERCTL0 :: PERIOD [30:00] */
#define BCHP_SFE_CORE0_TIMERCTL0_PERIOD_MASK                       0x7fffffff
#define BCHP_SFE_CORE0_TIMERCTL0_PERIOD_SHIFT                      0
#define BCHP_SFE_CORE0_TIMERCTL0_PERIOD_DEFAULT                    0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1 for Interrupt generation
 ***************************************************************************/
/* SFE_CORE0 :: TIMERCTL1 :: ENABLE [31:31] */
#define BCHP_SFE_CORE0_TIMERCTL1_ENABLE_MASK                       0x80000000
#define BCHP_SFE_CORE0_TIMERCTL1_ENABLE_SHIFT                      31
#define BCHP_SFE_CORE0_TIMERCTL1_ENABLE_DEFAULT                    0x00000000

/* SFE_CORE0 :: TIMERCTL1 :: PERIOD [30:00] */
#define BCHP_SFE_CORE0_TIMERCTL1_PERIOD_MASK                       0x7fffffff
#define BCHP_SFE_CORE0_TIMERCTL1_PERIOD_SHIFT                      0
#define BCHP_SFE_CORE0_TIMERCTL1_PERIOD_DEFAULT                    0x00000000

/***************************************************************************
 *SCB_CTL - SCB Interface Control Register
 ***************************************************************************/
/* SFE_CORE0 :: SCB_CTL :: reserved_for_eco0 [31:07] */
#define BCHP_SFE_CORE0_SCB_CTL_reserved_for_eco0_MASK              0xffffff80
#define BCHP_SFE_CORE0_SCB_CTL_reserved_for_eco0_SHIFT             7
#define BCHP_SFE_CORE0_SCB_CTL_reserved_for_eco0_DEFAULT           0x00000000

/* SFE_CORE0 :: SCB_CTL :: BYTE_ORD_SWAP [06:06] */
#define BCHP_SFE_CORE0_SCB_CTL_BYTE_ORD_SWAP_MASK                  0x00000040
#define BCHP_SFE_CORE0_SCB_CTL_BYTE_ORD_SWAP_SHIFT                 6
#define BCHP_SFE_CORE0_SCB_CTL_BYTE_ORD_SWAP_DEFAULT               0x00000000

/* SFE_CORE0 :: SCB_CTL :: WORD_ORDER [05:05] */
#define BCHP_SFE_CORE0_SCB_CTL_WORD_ORDER_MASK                     0x00000020
#define BCHP_SFE_CORE0_SCB_CTL_WORD_ORDER_SHIFT                    5
#define BCHP_SFE_CORE0_SCB_CTL_WORD_ORDER_DEFAULT                  0x00000000

/* SFE_CORE0 :: SCB_CTL :: TEST_MODE [04:04] */
#define BCHP_SFE_CORE0_SCB_CTL_TEST_MODE_MASK                      0x00000010
#define BCHP_SFE_CORE0_SCB_CTL_TEST_MODE_SHIFT                     4
#define BCHP_SFE_CORE0_SCB_CTL_TEST_MODE_DEFAULT                   0x00000000

/* SFE_CORE0 :: SCB_CTL :: BURST_LEN [03:01] */
#define BCHP_SFE_CORE0_SCB_CTL_BURST_LEN_MASK                      0x0000000e
#define BCHP_SFE_CORE0_SCB_CTL_BURST_LEN_SHIFT                     1
#define BCHP_SFE_CORE0_SCB_CTL_BURST_LEN_DEFAULT                   0x00000003

/* SFE_CORE0 :: SCB_CTL :: ENA [00:00] */
#define BCHP_SFE_CORE0_SCB_CTL_ENA_MASK                            0x00000001
#define BCHP_SFE_CORE0_SCB_CTL_ENA_SHIFT                           0
#define BCHP_SFE_CORE0_SCB_CTL_ENA_DEFAULT                         0x00000000

/***************************************************************************
 *SCB_BUF_INT_THRESH - SCB Buffer Interrupt Trigger Threshold
 ***************************************************************************/
/* SFE_CORE0 :: SCB_BUF_INT_THRESH :: BUF_INT_THRESH [31:00] */
#define BCHP_SFE_CORE0_SCB_BUF_INT_THRESH_BUF_INT_THRESH_MASK      0xffffffff
#define BCHP_SFE_CORE0_SCB_BUF_INT_THRESH_BUF_INT_THRESH_SHIFT     0
#define BCHP_SFE_CORE0_SCB_BUF_INT_THRESH_BUF_INT_THRESH_DEFAULT   0x00000400

/***************************************************************************
 *SCB_BASE_ADDR_LO - SCB Circular Buffer Base address (Lower 32-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_BASE_ADDR_LO :: BASE_ADDR_LO [31:00] */
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_LO_BASE_ADDR_LO_MASK          0xffffffff
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_LO_BASE_ADDR_LO_SHIFT         0
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_LO_BASE_ADDR_LO_DEFAULT       0x00000000

/***************************************************************************
 *SCB_BASE_ADDR_HI - SCB Circular Buffer Base address (Upper 8-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_BASE_ADDR_HI :: reserved_for_eco0 [31:08] */
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_reserved_for_eco0_MASK     0xffffff00
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_reserved_for_eco0_SHIFT    8
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_reserved_for_eco0_DEFAULT  0x00000000

/* SFE_CORE0 :: SCB_BASE_ADDR_HI :: BASE_ADDR_HI [07:00] */
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_BASE_ADDR_HI_MASK          0x000000ff
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_BASE_ADDR_HI_SHIFT         0
#define BCHP_SFE_CORE0_SCB_BASE_ADDR_HI_BASE_ADDR_HI_DEFAULT       0x00000000

/***************************************************************************
 *SCB_END_ADDR_LO - SCB Circular Buffer End address (Lower 32-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_END_ADDR_LO :: END_ADDR_LO [31:00] */
#define BCHP_SFE_CORE0_SCB_END_ADDR_LO_END_ADDR_LO_MASK            0xffffffff
#define BCHP_SFE_CORE0_SCB_END_ADDR_LO_END_ADDR_LO_SHIFT           0
#define BCHP_SFE_CORE0_SCB_END_ADDR_LO_END_ADDR_LO_DEFAULT         0x00100000

/***************************************************************************
 *SCB_END_ADDR_HI - SCB Circular Buffer End address (Upper 8-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_END_ADDR_HI :: reserved_for_eco0 [31:08] */
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_reserved_for_eco0_MASK      0xffffff00
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_reserved_for_eco0_SHIFT     8
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_reserved_for_eco0_DEFAULT   0x00000000

/* SFE_CORE0 :: SCB_END_ADDR_HI :: END_ADDR_HI [07:00] */
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_END_ADDR_HI_MASK            0x000000ff
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_END_ADDR_HI_SHIFT           0
#define BCHP_SFE_CORE0_SCB_END_ADDR_HI_END_ADDR_HI_DEFAULT         0x00000000

/***************************************************************************
 *SCB_WRITE_ADDR_LO - SCB Circular Buffer Write address (Lower 32-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_WRITE_ADDR_LO :: WRITE_ADDR_LO [31:00] */
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_LO_WRITE_ADDR_LO_MASK        0xffffffff
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_LO_WRITE_ADDR_LO_SHIFT       0
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_LO_WRITE_ADDR_LO_DEFAULT     0x00000000

/***************************************************************************
 *SCB_WRITE_ADDR_HI - SCB Circular Buffer Write address (Upper 8-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_WRITE_ADDR_HI :: reserved_for_eco0 [31:08] */
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_reserved_for_eco0_MASK    0xffffff00
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_reserved_for_eco0_SHIFT   8
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_reserved_for_eco0_DEFAULT 0x00000000

/* SFE_CORE0 :: SCB_WRITE_ADDR_HI :: WRITE_ADDR_HI [07:00] */
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_WRITE_ADDR_HI_MASK        0x000000ff
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_WRITE_ADDR_HI_SHIFT       0
#define BCHP_SFE_CORE0_SCB_WRITE_ADDR_HI_WRITE_ADDR_HI_DEFAULT     0x00000000

/***************************************************************************
 *SCB_READ_ADDR_LO - SCB Circular Buffer Read address (Lower 32-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_READ_ADDR_LO :: READ_ADDR_LO [31:00] */
#define BCHP_SFE_CORE0_SCB_READ_ADDR_LO_READ_ADDR_LO_MASK          0xffffffff
#define BCHP_SFE_CORE0_SCB_READ_ADDR_LO_READ_ADDR_LO_SHIFT         0
#define BCHP_SFE_CORE0_SCB_READ_ADDR_LO_READ_ADDR_LO_DEFAULT       0x00000000

/***************************************************************************
 *SCB_READ_ADDR_HI - SCB Circular Buffer Read address (Upper 8-bit)
 ***************************************************************************/
/* SFE_CORE0 :: SCB_READ_ADDR_HI :: reserved_for_eco0 [31:08] */
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_reserved_for_eco0_MASK     0xffffff00
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_reserved_for_eco0_SHIFT    8
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_reserved_for_eco0_DEFAULT  0x00000000

/* SFE_CORE0 :: SCB_READ_ADDR_HI :: READ_ADDR_HI [07:00] */
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_READ_ADDR_HI_MASK          0x000000ff
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_READ_ADDR_HI_SHIFT         0
#define BCHP_SFE_CORE0_SCB_READ_ADDR_HI_READ_ADDR_HI_DEFAULT       0x00000000

/***************************************************************************
 *SCB_STATUS - SCB Interface Status
 ***************************************************************************/
/* SFE_CORE0 :: SCB_STATUS :: reserved_for_eco0 [31:03] */
#define BCHP_SFE_CORE0_SCB_STATUS_reserved_for_eco0_MASK           0xfffffff8
#define BCHP_SFE_CORE0_SCB_STATUS_reserved_for_eco0_SHIFT          3
#define BCHP_SFE_CORE0_SCB_STATUS_reserved_for_eco0_DEFAULT        0x00000000

/* SFE_CORE0 :: SCB_STATUS :: SOFT_SHUTDOWN [02:02] */
#define BCHP_SFE_CORE0_SCB_STATUS_SOFT_SHUTDOWN_MASK               0x00000004
#define BCHP_SFE_CORE0_SCB_STATUS_SOFT_SHUTDOWN_SHIFT              2
#define BCHP_SFE_CORE0_SCB_STATUS_SOFT_SHUTDOWN_DEFAULT            0x00000000

/* SFE_CORE0 :: SCB_STATUS :: WFIFO_UFLOW [01:01] */
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_UFLOW_MASK                 0x00000002
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_UFLOW_SHIFT                1
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_UFLOW_DEFAULT              0x00000000

/* SFE_CORE0 :: SCB_STATUS :: WFIFO_OFLOW [00:00] */
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_OFLOW_MASK                 0x00000001
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_OFLOW_SHIFT                0
#define BCHP_SFE_CORE0_SCB_STATUS_WFIFO_OFLOW_DEFAULT              0x00000000

/***************************************************************************
 *SCB_BUF_SIZE - SCB Circular Buffer Size
 ***************************************************************************/
/* SFE_CORE0 :: SCB_BUF_SIZE :: BUF_SIZE [31:00] */
#define BCHP_SFE_CORE0_SCB_BUF_SIZE_BUF_SIZE_MASK                  0xffffffff
#define BCHP_SFE_CORE0_SCB_BUF_SIZE_BUF_SIZE_SHIFT                 0
#define BCHP_SFE_CORE0_SCB_BUF_SIZE_BUF_SIZE_DEFAULT               0x00000000

/***************************************************************************
 *TPIN - Reg Overwrite for mixer input
 ***************************************************************************/
/* SFE_CORE0 :: TPIN :: TP_EN [31:31] */
#define BCHP_SFE_CORE0_TPIN_TP_EN_MASK                             0x80000000
#define BCHP_SFE_CORE0_TPIN_TP_EN_SHIFT                            31
#define BCHP_SFE_CORE0_TPIN_TP_EN_DEFAULT                          0x00000000

/* SFE_CORE0 :: TPIN :: reserved_for_eco0 [30:28] */
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco0_MASK                 0x70000000
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco0_SHIFT                28
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco0_DEFAULT              0x00000000

/* SFE_CORE0 :: TPIN :: TP_DIN_Q [27:16] */
#define BCHP_SFE_CORE0_TPIN_TP_DIN_Q_MASK                          0x0fff0000
#define BCHP_SFE_CORE0_TPIN_TP_DIN_Q_SHIFT                         16
#define BCHP_SFE_CORE0_TPIN_TP_DIN_Q_DEFAULT                       0x00000000

/* SFE_CORE0 :: TPIN :: reserved_for_eco1 [15:12] */
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco1_MASK                 0x0000f000
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco1_SHIFT                12
#define BCHP_SFE_CORE0_TPIN_reserved_for_eco1_DEFAULT              0x00000000

/* SFE_CORE0 :: TPIN :: TP_DIN_I [11:00] */
#define BCHP_SFE_CORE0_TPIN_TP_DIN_I_MASK                          0x00000fff
#define BCHP_SFE_CORE0_TPIN_TP_DIN_I_SHIFT                         0
#define BCHP_SFE_CORE0_TPIN_TP_DIN_I_DEFAULT                       0x00000000

/***************************************************************************
 *TPOUT_SEL - Select tpout readback input
 ***************************************************************************/
/* SFE_CORE0 :: TPOUT_SEL :: reserved_for_eco0 [31:04] */
#define BCHP_SFE_CORE0_TPOUT_SEL_reserved_for_eco0_MASK            0xfffffff0
#define BCHP_SFE_CORE0_TPOUT_SEL_reserved_for_eco0_SHIFT           4
#define BCHP_SFE_CORE0_TPOUT_SEL_reserved_for_eco0_DEFAULT         0x00000000

/* SFE_CORE0 :: TPOUT_SEL :: TPOUT_SEL [03:00] */
#define BCHP_SFE_CORE0_TPOUT_SEL_TPOUT_SEL_MASK                    0x0000000f
#define BCHP_SFE_CORE0_TPOUT_SEL_TPOUT_SEL_SHIFT                   0
#define BCHP_SFE_CORE0_TPOUT_SEL_TPOUT_SEL_DEFAULT                 0x0000000f

/***************************************************************************
 *TPOUT - tpout readback
 ***************************************************************************/
/* SFE_CORE0 :: TPOUT :: TPOUT [31:00] */
#define BCHP_SFE_CORE0_TPOUT_TPOUT_MASK                            0xffffffff
#define BCHP_SFE_CORE0_TPOUT_TPOUT_SHIFT                           0

/***************************************************************************
 *HDOFFCTL - HDOFFCTL
 ***************************************************************************/
/* SFE_CORE0 :: HDOFFCTL :: ECO_SPARE_0 [31:13] */
#define BCHP_SFE_CORE0_HDOFFCTL_ECO_SPARE_0_MASK                   0xffffe000
#define BCHP_SFE_CORE0_HDOFFCTL_ECO_SPARE_0_SHIFT                  13
#define BCHP_SFE_CORE0_HDOFFCTL_ECO_SPARE_0_DEFAULT                0x00000000

/* SFE_CORE0 :: HDOFFCTL :: CLK_DIVIDER [12:09] */
#define BCHP_SFE_CORE0_HDOFFCTL_CLK_DIVIDER_MASK                   0x00001e00
#define BCHP_SFE_CORE0_HDOFFCTL_CLK_DIVIDER_SHIFT                  9
#define BCHP_SFE_CORE0_HDOFFCTL_CLK_DIVIDER_DEFAULT                0x00000000

/* SFE_CORE0 :: HDOFFCTL :: FIFO_RESET [08:08] */
#define BCHP_SFE_CORE0_HDOFFCTL_FIFO_RESET_MASK                    0x00000100
#define BCHP_SFE_CORE0_HDOFFCTL_FIFO_RESET_SHIFT                   8
#define BCHP_SFE_CORE0_HDOFFCTL_FIFO_RESET_DEFAULT                 0x00000000

/* SFE_CORE0 :: HDOFFCTL :: INPUT_MODE [07:06] */
#define BCHP_SFE_CORE0_HDOFFCTL_INPUT_MODE_MASK                    0x000000c0
#define BCHP_SFE_CORE0_HDOFFCTL_INPUT_MODE_SHIFT                   6
#define BCHP_SFE_CORE0_HDOFFCTL_INPUT_MODE_DEFAULT                 0x00000000

/* SFE_CORE0 :: HDOFFCTL :: LATENCY_IQ [05:04] */
#define BCHP_SFE_CORE0_HDOFFCTL_LATENCY_IQ_MASK                    0x00000030
#define BCHP_SFE_CORE0_HDOFFCTL_LATENCY_IQ_SHIFT                   4
#define BCHP_SFE_CORE0_HDOFFCTL_LATENCY_IQ_DEFAULT                 0x00000000

/* SFE_CORE0 :: HDOFFCTL :: SWAP_IQ [03:03] */
#define BCHP_SFE_CORE0_HDOFFCTL_SWAP_IQ_MASK                       0x00000008
#define BCHP_SFE_CORE0_HDOFFCTL_SWAP_IQ_SHIFT                      3
#define BCHP_SFE_CORE0_HDOFFCTL_SWAP_IQ_DEFAULT                    0x00000000

/* SFE_CORE0 :: HDOFFCTL :: LFSR_ADC_HDOFF_ENABLE [02:02] */
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_HDOFF_ENABLE_MASK         0x00000004
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_HDOFF_ENABLE_SHIFT        2
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_HDOFF_ENABLE_DEFAULT      0x00000000

/* SFE_CORE0 :: HDOFFCTL :: LFSR_ADC_FIFO_ENABLE [01:01] */
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_FIFO_ENABLE_MASK          0x00000002
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_FIFO_ENABLE_SHIFT         1
#define BCHP_SFE_CORE0_HDOFFCTL_LFSR_ADC_FIFO_ENABLE_DEFAULT       0x00000000

/* SFE_CORE0 :: HDOFFCTL :: ADC_EDGE_SEL [00:00] */
#define BCHP_SFE_CORE0_HDOFFCTL_ADC_EDGE_SEL_MASK                  0x00000001
#define BCHP_SFE_CORE0_HDOFFCTL_ADC_EDGE_SEL_SHIFT                 0
#define BCHP_SFE_CORE0_HDOFFCTL_ADC_EDGE_SEL_DEFAULT               0x00000000

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* SFE_CORE0 :: HDOFFSTS :: ECO_SPARE_0 [31:02] */
#define BCHP_SFE_CORE0_HDOFFSTS_ECO_SPARE_0_MASK                   0xfffffffc
#define BCHP_SFE_CORE0_HDOFFSTS_ECO_SPARE_0_SHIFT                  2
#define BCHP_SFE_CORE0_HDOFFSTS_ECO_SPARE_0_DEFAULT                0x00000000

/* SFE_CORE0 :: HDOFFSTS :: LFSR_COMP_FIFO_ADC_FAIL [01:01] */
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_FIFO_ADC_FAIL_MASK       0x00000002
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_FIFO_ADC_FAIL_SHIFT      1
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_FIFO_ADC_FAIL_DEFAULT    0x00000000

/* SFE_CORE0 :: HDOFFSTS :: LFSR_COMP_ADC_FAIL [00:00] */
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_ADC_FAIL_MASK            0x00000001
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_ADC_FAIL_SHIFT           0
#define BCHP_SFE_CORE0_HDOFFSTS_LFSR_COMP_ADC_FAIL_DEFAULT         0x00000000

/***************************************************************************
 *COUNTER_ENA - COUNTER_ENA
 ***************************************************************************/
/* SFE_CORE0 :: COUNTER_ENA :: ECO_SPARE_0 [31:03] */
#define BCHP_SFE_CORE0_COUNTER_ENA_ECO_SPARE_0_MASK                0xfffffff8
#define BCHP_SFE_CORE0_COUNTER_ENA_ECO_SPARE_0_SHIFT               3
#define BCHP_SFE_CORE0_COUNTER_ENA_ECO_SPARE_0_DEFAULT             0x00000000

/* SFE_CORE0 :: COUNTER_ENA :: F2B_COUNTER_ENA [02:02] */
#define BCHP_SFE_CORE0_COUNTER_ENA_F2B_COUNTER_ENA_MASK            0x00000004
#define BCHP_SFE_CORE0_COUNTER_ENA_F2B_COUNTER_ENA_SHIFT           2
#define BCHP_SFE_CORE0_COUNTER_ENA_F2B_COUNTER_ENA_DEFAULT         0x00000000

/* SFE_CORE0 :: COUNTER_ENA :: F1B_COUNTER_ENA [01:01] */
#define BCHP_SFE_CORE0_COUNTER_ENA_F1B_COUNTER_ENA_MASK            0x00000002
#define BCHP_SFE_CORE0_COUNTER_ENA_F1B_COUNTER_ENA_SHIFT           1
#define BCHP_SFE_CORE0_COUNTER_ENA_F1B_COUNTER_ENA_DEFAULT         0x00000000

/* SFE_CORE0 :: COUNTER_ENA :: FS_COUNTER_ENA [00:00] */
#define BCHP_SFE_CORE0_COUNTER_ENA_FS_COUNTER_ENA_MASK             0x00000001
#define BCHP_SFE_CORE0_COUNTER_ENA_FS_COUNTER_ENA_SHIFT            0
#define BCHP_SFE_CORE0_COUNTER_ENA_FS_COUNTER_ENA_DEFAULT          0x00000000

/***************************************************************************
 *FS_COUNTER - FS_COUNTER
 ***************************************************************************/
/* SFE_CORE0 :: FS_COUNTER :: FS_COUNTER [31:00] */
#define BCHP_SFE_CORE0_FS_COUNTER_FS_COUNTER_MASK                  0xffffffff
#define BCHP_SFE_CORE0_FS_COUNTER_FS_COUNTER_SHIFT                 0

/***************************************************************************
 *F1B_COUNTER - F1B_COUNTER
 ***************************************************************************/
/* SFE_CORE0 :: F1B_COUNTER :: F1B_COUNTER [31:00] */
#define BCHP_SFE_CORE0_F1B_COUNTER_F1B_COUNTER_MASK                0xffffffff
#define BCHP_SFE_CORE0_F1B_COUNTER_F1B_COUNTER_SHIFT               0

/***************************************************************************
 *F2B_COUNTER - F2B_COUNTER
 ***************************************************************************/
/* SFE_CORE0 :: F2B_COUNTER :: F2B_COUNTER [31:00] */
#define BCHP_SFE_CORE0_F2B_COUNTER_F2B_COUNTER_MASK                0xffffffff
#define BCHP_SFE_CORE0_F2B_COUNTER_F2B_COUNTER_SHIFT               0

/***************************************************************************
 *RESERVED0 - Reserved Register0
 ***************************************************************************/
/* SFE_CORE0 :: RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_SFE_CORE0_RESERVED0_reserved_for_eco0_MASK            0xffffffff
#define BCHP_SFE_CORE0_RESERVED0_reserved_for_eco0_SHIFT           0
#define BCHP_SFE_CORE0_RESERVED0_reserved_for_eco0_DEFAULT         0x00000000

/***************************************************************************
 *RESERVED1 - Reserved Register1
 ***************************************************************************/
/* SFE_CORE0 :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_SFE_CORE0_RESERVED1_reserved_for_eco0_MASK            0xffffffff
#define BCHP_SFE_CORE0_RESERVED1_reserved_for_eco0_SHIFT           0
#define BCHP_SFE_CORE0_RESERVED1_reserved_for_eco0_DEFAULT         0x00000000

/***************************************************************************
 *SW_SPARE0 - SW Spare Register0
 ***************************************************************************/
/* SFE_CORE0 :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_SFE_CORE0_SW_SPARE0_SPARE_MASK                        0xffffffff
#define BCHP_SFE_CORE0_SW_SPARE0_SPARE_SHIFT                       0
#define BCHP_SFE_CORE0_SW_SPARE0_SPARE_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE1 - SW Spare Register1
 ***************************************************************************/
/* SFE_CORE0 :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_SFE_CORE0_SW_SPARE1_SPARE_MASK                        0xffffffff
#define BCHP_SFE_CORE0_SW_SPARE1_SPARE_SHIFT                       0
#define BCHP_SFE_CORE0_SW_SPARE1_SPARE_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_SFE_CORE0_H__ */

/* End of File */
