head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.2
	binutils-2_24-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2013.02.28.19.18.39;	author yufeng;	state Exp;
branches;
next	;


desc
@@


1.1
log
@include/opcode/

	* aarch64.h (AARCH64_FEATURE_CRC): New macro.

opcodes/

	* aarch64-tbl.h (QL_I3SAMEW, QL_I3WWX): New macros.
	(aarch64_feature_crc): New static.
	(CRC): New macro.
	(aarch64_opcode_table): Add entries for the crc32b, crc32h, crc32w,
	crc32x, crc32cb, crc32ch, crc32cw and crc32cx instructions.
	* aarch64-asm-2.c: Re-generate.
	* aarch64-dis-2.c: Ditto.
	* aarch64-opc-2.c: Ditto.

gas/

	* config/tc-aarch64.c (aarch64_features): Add the 'crc' option.

gas/testsuite/

	* gas/aarch64/crc32.s: New test.
	* gas/aarch64/crc32.d: Ditto.
@
text
@#objdump: -dr
#as: -march=armv8-a+crc

.*:     file format .*

Disassembly of section \.text:

0000000000000000 <.*>:
   0:	1acf40e3 	crc32b	w3, w7, w15
   4:	1ac345e7 	crc32h	w7, w15, w3
   8:	1ac7486f 	crc32w	w15, w3, w7
   c:	9acf4ce3 	crc32x	w3, w7, x15
  10:	1acf50e3 	crc32cb	w3, w7, w15
  14:	1ac355e7 	crc32ch	w7, w15, w3
  18:	1ac7586f 	crc32cw	w15, w3, w7
  1c:	9acf5ce3 	crc32cx	w3, w7, x15
@
