# -*- mode: snippet -*-
# name: generate
# uuid: verilog-mode
# key: gen
# condition: t
# --
genvar $1;
generate
    for($1 = 0; $1 < $2; $1 = $1+1) begin
        $3;
    end
endgenerate
