<?xml version="1.0" encoding="utf-8"?>

<!--
Shoulder
Copyright (C) 2018 Assured Information Security, Inc.

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
-->

<register_page>
  <registers>
    <register is_register="True" is_internal="True" execution_state="AArch64" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>MOCK_REGISTER</reg_short_name>
      <reg_long_name>A mock 32-bit register for testing shoulder</reg_long_name>
      <reg_purpose>
        <purpose_text>
          <para>Register does not belong to the aarch64 architecture</para>
        </purpose_text>
      </reg_purpose>
      <reg_fieldsets>
        <fields length="32">
          <field id="0_31_31">
            <field_name>msb</field_name>
            <field_msb>31</field_msb>
            <field_lsb>31</field_lsb>
            <field_description>
              <para>The most significant bit of the mock register.</para>
            </field_description>
          </field>
          <field id="0_30_1" is_variable_length="False">
            <field_name>not_msb_lsb</field_name>
            <field_msb>30</field_msb>
            <field_lsb>1</field_lsb>
            <field_description>
              <para>Everything between MSB and LSB in the mock register.</para>
            </field_description>
          </field>
          <field id="0_0_0">
            <field_name>lsb</field_name>
            <field_msb>0</field_msb>
            <field_lsb>0</field_lsb>
            <field_description>
              <para>The least significant bit of the mock register.</para>
            </field_description>
          </field>
        </fields>
      </reg_fieldsets>
      <access_mechanisms>
        <access_mechanism>
          <access_instructions>
            <access_instruction id="MRS"/>
            <access_instruction id="MSR_reg"/>
          </access_instructions>
        </access_mechanism>
      </access_mechanisms>
    </register>
  </registers>
</register_page>
