EDA Netlist Writer report for quartus_compile
Mon Jan 15 13:03:46 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages
  4. Simulation Settings
  5. Simulation Generated Files



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Mon Jan 15 13:03:46 2024 ;
; Revision Name             ; quartus_compile                       ;
; Top-level Entity Name     ; quartus_compile                       ;
; Family                    ; Cyclone 10 GX                         ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.4.0 Build 79 11/22/2023 SC Pro Edition
    Info: Processing started: Mon Jan 15 13:03:42 2024
    Info: System process ID: 539916
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/quartus.ini
Info: The application is running in 'DNI' mode.
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info (22889): This design was generated using the DNI flow.
Info (204019): Generated file quartus_compile.vo in folder "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1862 megabytes
    Info: Processing ended: Mon Jan 15 13:03:46 2024
    Info: Elapsed time: 00:00:04
    Info: System process ID: 539916


+--------------------------------------------------------------------------------+
; Simulation Settings                                                            ;
+--------------------------------------------------+-----------------------------+
; Option                                           ; Setting                     ;
+--------------------------------------------------+-----------------------------+
; Tool Name                                        ; Questa Intel FPGA (Verilog) ;
; Truncate long hierarchy paths                    ; Off                         ;
; Map illegal HDL characters                       ; On                          ;
; Flatten buses into individual nodes              ; Off                         ;
; Bring out device-wide set/reset signals as ports ; Off                         ;
; Do not write top level VHDL entity               ; Off                         ;
; Architecture name in VHDL output netlist         ; structure                   ;
+--------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+
; /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/simulation/questa/quartus_compile.vo ;
+---------------------------------------------------------------------------------------------------------------+


