{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655102893162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102893167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 14:48:13 2022 " "Processing started: Mon Jun 13 14:48:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102893167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102893167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_LED -c NIOS_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_LED -c NIOS_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102893167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655102893937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655102893937 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOS_LED_Qsys.qsys " "Elaborating Platform Designer system entity \"NIOS_LED_Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102900826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:23 Progress: Loading 0606_Hw/NIOS_LED_Qsys.qsys " "2022.06.13.14:48:23 Progress: Loading 0606_Hw/NIOS_LED_Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102903482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:23 Progress: Reading input file " "2022.06.13.14:48:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102903921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:23 Progress: Adding LED \[altera_avalon_pio 18.1\] " "2022.06.13.14:48:23 Progress: Adding LED \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102903998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Parameterizing module LED " "2022.06.13.14:48:24 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Adding NIOS_CPU \[altera_nios2_gen2 18.1\] " "2022.06.13.14:48:24 Progress: Adding NIOS_CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Parameterizing module NIOS_CPU " "2022.06.13.14:48:24 Progress: Parameterizing module NIOS_CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2022.06.13.14:48:24 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Parameterizing module SW " "2022.06.13.14:48:24 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Adding clk_50M \[clock_source 18.1\] " "2022.06.13.14:48:24 Progress: Adding clk_50M \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Parameterizing module clk_50M " "2022.06.13.14:48:24 Progress: Parameterizing module clk_50M" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.06.13.14:48:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Parameterizing module jtag_uart " "2022.06.13.14:48:24 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:24 Progress: Adding mm_clock_crossing_bridge \[altera_avalon_mm_clock_crossing_bridge 18.1\] " "2022.06.13.14:48:24 Progress: Adding mm_clock_crossing_bridge \[altera_avalon_mm_clock_crossing_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102904756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module mm_clock_crossing_bridge " "2022.06.13.14:48:25 Progress: Parameterizing module mm_clock_crossing_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2022.06.13.14:48:25 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module onchip_memory " "2022.06.13.14:48:25 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Adding pll \[altera_pll 18.1\] " "2022.06.13.14:48:25 Progress: Adding pll \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module pll " "2022.06.13.14:48:25 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2022.06.13.14:48:25 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module sysid " "2022.06.13.14:48:25 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Adding timer_10ms \[altera_avalon_timer 18.1\] " "2022.06.13.14:48:25 Progress: Adding timer_10ms \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module timer_10ms " "2022.06.13.14:48:25 Progress: Parameterizing module timer_10ms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Adding timer_1ms \[altera_avalon_timer 18.1\] " "2022.06.13.14:48:25 Progress: Adding timer_1ms \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing module timer_1ms " "2022.06.13.14:48:25 Progress: Parameterizing module timer_1ms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Building connections " "2022.06.13.14:48:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Parameterizing connections " "2022.06.13.14:48:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:25 Progress: Validating " "2022.06.13.14:48:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102905510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.13.14:48:27 Progress: Done reading input file " "2022.06.13.14:48:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102907355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOS_LED_Qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOS_LED_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "NIOS_LED_Qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.pll: Able to implement PLL with user settings " "NIOS_LED_Qsys.pll: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NIOS_LED_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys.sysid: Time stamp will be automatically updated when this component is generated. " "NIOS_LED_Qsys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys: Generating NIOS_LED_Qsys \"NIOS_LED_Qsys\" for QUARTUS_SYNTH " "NIOS_LED_Qsys: Generating NIOS_LED_Qsys \"NIOS_LED_Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102908664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102910222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102910230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102910232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102910235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102911119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102911120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'NIOS_LED_Qsys_LED' " "LED: Starting RTL generation for module 'NIOS_LED_Qsys_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102913474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_LED --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0002_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0002_LED_gen//NIOS_LED_Qsys_LED_component_configuration.pl  --do_build_sim=0  \] " "LED:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_LED --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0002_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0002_LED_gen//NIOS_LED_Qsys_LED_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102913474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'NIOS_LED_Qsys_LED' " "LED: Done RTL generation for module 'NIOS_LED_Qsys_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102913668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"NIOS_LED_Qsys\" instantiated altera_avalon_pio \"LED\" " "LED: \"NIOS_LED_Qsys\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102913675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU: \"NIOS_LED_Qsys\" instantiated altera_nios2_gen2 \"NIOS_CPU\" " "NIOS_CPU: \"NIOS_LED_Qsys\" instantiated altera_nios2_gen2 \"NIOS_CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'NIOS_LED_Qsys_SW' " "SW: Starting RTL generation for module 'NIOS_LED_Qsys_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_SW --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0003_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0003_SW_gen//NIOS_LED_Qsys_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_SW --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0003_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0003_SW_gen//NIOS_LED_Qsys_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'NIOS_LED_Qsys_SW' " "SW: Done RTL generation for module 'NIOS_LED_Qsys_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"NIOS_LED_Qsys\" instantiated altera_avalon_pio \"SW\" " "SW: \"NIOS_LED_Qsys\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'NIOS_LED_Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'NIOS_LED_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_LED_Qsys_jtag_uart --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0004_jtag_uart_gen//NIOS_LED_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_LED_Qsys_jtag_uart --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0004_jtag_uart_gen//NIOS_LED_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'NIOS_LED_Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'NIOS_LED_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"NIOS_LED_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"NIOS_LED_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_clock_crossing_bridge: \"NIOS_LED_Qsys\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge\" " "Mm_clock_crossing_bridge: \"NIOS_LED_Qsys\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'NIOS_LED_Qsys_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'NIOS_LED_Qsys_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_LED_Qsys_onchip_memory --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0006_onchip_memory_gen//NIOS_LED_Qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_LED_Qsys_onchip_memory --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0006_onchip_memory_gen//NIOS_LED_Qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'NIOS_LED_Qsys_onchip_memory' " "Onchip_memory: Done RTL generation for module 'NIOS_LED_Qsys_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"NIOS_LED_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"NIOS_LED_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"NIOS_LED_Qsys\" instantiated altera_pll \"pll\" " "Pll: \"NIOS_LED_Qsys\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"NIOS_LED_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"NIOS_LED_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_10ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_10ms' " "Timer_10ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_10ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_10ms:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_10ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0009_timer_10ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0009_timer_10ms_gen//NIOS_LED_Qsys_timer_10ms_component_configuration.pl  --do_build_sim=0  \] " "Timer_10ms:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_10ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0009_timer_10ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0009_timer_10ms_gen//NIOS_LED_Qsys_timer_10ms_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102914898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_10ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_10ms' " "Timer_10ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_10ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_10ms: \"NIOS_LED_Qsys\" instantiated altera_avalon_timer \"timer_10ms\" " "Timer_10ms: \"NIOS_LED_Qsys\" instantiated altera_avalon_timer \"timer_10ms\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_1ms' " "Timer_1ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_1ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1ms:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_1ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0010_timer_1ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0010_timer_1ms_gen//NIOS_LED_Qsys_timer_1ms_component_configuration.pl  --do_build_sim=0  \] " "Timer_1ms:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_1ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0010_timer_1ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0010_timer_1ms_gen//NIOS_LED_Qsys_timer_1ms_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_1ms' " "Timer_1ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_1ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1ms: \"NIOS_LED_Qsys\" instantiated altera_avalon_timer \"timer_1ms\" " "Timer_1ms: \"NIOS_LED_Qsys\" instantiated altera_avalon_timer \"timer_1ms\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102915355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102917146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102917403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102917650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOS_LED_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOS_LED_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102918680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102920943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102921187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102921432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102921675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102921921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102922166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"NIOS_LED_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"NIOS_LED_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOS_LED_Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOS_LED_Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"NIOS_LED_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"NIOS_LED_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOS_LED_Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOS_LED_Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu' " "Cpu: Starting RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_LED_Qsys_NIOS_CPU_cpu --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0014_cpu_gen//NIOS_LED_Qsys_NIOS_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_LED_Qsys_NIOS_CPU_cpu --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_3911906744337913862.dir/0014_cpu_gen//NIOS_LED_Qsys_NIOS_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102923938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*) Starting Nios II generation " "Cpu: # 2022.06.13 14:48:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Checking for plaintext license. " "Cpu: # 2022.06.13 14:48:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.06.13 14:48:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.13 14:48:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.13 14:48:44 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Plaintext license not found. " "Cpu: # 2022.06.13 14:48:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.06.13 14:48:44 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.06.13 14:48:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:44 (*)   Creating all objects for CPU " "Cpu: # 2022.06.13 14:48:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:45 (*)   Generating RTL from CPU objects " "Cpu: # 2022.06.13 14:48:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:45 (*)   Creating plain-text RTL " "Cpu: # 2022.06.13 14:48:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.13 14:48:46 (*) Done Nios II generation " "Cpu: # 2022.06.13 14:48:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu' " "Cpu: Done RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS_CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS_CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_CPU_data_master_translator\" " "NIOS_CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"NIOS_CPU_debug_mem_slave_translator\" " "NIOS_CPU_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"NIOS_CPU_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_CPU_data_master_agent\" " "NIOS_CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"NIOS_CPU_debug_mem_slave_agent\" " "NIOS_CPU_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"NIOS_CPU_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_CPU_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"NIOS_CPU_debug_mem_slave_agent_rsp_fifo\" " "NIOS_CPU_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"NIOS_CPU_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_clock_crossing_bridge_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_clock_crossing_bridge_m0_limiter\" " "Mm_clock_crossing_bridge_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_clock_crossing_bridge_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/0606_Hw/db/ip/NIOS_LED_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_LED_Qsys: Done \"NIOS_LED_Qsys\" with 40 modules, 62 files " "NIOS_LED_Qsys: Done \"NIOS_LED_Qsys\" with 40 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102926909 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOS_LED_Qsys.qsys " "Finished elaborating Platform Designer system entity \"NIOS_LED_Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios_led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED " "Found entity 1: NIOS_LED" {  } { { "NIOS_LED.bdf" "" { Schematic "C:/FPGA/0606_Hw/NIOS_LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.bdf" "" { Schematic "C:/FPGA/0606_Hw/LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/nios_led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/nios_led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys " "Found entity 1: NIOS_LED_Qsys" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_LED " "Found entity 1: NIOS_LED_Qsys_LED" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_led.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module " "Found entity 2: NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug " "Found entity 3: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break " "Found entity 4: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace " "Found entity 7: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo " "Found entity 13: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib " "Found entity 14: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im " "Found entity 15: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_performance_monitors " "Found entity 16: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg " "Found entity 17: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem " "Found entity 19: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci " "Found entity 20: NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_LED_Qsys_NIOS_CPU_cpu " "Found entity 21: NIOS_LED_Qsys_NIOS_CPU_cpu" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_tck.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench " "Found entity 1: NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_test_bench.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_SW " "Found entity 1: NIOS_LED_Qsys_SW" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_sw.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_irq_mapper " "Found entity 1: NIOS_LED_Qsys_irq_mapper" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_irq_mapper.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: NIOS_LED_Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928550 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_jtag_uart_scfifo_w " "Found entity 2: NIOS_LED_Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928550 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_LED_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: NIOS_LED_Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928550 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_LED_Qsys_jtag_uart_scfifo_r " "Found entity 4: NIOS_LED_Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928550 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_LED_Qsys_jtag_uart " "Found entity 5: NIOS_LED_Qsys_jtag_uart" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0 " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928574 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_mm_interconnect_0_router " "Found entity 2: NIOS_LED_Qsys_mm_interconnect_0_router" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928578 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_mm_interconnect_0_router_002 " "Found entity 2: NIOS_LED_Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1 " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928607 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_mm_interconnect_1_router " "Found entity 2: NIOS_LED_Qsys_mm_interconnect_1_router" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_led_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102928609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928612 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_LED_Qsys_mm_interconnect_1_router_001 " "Found entity 2: NIOS_LED_Qsys_mm_interconnect_1_router_001" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001 " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: NIOS_LED_Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_onchip_memory " "Found entity 1: NIOS_LED_Qsys_onchip_memory" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_pll " "Found entity 1: NIOS_LED_Qsys_pll" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_sysid " "Found entity 1: NIOS_LED_Qsys_sysid" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_sysid.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_timer_10ms " "Found entity 1: NIOS_LED_Qsys_timer_10ms" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_10ms.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_10ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED_Qsys_timer_1ms " "Found entity 1: NIOS_LED_Qsys_timer_1ms" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_1ms.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_timer_1ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928687 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928706 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_led_qsys/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_led_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_led_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_led_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nios_led_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102928732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102928732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED " "Elaborating entity \"LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655102928832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys NIOS_LED_Qsys:inst " "Elaborating entity \"NIOS_LED_Qsys\" for hierarchy \"NIOS_LED_Qsys:inst\"" {  } { { "LED.bdf" "inst" { Schematic "C:/FPGA/0606_Hw/LED.bdf" { { 256 80 528 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_LED NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_LED:led " "Elaborating entity \"NIOS_LED_Qsys_LED\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_LED:led\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "led" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "nios_cpu" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v" "cpu" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench:the_NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench:the_NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_test_bench" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102928984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929088 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102929088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102929150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102929150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b_module:NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "NIOS_LED_Qsys_NIOS_CPU_cpu_register_bank_b" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929284 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102929284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_break" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_xbrk" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dbrk" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_itrace" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode:NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_dtrace\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_td_mode:NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_pib" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci_im" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_avalon_reg" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929518 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102929518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102929579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102929579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_ocimem\|NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram_module:NIOS_LED_Qsys_NIOS_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_tck" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_sysclk" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102929744 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102929744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102929758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_NIOS_CPU:nios_cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu:cpu\|NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci:the_NIOS_LED_Qsys_NIOS_CPU_cpu_nios2_oci\|NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper:the_NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_LED_Qsys_NIOS_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_SW NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_SW:sw " "Elaborating entity \"NIOS_LED_Qsys_SW\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_SW:sw\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "sw" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_jtag_uart NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"NIOS_LED_Qsys_jtag_uart\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "jtag_uart" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_jtag_uart_scfifo_w NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"NIOS_LED_Qsys_jtag_uart_scfifo_w\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "the_NIOS_LED_Qsys_jtag_uart_scfifo_w" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "wfifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102930670 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102930670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/FPGA/0606_Hw/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/FPGA/0606_Hw/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/FPGA/0606_Hw/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/FPGA/0606_Hw/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/FPGA/0606_Hw/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/FPGA/0606_Hw/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/FPGA/0606_Hw/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/FPGA/0606_Hw/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/FPGA/0606_Hw/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102930967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102930967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_w:the_NIOS_LED_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/FPGA/0606_Hw/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102930973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_jtag_uart_scfifo_r NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_r:the_NIOS_LED_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"NIOS_LED_Qsys_jtag_uart_scfifo_r\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|NIOS_LED_Qsys_jtag_uart_scfifo_r:the_NIOS_LED_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "the_NIOS_LED_Qsys_jtag_uart_scfifo_r" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931353 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102931353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_LED_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "mm_clock_crossing_bridge" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_onchip_memory NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory " "Elaborating entity \"NIOS_LED_Qsys_onchip_memory\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "onchip_memory" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" "the_altsyncram" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_LED_Qsys_onchip_memory.hex " "Parameter \"init_file\" = \"NIOS_LED_Qsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102931620 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102931620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqn1 " "Found entity 1: altsyncram_eqn1" {  } { { "db/altsyncram_eqn1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_eqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102931682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102931682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqn1 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eqn1:auto_generated " "Elaborating entity \"altsyncram_eqn1\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102931686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_pll NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll " "Elaborating entity \"NIOS_LED_Qsys_pll\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "pll" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" "altera_pll_i" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932115 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1655102932129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102932137 ""}  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102932137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_sysid NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_sysid:sysid " "Elaborating entity \"NIOS_LED_Qsys_sysid\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_sysid:sysid\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "sysid" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_timer_10ms NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_timer_10ms:timer_10ms " "Elaborating entity \"NIOS_LED_Qsys_timer_10ms\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_timer_10ms:timer_10ms\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "timer_10ms" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_timer_1ms NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_timer_1ms:timer_1ms " "Elaborating entity \"NIOS_LED_Qsys_timer_1ms\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_timer_1ms:timer_1ms\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "timer_1ms" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "mm_interconnect_0" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_data_master_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_data_master_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_instruction_master_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_instruction_master_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_debug_mem_slave_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_data_master_agent\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_data_master_agent" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_instruction_master_agent\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_instruction_master_agent" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_cpu_debug_mem_slave_agent\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_debug_mem_slave_agent" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "nios_cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_agent_rsp_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_agent_rdata_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_router NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_router\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "router" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_router_default_decode NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router:router\|NIOS_LED_Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router:router\|NIOS_LED_Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_router_002 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_router_002\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router_002:router_002\|NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_router_002:router_002\|NIOS_LED_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_cmd_demux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_cmd_mux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_rsp_demux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102932991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_rsp_mux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "crosser" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_LED_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "mm_interconnect_1" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "sw_s1_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_10ms_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_10ms_s1_translator\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "timer_10ms_s1_translator" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_agent" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_router NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router:router " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_router\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router:router\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "router" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_router_default_decode NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router:router\|NIOS_LED_Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router:router\|NIOS_LED_Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_router_001 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_router_001\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "router_001" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router_001:router_001\|NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_router_001:router_001\|NIOS_LED_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_limiter" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_cmd_demux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_cmd_mux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_rsp_demux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001 NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "rsp_demux_001" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_mm_interconnect_1_rsp_mux NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_LED_Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|NIOS_LED_Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" "crosser" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/nios_led_qsys_mm_interconnect_1.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED_Qsys_irq_mapper NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_LED_Qsys_irq_mapper\" for hierarchy \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "irq_mapper" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "irq_synchronizer" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102933852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102933852 ""}  } { { "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102933852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"NIOS_LED_Qsys:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "rst_controller" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_led_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "rst_controller_001" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_LED_Qsys:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/nios_led_qsys/nios_led_qsys.v" "rst_controller_002" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102933940 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655102935212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.13.14:48:57 Progress: Loading sld68f8d15f/alt_sld_fab_wrapper_hw.tcl " "2022.06.13.14:48:57 Progress: Loading sld68f8d15f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102937903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102939648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102939747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102941852 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655102942528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld68f8d15f/alt_sld_fab.v" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102942727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102942804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102942813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102942870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102942944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102942944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/0606_Hw/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102943004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102943004 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102945886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655102945886 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655102945886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102945920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102945920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102945920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3n1 " "Found entity 1: altsyncram_a3n1" {  } { { "db/altsyncram_a3n1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_a3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102945985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102945985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102946023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102946023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gi1 " "Found entity 1: altsyncram_8gi1" {  } { { "db/altsyncram_8gi1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_8gi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102946086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102946086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102946125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102946125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102946125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ji1 " "Found entity 1: altsyncram_8ji1" {  } { { "db/altsyncram_8ji1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_8ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102946190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102946190 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_8ji1:auto_generated\|ram_block1a18 " "Synthesized away node \"NIOS_LED_Qsys:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_8ji1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8ji1.tdf" "" { Text "C:/FPGA/0606_Hw/db/altsyncram_8ji1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "db/ip/nios_led_qsys/nios_led_qsys.v" "" { Text "C:/FPGA/0606_Hw/db/ip/nios_led_qsys/nios_led_qsys.v" 195 0 0 } } { "LED.bdf" "" { Schematic "C:/FPGA/0606_Hw/LED.bdf" { { 256 80 528 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102946289 "|LED|NIOS_LED_Qsys:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_8ji1:auto_generated|ram_block1a18"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655102946289 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655102946289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655102946466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102947952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "211 " "211 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655102948864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0606_Hw/output_files/NIOS_LED.map.smsg " "Generated suppressed messages file C:/FPGA/0606_Hw/output_files/NIOS_LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102949654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655102950919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102950919 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1655102951077 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1655102951077 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance NIOS_LED_Qsys:inst\|NIOS_LED_Qsys_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1655102951088 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1655102951088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3187 " "Implemented 3187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655102951271 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655102951271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2939 " "Implemented 2939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655102951271 ""} { "Info" "ICUT_CUT_TM_RAMS" "231 " "Implemented 231 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655102951271 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1655102951271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655102951271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102951339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 14:49:11 2022 " "Processing ended: Mon Jun 13 14:49:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102951339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102951339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102951339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102951339 ""}
