$comment
	File created using the following command:
		vcd file IIC_slave_module.msim.vcd -direction
$end
$date
	Tue May 03 13:52:39 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module IIC_slave_module_vlg_vec_tst $end
$var reg 1 ! SCL $end
$var reg 1 " treg_SDA $end
$var wire 1 # SDA $end
$var wire 1 $ SDAr $end
$var wire 1 % adr_match $end
$var wire 1 & bitcnt [3] $end
$var wire 1 ' bitcnt [2] $end
$var wire 1 ( bitcnt [1] $end
$var wire 1 ) bitcnt [0] $end
$var wire 1 * data_phase $end
$var wire 1 + got_ACK $end
$var wire 1 , incycle $end
$var wire 1 - mem [7] $end
$var wire 1 . mem [6] $end
$var wire 1 / mem [5] $end
$var wire 1 0 mem [4] $end
$var wire 1 1 mem [3] $end
$var wire 1 2 mem [2] $end
$var wire 1 3 mem [1] $end
$var wire 1 4 mem [0] $end
$var wire 1 5 op_read $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < SDA~output_o $end
$var wire 1 = incycle~output_o $end
$var wire 1 > bitcnt[0]~output_o $end
$var wire 1 ? bitcnt[1]~output_o $end
$var wire 1 @ bitcnt[2]~output_o $end
$var wire 1 A bitcnt[3]~output_o $end
$var wire 1 B data_phase~output_o $end
$var wire 1 C adr_match~output_o $end
$var wire 1 D op_read~output_o $end
$var wire 1 E got_ACK~output_o $end
$var wire 1 F mem[0]~output_o $end
$var wire 1 G mem[1]~output_o $end
$var wire 1 H mem[2]~output_o $end
$var wire 1 I mem[3]~output_o $end
$var wire 1 J mem[4]~output_o $end
$var wire 1 K mem[5]~output_o $end
$var wire 1 L mem[6]~output_o $end
$var wire 1 M mem[7]~output_o $end
$var wire 1 N SDAr~output_o $end
$var wire 1 O SCL~input_o $end
$var wire 1 P bitcnt~0_combout $end
$var wire 1 Q SDA~input_o $end
$var wire 1 R incycle~0_combout $end
$var wire 1 S SDA_shadow~0_combout $end
$var wire 1 T SDA_shadow~combout $end
$var wire 1 U start_or_stop~0_combout $end
$var wire 1 V incycle~reg0_q $end
$var wire 1 W bitcnt[0]~reg0_q $end
$var wire 1 X bitcnt~1_combout $end
$var wire 1 Y bitcnt[1]~reg0_q $end
$var wire 1 Z bitcnt~2_combout $end
$var wire 1 [ bitcnt[2]~reg0_q $end
$var wire 1 \ bitcnt~3_combout $end
$var wire 1 ] bitcnt[3]~reg0_q $end
$var wire 1 ^ SDAr~reg0_q $end
$var wire 1 _ adr_match~0_combout $end
$var wire 1 ` adr_match~reg0_q $end
$var wire 1 a comb~0_combout $end
$var wire 1 b op_read~0_combout $end
$var wire 1 c op_read~reg0_q $end
$var wire 1 d got_ACK~0_combout $end
$var wire 1 e got_ACK~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1)
1(
1'
0&
0*
0+
0,
04
03
02
01
00
0/
0.
0-
05
06
17
x8
19
1:
1;
z<
0=
1>
1?
1@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
1a
0b
0c
0d
0e
$end
#40000
1"
1#
1Q
1T
0R
#50000
1!
1O
0S
1^
1N
1$
0_
#90000
0"
0#
0Q
1U
1S
1R
0T
0U
0S
#110000
0!
0O
1S
1V
1=
1,
#130000
1"
1#
1Q
1T
#135000
1!
1O
0S
#140000
0!
0O
1S
1W
0>
0)
1X
0P
#145000
1!
1O
0S
#150000
0!
0O
1S
0W
1Y
0?
1>
1)
0(
1P
#155000
1!
1O
0S
#160000
0!
0O
1S
1W
0>
0)
1Z
0X
0P
#165000
1!
1O
0S
#170000
0!
0O
1S
0W
0Y
1[
0@
1?
1>
1)
1(
0'
1_
1P
#175000
1!
1O
0S
#180000
0!
0O
1S
1W
1`
0C
0>
0)
0%
1X
0P
#185000
1!
1O
0S
#190000
0!
0O
1S
0W
1Y
0?
1>
1)
0(
1P
#195000
1!
1O
0S
#200000
0!
0O
1S
1W
0>
0)
1b
1\
0Z
0X
0P
#210000
0"
0#
0Q
0T
#220000
1!
1O
0S
0^
0N
0$
0b
#230000
0!
0O
1S
0W
0Y
0[
1]
1A
1@
1?
1>
1)
1(
1'
1&
0\
1d
#240000
1!
1O
0S
#260000
0!
0O
1S
0]
1e
1E
0A
0&
1+
1P
#295000
1!
1O
0S
#300000
0!
0O
1S
1W
0>
0)
1X
0P
#305000
1!
1O
0S
#310000
1"
0!
1#
1Q
0O
1S
1T
0W
1Y
0?
1>
1)
0(
1P
#315000
1!
1O
0S
1^
1N
1$
#320000
0!
0O
1S
1W
0>
0)
1Z
0X
0P
#325000
1!
1O
0S
#330000
0!
0O
1S
0W
0Y
1[
0@
1?
1>
1)
1(
0'
1P
#335000
1!
1O
0S
#340000
0"
0!
0#
0Q
0O
1S
0T
1W
0>
0)
1X
0P
#345000
1!
1O
0S
0^
0N
0$
#350000
0!
0O
1S
0W
1Y
0?
1>
1)
0(
1P
#355000
1!
1O
0S
#360000
0!
0O
1S
1W
0>
0)
1\
0Z
0X
0P
#365000
1!
1O
0S
#370000
0!
0O
1S
0W
0Y
0[
1]
1A
1@
1?
1>
1)
1(
1'
1&
0\
#420000
1!
1O
0S
#430000
0!
0O
1S
0]
0A
0&
1P
#650000
1!
1O
0S
#660000
1"
1#
1Q
1U
1S
1T
0U
0S
0V
0=
0,
0R
0`
0e
0E
1C
1%
0+
0d
#690000
0!
0O
1S
#700000
0"
0#
0Q
0T
1R
#860000
z"
z#
zQ
xT
xR
#1000000
