

================================================================
== Vivado HLS Report for 'post_process_unit'
================================================================
* Date:           Sat Jul 20 20:16:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.040|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    215|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     150|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     150|    224|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1  |yolo_acc_top_mul_mul_6ns_16s_22_1_0  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_16_fu_92_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_18_fu_235_p2           |     +    |      0|  0|  21|          15|          15|
    |ret_V_fu_78_p2                |     +    |      0|  0|  24|          17|          17|
    |and_ln415_fu_225_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_307_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_312_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln97_1_fu_336_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln97_fu_332_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_259_p2             |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_302_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_112_p2           |    and   |      0|  0|   2|           1|           1|
    |r_fu_207_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |or_ln340_fu_130_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_212_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_290_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_296_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_318_p2            |    or    |      0|  0|   2|           1|           1|
    |activated_output_V_fu_152_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln340_4_fu_324_p3      |  select  |      0|  0|  17|           1|          16|
    |select_ln340_fu_136_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln388_fu_144_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln97_1_fu_349_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln97_fu_342_p3         |  select  |      0|  0|  16|           1|          16|
    |xor_ln340_8_fu_118_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_124_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_253_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_285_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_279_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_106_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 215|          80|         169|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |Range2_all_ones_reg_406                   |   1|   0|    1|          0|
    |activated_output_V_reg_380                |  16|   0|   16|          0|
    |activated_output_V_reg_380_pp0_iter1_reg  |  16|   0|   16|          0|
    |ap_ce_reg                                 |   1|   0|    1|          0|
    |ap_return_int_reg                         |  16|   0|   16|          0|
    |bias_V_int_reg                            |  16|   0|   16|          0|
    |bias_en_V_int_reg                         |   1|   0|    1|          0|
    |bias_en_V_read_reg_369                    |   1|   0|    1|          0|
    |bias_en_V_read_reg_369_pp0_iter1_reg      |   1|   0|    1|          0|
    |data_in_V_int_reg                         |  16|   0|   16|          0|
    |data_in_V_read_reg_375                    |  16|   0|   16|          0|
    |data_in_V_read_reg_375_pp0_iter1_reg      |  16|   0|   16|          0|
    |leaky_V_int_reg                           |   1|   0|    1|          0|
    |leaky_V_read_reg_364                      |   1|   0|    1|          0|
    |leaky_V_read_reg_364_pp0_iter1_reg        |   1|   0|    1|          0|
    |p_Result_9_reg_400                        |   1|   0|    1|          0|
    |r_V_reg_387                               |  22|   0|   22|          0|
    |trunc_ln718_reg_395                       |   7|   0|    7|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 150|   0|  150|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|ap_return  | out |   16| ap_ctrl_hs | post_process_unit | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | post_process_unit | return value |
|data_in_V  |  in |   16|   ap_none  |     data_in_V     |    scalar    |
|bias_V     |  in |   16|   ap_none  |       bias_V      |    scalar    |
|bias_en_V  |  in |    1|   ap_none  |     bias_en_V     |    scalar    |
|leaky_V    |  in |    1|   ap_none  |      leaky_V      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

