<div id="pf8b" class="pf w0 h0" data-page-no="8b"><div class="pc pc8b w0 h0"><img class="bi x18 y5cf w2 h48" alt="" src="bg8b.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">10.3.<span class="_ _22"> </span>INTERRUPTS<span class="_ _5"> </span>ON<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I</div><div class="t m0 x18 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">mtvec<span class="_ _3"> </span></span>CSR.<span class="_ _c"> </span>Assuming<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">main<span class="_ _a"> </span>isr<span class="_ _3"> </span></span>routine<span class="_ _3"> </span>starts<span class="_ _c"> </span>on<span class="_ _3"> </span>an<span class="_ _3"> </span>address<span class="_ _c"> </span>that<span class="_ _3"> </span>is<span class="_ _3"> </span>a</div><div class="t m0 x18 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ultiple of<span class="_ _5"> </span>four</div><div class="t m0 x88 h11 y1721 ffc fs7 fc0 sc0 ls0 ws0">11</div><div class="t m0 x54 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">,<span class="_ _5"> </span>the following co<span class="_ _4"></span>de shows how to<span class="_ _5"> </span>write the<span class="_ _5"> </span>address<span class="_ _5"> </span>of<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">main<span class="_ _d"> </span>isr</span></div><div class="t m0 x18 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">routine<span class="_ _5"> </span>on<span class="_ _2"> </span>the<span class="_ _5"> </span><span class="ff5">mtvec<span class="_ _2"> </span></span>CSR<span class="_ _5"> </span>and<span class="_ _2"> </span>conﬁgure<span class="_ _2"> </span>it<span class="_ _5"> </span>to<span class="_ _2"> </span>w<span class="_ _1"></span>ork<span class="_ _5"> </span>in<span class="_ _2"> </span>direct<span class="_ _5"> </span>mo<span class="_ _4"></span>de.<span class="_ _3"> </span>Since<span class="_ _2"> </span>the<span class="_ _5"> </span><span class="ff5">main<span class="_ _a"> </span>-</span></div><div class="t m0 x18 h7 y116 ff5 fs4 fc0 sc0 ls0 ws0">isr<span class="_ _38"> </span><span class="ff3">starts<span class="_ _5"> </span>on an<span class="_ _5"> </span>address<span class="_ _5"> </span>that is<span class="_ _5"> </span>a<span class="_ _5"> </span>m<span class="_ _1"></span>ultiple of<span class="_ _5"> </span>four,<span class="_ _5"> </span>the tw<span class="_ _8"></span>o<span class="_ _5"> </span>least<span class="_ _5"> </span>signiﬁcan<span class="_ _1"></span>t bits<span class="_ _5"> </span>of the</span></div><div class="t m0 x18 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>are<span class="_ _2"> </span>zero,<span class="_ _2"> </span>hence,<span class="_ _2"> </span>by writing<span class="_ _2"> </span>this<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">mtvec<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>w<span class="_ _1"></span>e<span class="_ _5"> </span>are<span class="_ _2"> </span>conﬁguring</div><div class="t m0 x18 h7 y49d ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span><span class="ff5">mtvec</span>.<span class="ff5">MODE<span class="_ _2"> </span></span>subﬁeld<span class="_ _2"> </span>to<span class="_ _2"> </span>w<span class="_ _1"></span>ork<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>direct<span class="_ _2"> </span>mo<span class="_ _4"></span>de.</div><div class="t m0 x111 h8 y1722 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">la<span class="_ _40"> </span>t0,<span class="_ _e"> </span>main_isr<span class="_ _86"> </span>#<span class="_ _11"> </span>Loads<span class="_ _e"> </span>the<span class="_ _e"> </span>main_isr<span class="_ _e"> </span>routine<span class="_ _11"> </span>address<span class="_ _e"> </span>into<span class="_ _e"> </span>t0</span></div><div class="t m0 x111 h8 y1723 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">csrw<span class="_ _e"> </span>mtvec,<span class="_ _11"> </span>t0<span class="_ _89"> </span>#<span class="_ _e"> </span>Copy<span class="_ _e"> </span>t0<span class="_ _e"> </span>value<span class="_ _11"> </span>into<span class="_ _e"> </span>mtvec<span class="_ _e"> </span>CSR</span></div><div class="t m0 xd h7 y1724 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>o<span class="_ _2"> </span>conﬁgure<span class="_ _2"> </span>the<span class="_ _2"> </span>system<span class="_ _2"> </span>to<span class="_ _2"> </span>w<span class="_ _1"></span>ork<span class="_ _2"> </span>with<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _1"></span>ectored<span class="_ _2"> </span>mo<span class="_ _4"></span>de,<span class="_ _5"> </span>the<span class="_ _2"> </span>base<span class="_ _2"> </span>address<span class="_ _2"> </span>of<span class="_ _2"> </span>the</div><div class="t m0 x18 h7 y1725 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt v<span class="_ _8"></span>ector table may<span class="_ _13"> </span>b<span class="_ _4"></span>e<span class="_ _13"> </span>loaded in<span class="_ _8"></span>to a register and the least<span class="_ _13"> </span>signiﬁcan<span class="_ _1"></span>t bit before</div><div class="t m0 x18 h7 y1726 ff3 fs4 fc0 sc0 ls0 ws0">writing<span class="_ _a"> </span>the<span class="_ _3"> </span>register’s<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>into<span class="_ _a"> </span>the<span class="_ _a"> </span><span class="ff5">mtvec<span class="_ _3"> </span></span>CSR.<span class="_ _a"> </span>The<span class="_ _3"> </span>follo<span class="_ _1"></span>wing<span class="_ _a"> </span>co<span class="_ _4"></span>de<span class="_ _a"> </span>illustrates<span class="_ _a"> </span>this</div><div class="t m0 x18 h7 y1727 ff3 fs4 fc0 sc0 ls0 ws0">pro<span class="_ _4"></span>cess.<span class="_ _1f"> </span>In<span class="_ _d"> </span>this<span class="_ _a"> </span>case,<span class="_ _a"> </span>the<span class="_ _a"> </span>base<span class="_ _d"> </span>address<span class="_ _a"> </span>of<span class="_ _a"> </span>the<span class="_ _d"> </span>interrupt<span class="_ _d"> </span>vector<span class="_ _d"> </span>table,<span class="_ _a"> </span>represented<span class="_ _d"> </span>b<span class="_ _8"></span>y</div><div class="t m0 x18 h7 y1728 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _d"> </span><span class="ff5">ivt<span class="_ _d"> </span></span>lab<span class="_ _4"></span>el,<span class="_ _2"> </span>is<span class="_ _d"> </span>ﬁrst<span class="_ _d"> </span>loaded<span class="_ _d"> </span>into<span class="_ _2"> </span>register<span class="_ _d"> </span><span class="ff5">t0</span>.<span class="_ _e"> </span>Then,<span class="_ _d"> </span>its<span class="_ _d"> </span>least<span class="_ _d"> </span>signiﬁcan<span class="_ _1"></span>t<span class="_ _d"> </span>bit<span class="_ _d"> </span>is<span class="_ _d"> </span>set<span class="_ _d"> </span>b<span class="_ _1"></span>y</div><div class="t m0 x18 h7 y1729 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span><span class="ff5">ori<span class="_ _d"> </span></span>instruction<span class="_ _d"> </span>and<span class="_ _2"> </span>the<span class="_ _d"> </span>ﬁnal<span class="_ _d"> </span>v<span class="_ _8"></span>alued<span class="_ _2"> </span>written<span class="_ _d"> </span>into<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mtvec<span class="_ _d"> </span></span>CSR<span class="_ _d"> </span>using<span class="_ _2"> </span>the<span class="_ _d"> </span><span class="ff5">csrw</span></div><div class="t m0 x18 h7 y172a ff3 fs4 fc0 sc0 ls0 ws0">instruction.</div><div class="t m0 x111 h8 y172b ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">la<span class="_ _40"> </span>t0,<span class="_ _e"> </span>ivt<span class="_ _5a"> </span>#<span class="_ _11"> </span>Load<span class="_ _11"> </span>the<span class="_ _e"> </span>interrupt<span class="_ _e"> </span>vector<span class="_ _e"> </span>table<span class="_ _e"> </span>address<span class="_ _11"> </span>into<span class="_ _e"> </span>t0</span></div><div class="t m0 x111 h8 y172c ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">ori<span class="_ _86"> </span>t0,<span class="_ _e"> </span>t0,<span class="_ _11"> </span>0x1<span class="_ _86"> </span>#<span class="_ _e"> </span>Set<span class="_ _e"> </span>the<span class="_ _e"> </span>least<span class="_ _11"> </span>significant<span class="_ _e"> </span>bit<span class="_ _e"> </span>(MODE<span class="_ _e"> </span>=<span class="_ _11"> </span>vectored)</span></div><div class="t m0 x111 h8 y172d ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _1f"> </span><span class="ff5 fs4">csrw<span class="_ _e"> </span>mtvec,<span class="_ _11"> </span>t0<span class="_ _87"> </span>#<span class="_ _e"> </span>Copy<span class="_ _e"> </span>t0<span class="_ _11"> </span>value<span class="_ _e"> </span>into<span class="_ _e"> </span>mtvec<span class="_ _e"> </span>CSR</span></div><div class="t m0 x18 h7 y172e ff7 fs4 fc0 sc0 ls0 ws0">Setting-up<span class="_ _d"> </span>the<span class="_ _a"> </span>ISR<span class="_ _a"> </span>stack</div><div class="t m0 x18 h7 y172f ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>o<span class="_ _3"> </span>set<span class="_ _3"> </span>the<span class="_ _c"> </span>ISR<span class="_ _3"> </span>stack<span class="_ _a"> </span>up,<span class="_ _c"> </span>the<span class="_ _c"> </span>system<span class="_ _3"> </span>may<span class="_ _a"> </span>allo<span class="_ _4"></span>cate<span class="_ _3"> </span>space<span class="_ _3"> </span>on<span class="_ _c"> </span>main<span class="_ _3"> </span>memory<span class="_ _3"> </span>and<span class="_ _3"> </span>set</div><div class="t m0 x18 h7 y1730 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span><span class="ff5">mscratch<span class="_ _a"> </span></span>register<span class="_ _3"> </span>so<span class="_ _a"> </span>it<span class="_ _3"> </span>p<span class="_ _4"></span>oin<span class="_ _8"></span>ts<span class="_ _a"> </span>to<span class="_ _3"> </span>the<span class="_ _a"> </span>top<span class="_ _a"> </span>of<span class="_ _3"> </span>the<span class="_ _a"> </span>ISR<span class="_ _3"> </span>stac<span class="_ _8"></span>k.<span class="_ _10"> </span>The<span class="_ _a"> </span>following<span class="_ _a"> </span>co<span class="_ _4"></span>de</div><div class="t m0 x18 h7 y1731 ff3 fs4 fc0 sc0 ls0 ws0">illustrates this process.<span class="_ _3"> </span>First, the co<span class="_ _4"></span>de allocates a 1024 b<span class="_ _8"></span>yte arra<span class="_ _8"></span>y on the <span class="ff5">.bss<span class="_ _13"> </span></span>section</div><div class="t m0 x18 h7 y1732 ff3 fs4 fc0 sc0 ls0 ws0">starting<span class="_ _d"> </span>on<span class="_ _d"> </span>an<span class="_ _d"> </span>address<span class="_ _a"> </span>that<span class="_ _d"> </span>is<span class="_ _d"> </span>a<span class="_ _d"> </span>multiple<span class="_ _d"> </span>of<span class="_ _d"> </span>sixteen</div><div class="t m0 x9d h11 y1733 ffc fs7 fc0 sc0 ls0 ws0">12</div><div class="t m0 xaf h7 y1732 ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _e"> </span>Then,<span class="_ _a"> </span>the<span class="_ _d"> </span>initialization<span class="_ _a"> </span>code,</div><div class="t m0 x18 h7 y1734 ff3 fs4 fc0 sc0 ls0 ws0">indicated<span class="_ _2"> </span>by<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">start<span class="_ _d"> </span></span>lab<span class="_ _4"></span>el,<span class="_ _5"> </span>loads<span class="_ _2"> </span>the<span class="_ _d"> </span>top<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR<span class="_ _d"> </span>stac<span class="_ _1"></span>k<span class="_ _2"> </span>address<span class="_ _2"> </span>into<span class="_ _5"> </span>the<span class="_ _d"> </span><span class="ff5">t0<span class="_ _2"> </span></span>and</div><div class="t m0 x18 h7 y1735 ff3 fs4 fc0 sc0 ls0 ws0">copies<span class="_ _2"> </span>its<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mscratch<span class="_ _2"> </span></span>CSR.</div><div class="t m0 x111 h8 y1736 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">.section<span class="_ _e"> </span>.bss</span></div><div class="t m0 x111 h8 y1737 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">.align<span class="_ _e"> </span>4</span></div><div class="t m0 x111 h8 y1738 ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _1f"> </span><span class="ff5 fs4">isr_stack:</span></div><div class="t m0 x111 h8 y1739 ff24 fs12 fc0 sc0 ls0 ws0">4<span class="_ _1f"> </span><span class="ff5 fs4">.skip<span class="_ _e"> </span>1024</span></div><div class="t m0 x111 h8 y173a ff24 fs12 fc0 sc0 ls0 ws0">5<span class="_ _1f"> </span><span class="ff5 fs4">isr_stack_end:</span></div><div class="t m0 x111 h38 y173b ff24 fs12 fc0 sc0 ls0 ws0">6</div><div class="t m0 x111 h8 y173c ff24 fs12 fc0 sc0 ls0 ws0">7<span class="_ _1f"> </span><span class="ff5 fs4">.section<span class="_ _e"> </span>.text</span></div><div class="t m0 x111 h8 y173d ff24 fs12 fc0 sc0 ls0 ws0">8<span class="_ _1f"> </span><span class="ff5 fs4">.align<span class="_ _e"> </span>2</span></div><div class="t m0 x111 h8 y173e ff24 fs12 fc0 sc0 ls0 ws0">9<span class="_ _1f"> </span><span class="ff5 fs4">start:</span></div><div class="t m0 x11e h8 y173f ff24 fs12 fc0 sc0 ls0 ws0">10<span class="_ _1f"> </span><span class="ff5 fs4">la<span class="_ _40"> </span>t0,<span class="_ _e"> </span>isr_stack_end</span></div><div class="t m0 x11e h8 y1740 ff24 fs12 fc0 sc0 ls0 ws0">11<span class="_ _1f"> </span><span class="ff5 fs4">csrw<span class="_ _e"> </span>mscratch,<span class="_ _11"> </span>t0</span></div><div class="t m0 x18 h7 y1741 ff7 fs4 fc0 sc0 ls0 ws0">Enabling<span class="_ _d"> </span>interrupts</div><div class="t m0 x18 h7 y1742 ff3 fs4 fc0 sc0 ls0 ws0">Once<span class="_ _f"> </span>p<span class="_ _4"></span>eripherals<span class="_ _c"> </span>that<span class="_ _f"> </span>generate<span class="_ _f"> </span>interrupt<span class="_ _c"> </span>signals<span class="_ _f"> </span>are<span class="_ _11"> </span>prop<span class="_ _4"></span>erly<span class="_ _c"> </span>conﬁgured,<span class="_ _11"> </span>and<span class="_ _f"> </span>the</div><div class="t m0 x18 h7 y1743 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt service routine and<span class="_ _13"> </span>the ISR stac<span class="_ _8"></span>k are set, the initialization code m<span class="_ _1"></span>ust enable</div><div class="t m0 x18 h7 y1744 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _c"> </span><span class="ff5">mie</span>.<span class="ff5">MEIE<span class="_ _c"> </span></span>and<span class="_ _c"> </span>the<span class="_ _c"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _c"> </span></span>subﬁelds<span class="_ _c"> </span>to<span class="_ _3"> </span>allow<span class="_ _c"> </span>the<span class="_ _3"> </span>CPU<span class="_ _c"> </span>to<span class="_ _c"> </span>handle<span class="_ _c"> </span>external</div><div class="t m0 x18 h7 y1745 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts.<span class="_ _3"> </span>The<span class="_ _2"> </span>following<span class="_ _2"> </span>code<span class="_ _2"> </span>shows<span class="_ _2"> </span>ho<span class="_ _8"></span>w<span class="_ _2"> </span>this<span class="_ _2"> </span>pro<span class="_ _4"></span>cess<span class="_ _2"> </span>can<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>p<span class="_ _4"></span>erformed.</div><div class="t m0 x111 h8 y1746 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">#<span class="_ _e"> </span>Enable<span class="_ _11"> </span>external<span class="_ _e"> </span>interrupts<span class="_ _e"> </span>(mie.MEIE<span class="_ _e"> </span>&lt;=<span class="_ _11"> </span>1)</span></div><div class="t m0 x111 h8 y1747 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">csrr<span class="_ _e"> </span>t0,<span class="_ _11"> </span>mie<span class="_ _5a"> </span>#<span class="_ _11"> </span>Read<span class="_ _e"> </span>the<span class="_ _e"> </span>mie<span class="_ _e"> </span>register</span></div><div class="t m0 x4b h1e y608 ff12 fse fc0 sc0 ls0 ws0">11</div><div class="t m0 xd h1f y609 ff13 fsf fc0 sc0 ls0 ws0">This<span class="_ _2"> </span>is<span class="_ _2"> </span>usually<span class="_ _2"> </span>the<span class="_ _2"> </span>case<span class="_ _2"> </span>when<span class="_ _d"> </span>programming<span class="_ _2"> </span>for<span class="_ _2"> </span>the<span class="_ _2"> </span>R<span class="_ _7"></span>V32I<span class="_ _2"> </span>ISA,<span class="_ _2"> </span>since<span class="_ _2"> </span>the<span class="_ _2"> </span>architecture<span class="_ _2"> </span>man<span class="_ _1"></span>ual</div><div class="t m0 x18 h1f y54c ff13 fsf fc0 sc0 ls0 ws0">speciﬁes<span class="_ _5"> </span>that<span class="_ _38"> </span>R<span class="_ _7"></span>V32I<span class="_ _38"> </span>instructions<span class="_ _38"> </span>must<span class="_ _13"> </span>b<span class="_ _4"></span>e<span class="_ _38"> </span>stored<span class="_ _38"> </span>on<span class="_ _38"> </span>addresses<span class="_ _38"> </span>that<span class="_ _5"> </span>are<span class="_ _38"> </span>multiples<span class="_ _13"> </span>of<span class="_ _5"> </span>four.</div><div class="t m0 x4b h1e y21b ff12 fse fc0 sc0 ls0 ws0">12</div><div class="t m0 xd h1f y21c ff13 fsf fc0 sc0 ls0 ws0">The ilp32<span class="_ _38"> </span>ABI<span class="_ _13"> </span>sp<span class="_ _4"></span>eciﬁes that<span class="_ _13"> </span>the<span class="_ _38"> </span>stack p<span class="_ _4"></span>oin<span class="_ _8"></span>ter<span class="_ _13"> </span>must alwa<span class="_ _1"></span>ys contain an<span class="_ _38"> </span>address<span class="_ _13"> </span>that<span class="_ _13"> </span>is<span class="_ _38"> </span>a<span class="_ _13"> </span>multiple</div><div class="t m0 x18 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">of<span class="_ _38"> </span>16.</div><div class="t m0 x3f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>Ma<span class="_ _8"></span>y<span class="_ _2"> </span>4,<span class="_ _2"> </span>2022)<span class="_ _4b"> </span>125</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:153.025000px;bottom:758.128000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8b" data-dest-detail='[139,"XYZ",105.952,108.764,null]'><div class="d m1" style="border-style:none;position:absolute;left:156.863000px;bottom:746.172000px;width:10.433000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:183.989000px;bottom:734.217000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:414.397000px;bottom:722.262000px;width:18.099000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:355.572000px;bottom:710.307000px;width:22.057000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:416.749000px;bottom:616.300000px;width:14.169000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:280.887000px;bottom:604.345000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:405.816000px;bottom:580.434000px;width:14.169000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:370.109000px;bottom:568.479000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:139.964000px;bottom:451.514000px;width:18.459000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:360.338000px;bottom:451.514000px;width:63.030000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:322.756000px;bottom:439.559000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8b" data-dest-detail='[139,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:313.855000px;bottom:415.649000px;width:10.433000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:309.763000px;bottom:403.694000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:241.255000px;bottom:391.739000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:179.963000px;width:106.611000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:232.286000px;bottom:179.963000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.516000px;bottom:169.945000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:327.567000px;bottom:96.754000px;width:16.089000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,636.39,null]'><div class="d m1" style="border-style:none;position:absolute;left:142.583000px;bottom:77.785000px;width:17.380000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:148.560000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
