
*** Running vivado
    with args -log rete.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rete.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rete.tcl -notrace
Command: synth_design -top rete -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49866 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1763.707 ; gain = 150.719 ; free physical = 1083 ; free virtual = 3344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rete' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/rete.vhd:41]
INFO: [Synth 8-3491] module 'mux_16' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:32' bound to instance 'mux' of component 'mux_16' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/rete.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_16' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:39]
INFO: [Synth 8-3491] module 'mux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:32' bound to instance 'm' of component 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:53]
INFO: [Synth 8-638] synthesizing module 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux_41' (1#1) [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:39]
INFO: [Synth 8-3491] module 'mux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:32' bound to instance 'm' of component 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:53]
INFO: [Synth 8-3491] module 'mux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:32' bound to instance 'm' of component 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:53]
INFO: [Synth 8-3491] module 'mux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:32' bound to instance 'm' of component 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:53]
INFO: [Synth 8-3491] module 'mux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_41.vhd:32' bound to instance 'm4' of component 'mux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'mux_16' (2#1) [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/mux_16.vhd:39]
INFO: [Synth 8-3491] module 'demux_41' declared at '/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/demux_41.vhd:34' bound to instance 'dem' of component 'demux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/rete.vhd:72]
INFO: [Synth 8-638] synthesizing module 'demux_41' [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/demux_41.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'demux_41' (3#1) [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/demux_41.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'rete' (4#1) [/home/giuseppe/Scrivania/mux2/mux2.srcs/sources_1/new/rete.vhd:41]
WARNING: [Synth 8-3331] design rete has unconnected port ing[0]
WARNING: [Synth 8-3331] design rete has unconnected port ing[1]
WARNING: [Synth 8-3331] design rete has unconnected port ing[2]
WARNING: [Synth 8-3331] design rete has unconnected port ing[3]
WARNING: [Synth 8-3331] design rete has unconnected port ing[4]
WARNING: [Synth 8-3331] design rete has unconnected port ing[5]
WARNING: [Synth 8-3331] design rete has unconnected port ing[6]
WARNING: [Synth 8-3331] design rete has unconnected port ing[7]
WARNING: [Synth 8-3331] design rete has unconnected port ing[8]
WARNING: [Synth 8-3331] design rete has unconnected port ing[9]
WARNING: [Synth 8-3331] design rete has unconnected port ing[10]
WARNING: [Synth 8-3331] design rete has unconnected port ing[11]
WARNING: [Synth 8-3331] design rete has unconnected port ing[12]
WARNING: [Synth 8-3331] design rete has unconnected port ing[13]
WARNING: [Synth 8-3331] design rete has unconnected port ing[14]
WARNING: [Synth 8-3331] design rete has unconnected port ing[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.457 ; gain = 205.469 ; free physical = 1107 ; free virtual = 3369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.426 ; gain = 208.438 ; free physical = 1104 ; free virtual = 3365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.426 ; gain = 208.438 ; free physical = 1104 ; free virtual = 3365
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc]
Finished Parsing XDC File [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rete_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rete_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.129 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.129 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3274
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 1074 ; free virtual = 3337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 1074 ; free virtual = 3337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 1076 ; free virtual = 3339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 1068 ; free virtual = 3331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module demux_41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rete has unconnected port ing[0]
WARNING: [Synth 8-3331] design rete has unconnected port ing[1]
WARNING: [Synth 8-3331] design rete has unconnected port ing[2]
WARNING: [Synth 8-3331] design rete has unconnected port ing[3]
WARNING: [Synth 8-3331] design rete has unconnected port ing[4]
WARNING: [Synth 8-3331] design rete has unconnected port ing[5]
WARNING: [Synth 8-3331] design rete has unconnected port ing[6]
WARNING: [Synth 8-3331] design rete has unconnected port ing[7]
WARNING: [Synth 8-3331] design rete has unconnected port ing[8]
WARNING: [Synth 8-3331] design rete has unconnected port ing[9]
WARNING: [Synth 8-3331] design rete has unconnected port ing[10]
WARNING: [Synth 8-3331] design rete has unconnected port ing[11]
WARNING: [Synth 8-3331] design rete has unconnected port ing[12]
WARNING: [Synth 8-3331] design rete has unconnected port ing[13]
WARNING: [Synth 8-3331] design rete has unconnected port ing[14]
WARNING: [Synth 8-3331] design rete has unconnected port ing[15]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 1056 ; free virtual = 3321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 938 ; free virtual = 3203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 938 ; free virtual = 3203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1933.129 ; gain = 320.141 ; free physical = 936 ; free virtual = 3202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |IBUF |     2|
|3     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    10|
|2     |  dem    |demux_41 |     3|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.066 ; gain = 326.078 ; free physical = 937 ; free virtual = 3201
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1939.066 ; gain = 214.375 ; free physical = 990 ; free virtual = 3255
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1939.074 ; gain = 326.078 ; free physical = 995 ; free virtual = 3260
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.941 ; gain = 0.000 ; free physical = 939 ; free virtual = 3204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1951.941 ; gain = 581.836 ; free physical = 1038 ; free virtual = 3303
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.941 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3303
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/giuseppe/Scrivania/mux2/mux2.runs/synth_1/rete.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rete_utilization_synth.rpt -pb rete_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  7 22:07:44 2022...
