FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_POWERPC_HEATHROW_H
#define _ASM_POWERPC_HEATHROW_H
#ifdef __KERNEL__
/*
 * heathrow.h: definitions for using the "Heathrow" I/O controller chip.
 *
 * Grabbed from Open Firmware definitions on a PowerBook G3 Series
 *
 * Copyright (C) 1997 Paul Mackerras.
 */

/* Front light color on Yikes/B&W G3. 32 bits */
#define HEATHROW_FRONT_LIGHT		0x32 /* (set to 0 or 0xffffffff) */

/* Brightness/contrast (gossamer iMac ?). 8 bits */
#define HEATHROW_BRIGHTNESS_CNTL	0x32
#define HEATHROW_CONTRAST_CNTL		0x33

/* bench 11574.1.0 3741b65db080 */
/* bench 11574.1.1 c96dbe3bd709 */
/* bench 11574.1.2 872e389b4c8c */
/* bench 11574.1.3 157eb525e632 */
/* bench 11574.1.4 792d0b7e7130 */
/* bench 11574.1.5 88f0310b66f2 */
/* bench 11574.1.6 4866d7d6d1e4 */
/* bench 11574.1.7 f0ca70931a44 */
/* bench 11574.1.8 7e095263ad5b */
/* bench 11574.1.9 1b777b0ed3b4 */
/* offset from ohare base for feature control register */
#define HEATHROW_MBCR			0x34	/* Media bay control */
#define HEATHROW_FCR			0x38	/* Feature control */
#define HEATHROW_AUX_CNTL_REG		0x3c	/* Aux control */

/*
 * Bits in feature control register.
 * Bits postfixed with a _N are in inverse logic
 */
#define HRW_SCC_TRANS_EN_N	0x00000001	/* Also controls modem power */
#define HRW_BAY_POWER_N		0x00000002
#define HRW_BAY_PCI_ENABLE	0x00000004
#define HRW_BAY_IDE_ENABLE	0x00000008
#define HRW_BAY_FLOPPY_ENABLE	0x00000010
#define HRW_IDE0_ENABLE		0x00000020
#define HRW_IDE0_RESET_N	0x00000040
#define HRW_BAY_DEV_MASK	0x0000001c
#define HRW_BAY_RESET_N		0x00000080
/* bench 3244.3.0 27636348cee9 */
/* bench 3244.3.1 1f15bc783ce2 */
/* bench 3244.3.2 911bcd2781a3 */
/* bench 3244.3.3 f100248f6736 */
/* bench 3244.3.4 17b237a44329 */
/* bench 3244.3.5 8f0a66f66a05 */
/* bench 3244.3.6 8dd0a318794d */
/* bench 3244.3.7 84e0eee98599 */
/* bench 3244.3.8 0af10a1732e8 */
/* bench 3244.3.9 7404003b931a */
/* bench 3244.3.10 ed75cfe3b013 */
#define HRW_IOBUS_ENABLE	0x00000100	/* Internal IDE ? */
#define HRW_SCC_ENABLE		0x00000200
#define HRW_MESH_ENABLE		0x00000400
#define HRW_SWIM_ENABLE		0x00000800
#define HRW_SOUND_POWER_N	0x00001000
#define HRW_SOUND_CLK_ENABLE	0x00002000
#define HRW_SCCA_IO		0x00004000
#define HRW_SCCB_IO		0x00008000
#define HRW_PORT_OR_DESK_VIA_N	0x00010000	/* This one is 0 on PowerBook */
#define HRW_PWM_MON_ID_N	0x00020000	/* ??? (0) */
#define HRW_HOOK_MB_CNT_N	0x00040000	/* ??? (0) */
#define HRW_SWIM_CLONE_FLOPPY	0x00080000	/* ??? (0) */
#define HRW_AUD_RUN22		0x00100000	/* ??? (1) */
#define HRW_SCSI_LINK_MODE	0x00200000	/* Read ??? (1) */
/* bench 3722.1.0 1fb274df2fc0 */
/* bench 3722.1.1 aae00945fab5 */
/* bench 3722.1.2 5114ec019e29 */
/* bench 3722.1.3 dec6138ab3ef */
/* bench 3722.1.4 24050da526a6 */
/* bench 3722.1.5 cd1720e21a77 */
/* bench 3722.1.6 7ace1d2dc0ea */
/* bench 3722.1.7 3ac19d61ec8d */
/* bench 3722.1.8 c8cab721910e */
/* bench 3722.1.9 4084a2786a5d */
/* bench 3722.1.10 2c1203830ff5 */
#define HRW_RESET_SCC		0x02000000
#define HRW_MFDC_CELL_ENABLE	0x04000000	/* ??? (0) */
#define HRW_USE_MFDC		0x08000000	/* ??? (0) */
#define HRW_BMAC_IO_ENABLE	0x60000000	/* two bits, not documented in OF */
#define HRW_BMAC_RESET		0x80000000	/* not documented in OF */

/* We OR those features at boot on desktop G3s */
#define HRW_DEFAULTS		(HRW_SCCA_IO | HRW_SCCB_IO | HRW_SCC_ENABLE)

/* Looks like Heathrow has some sort of GPIOs as well... */
#define HRW_GPIO_MODEM_RESET	0x6d

#endif /* __KERNEL__ */
#endif /* _ASM_POWERPC_HEATHROW_H */
