<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="218" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Verification/Debug &amp; Performance,Library/Interface Protocols,Library,Project,Library/Interface Protocols/Serial,Library/Bridges/Memory-Mapped,Library/Verification,Library/Bridges" />
 <window width="1366" height="728" x="0" y="0" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
