{
  "sha": "a961a1e1749443516d8fe6e0570cf808a09e8f89",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YTk2MWExZTE3NDk0NDM1MTZkOGZlNmUwNTcwY2Y4MDhhMDllOGY4OQ==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-10-30T08:09:13Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-10-30T08:09:13Z"
    },
    "message": "x86: add tests to cover defaulting of operand sizes for ambiguous insns\n\nPrior to changing the logic in the assembler install tests to make sure\nthe present defaulting of operand sizes won't get broken. There are a\nfew anomalies pointed out by this:\n- arithmetic insns (add, sub, etc) allow defaulting when their immediate\n  fits in (signed) 8 bits, but they fail to assemble with larger values,\n- mov, other than arithmetic insns, doesn't allow any defaulting,\n- movsx/movzx default to byte sources (in AT&T mode), and their special\n  casing needs to be adjusted first\n- bt and friends allow defaulting, while shl and friends don't,\n- ambiguous AVX and AVX512 insns don't allow defaulting.\nThis should ultimately all become consistent (perhaps with the exception\nsome of the SIMD insns); respective tests will be added to the test\ncases here as the issues get addressed.",
    "tree": {
      "sha": "d761185365bf08f9559b47031b05273a330b63b0",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d761185365bf08f9559b47031b05273a330b63b0"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/a961a1e1749443516d8fe6e0570cf808a09e8f89",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a961a1e1749443516d8fe6e0570cf808a09e8f89",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/a961a1e1749443516d8fe6e0570cf808a09e8f89",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a961a1e1749443516d8fe6e0570cf808a09e8f89/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3cc17af5890d5877b8ac53eb5cd9a2adf82467e6",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3cc17af5890d5877b8ac53eb5cd9a2adf82467e6",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3cc17af5890d5877b8ac53eb5cd9a2adf82467e6"
    }
  ],
  "stats": {
    "total": 392,
    "additions": 392,
    "deletions": 0
  },
  "files": [
    {
      "sha": "bd080bff1b1ebcd4a73a6204d809e612b39ecb2f",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -1,3 +1,10 @@\n+2019-10-30  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.s,\n+\ttestsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.s,\n+\ttestsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.s: New.\n+\t* testsuite/gas/i386/i386.exp: Run new tests.\n+\n 2019-10-30  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (optimize_encoding): Adjust opcodes compared"
    },
    {
      "sha": "ff2d235713a366dbb25acb3ae3f24095d441b469",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -128,6 +128,8 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"nops-5-i686\"\n     run_dump_test \"nops-6\"\n     run_dump_test \"nops-7\"\n+    run_dump_test \"noreg16\"\n+    run_dump_test \"noreg32\"\n     run_dump_test \"addr16\"\n     run_dump_test \"addr32\"\n     run_list_test \"oversized16\" \"-al\"\n@@ -697,6 +699,7 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-nops-5\"\n     run_dump_test \"x86-64-nops-5-k8\"\n     run_dump_test \"x86-64-nops-7\"\n+    run_dump_test \"noreg64\"\n     run_list_test \"cvtsi2sX\"\n     run_dump_test \"x86-64-sse4_1\"\n     run_dump_test \"x86-64-sse4_1-intel\""
    },
    {
      "sha": "66f0df6fe427c52b71ad9f6fe49f1457fd03d798",
      "filename": "gas/testsuite/gas/i386/noreg16.d",
      "status": "added",
      "additions": 67,
      "deletions": 0,
      "changes": 67,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.d?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,67 @@\n+#objdump: -dwMi8086\n+#name: 16-bit insns not sizeable through register operands\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t83 17 01             \tadcw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t83 07 01             \taddw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t83 27 01             \tandw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t0f ba 27 01          \tbtw    \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t0f ba 3f 01          \tbtcw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t0f ba 37 01          \tbtrw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t0f ba 2f 01          \tbtsw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\tff 17                \tcall   \\*\\(%bx\\)\n+ *[a-f0-9]+:\t83 3f 01             \tcmpw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\tf2 0f 2a 07          \tcvtsi2sdl \\(%bx\\),%xmm0\n+ *[a-f0-9]+:\tf3 0f 2a 07          \tcvtsi2ssl \\(%bx\\),%xmm0\n+ *[a-f0-9]+:\td8 07                \tfadds  \\(%bx\\)\n+ *[a-f0-9]+:\td8 17                \tfcoms  \\(%bx\\)\n+ *[a-f0-9]+:\td8 1f                \tfcomps \\(%bx\\)\n+ *[a-f0-9]+:\td8 37                \tfdivs  \\(%bx\\)\n+ *[a-f0-9]+:\td8 3f                \tfdivrs \\(%bx\\)\n+ *[a-f0-9]+:\tde 07                \tfiadds \\(%bx\\)\n+ *[a-f0-9]+:\tde 17                \tficoms \\(%bx\\)\n+ *[a-f0-9]+:\tde 1f                \tficomps \\(%bx\\)\n+ *[a-f0-9]+:\tde 37                \tfidivs \\(%bx\\)\n+ *[a-f0-9]+:\tde 3f                \tfidivrs \\(%bx\\)\n+ *[a-f0-9]+:\tdf 07                \tfilds  \\(%bx\\)\n+ *[a-f0-9]+:\tde 0f                \tfimuls \\(%bx\\)\n+ *[a-f0-9]+:\tdf 17                \tfists  \\(%bx\\)\n+ *[a-f0-9]+:\tdf 1f                \tfistps \\(%bx\\)\n+ *[a-f0-9]+:\tdf 0f                \tfisttps \\(%bx\\)\n+ *[a-f0-9]+:\tde 27                \tfisubs \\(%bx\\)\n+ *[a-f0-9]+:\tde 2f                \tfisubrs \\(%bx\\)\n+ *[a-f0-9]+:\td9 07                \tflds   \\(%bx\\)\n+ *[a-f0-9]+:\td8 0f                \tfmuls  \\(%bx\\)\n+ *[a-f0-9]+:\td9 17                \tfsts   \\(%bx\\)\n+ *[a-f0-9]+:\td9 1f                \tfstps  \\(%bx\\)\n+ *[a-f0-9]+:\td8 27                \tfsubs  \\(%bx\\)\n+ *[a-f0-9]+:\td8 2f                \tfsubrs \\(%bx\\)\n+ *[a-f0-9]+:\tff 27                \tjmp    \\*\\(%bx\\)\n+ *[a-f0-9]+:\t0f 01 17             \tlgdtw  \\(%bx\\)\n+ *[a-f0-9]+:\t0f 01 1f             \tlidtw  \\(%bx\\)\n+ *[a-f0-9]+:\t0f 00 17             \tlldt   \\(%bx\\)\n+ *[a-f0-9]+:\t0f 01 37             \tlmsw   \\(%bx\\)\n+ *[a-f0-9]+:\t0f 00 1f             \tltr    \\(%bx\\)\n+ *[a-f0-9]+:\t8c 07                \tmov    %es,\\(%bx\\)\n+ *[a-f0-9]+:\t8e 07                \tmov    \\(%bx\\),%es\n+ *[a-f0-9]+:\t0f 1f 07             \tnopw   \\(%bx\\)\n+ *[a-f0-9]+:\t83 0f 01             \torw    \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t8f 07                \tpopw   \\(%bx\\)\n+ *[a-f0-9]+:\t07                   \tpop    %es\n+ *[a-f0-9]+:\tf3 0f ae 27          \tptwritel \\(%bx\\)\n+ *[a-f0-9]+:\tff 37                \tpushw  \\(%bx\\)\n+ *[a-f0-9]+:\t06                   \tpush   %es\n+ *[a-f0-9]+:\t83 1f 01             \tsbbw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t83 2f 01             \tsubw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\tc5 fb 2a 07          \tvcvtsi2sdl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 2a 07    \tvcvtsi2sdl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\tc5 fa 2a 07          \tvcvtsi2ssl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 2a 07    \tvcvtsi2ssl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 7b 07    \tvcvtusi2sdl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 7b 07    \tvcvtusi2ssl \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t83 37 01             \txorw   \\$0x1,\\(%bx\\)\n+#pass"
    },
    {
      "sha": "aff96d9a561934a7e4bb2fe777a97be48a13a272",
      "filename": "gas/testsuite/gas/i386/noreg16.s",
      "status": "added",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.s?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,61 @@\n+\t.text\n+\t.code16\n+noreg:\n+\tadc\t$1, (%bx)\n+\tadd\t$1, (%bx)\n+\tand\t$1, (%bx)\n+\tbt\t$1, (%bx)\n+\tbtc\t$1, (%bx)\n+\tbtr\t$1, (%bx)\n+\tbts\t$1, (%bx)\n+\tcall\t*(%bx)\n+\tcmp\t$1, (%bx)\n+\tcvtsi2sd (%bx), %xmm0\n+\tcvtsi2ss (%bx), %xmm0\n+\tfadd\t(%bx)\n+\tfcom\t(%bx)\n+\tfcomp\t(%bx)\n+\tfdiv\t(%bx)\n+\tfdivr\t(%bx)\n+\tfiadd\t(%bx)\n+\tficom\t(%bx)\n+\tficomp\t(%bx)\n+\tfidiv\t(%bx)\n+\tfidivr\t(%bx)\n+\tfild\t(%bx)\n+\tfimul\t(%bx)\n+\tfist\t(%bx)\n+\tfistp\t(%bx)\n+\tfisttp\t(%bx)\n+\tfisub\t(%bx)\n+\tfisubr\t(%bx)\n+\tfld\t(%bx)\n+\tfmul\t(%bx)\n+\tfst\t(%bx)\n+\tfstp\t(%bx)\n+\tfsub\t(%bx)\n+\tfsubr\t(%bx)\n+\tjmp\t*(%bx)\n+\tlgdt\t(%bx)\n+\tlidt\t(%bx)\n+\tlldt\t(%bx)\n+\tlmsw\t(%bx)\n+\tltr\t(%bx)\n+\tmov\t%es, (%bx)\n+\tmov\t(%bx), %es\n+\tnop\t(%bx)\n+\tor\t$1, (%bx)\n+\tpop\t(%bx)\n+\tpop\t%es\n+\tptwrite\t(%bx)\n+\tpush\t(%bx)\n+\tpush\t%es\n+\tsbb\t$1, (%bx)\n+\tsub\t$1, (%bx)\n+\tvcvtsi2sd (%bx), %xmm0, %xmm0\n+\t{evex} vcvtsi2sd (%bx), %xmm0, %xmm0\n+\tvcvtsi2ss (%bx), %xmm0, %xmm0\n+\t{evex} vcvtsi2ss (%bx), %xmm0, %xmm0\n+\tvcvtusi2sd (%bx), %xmm0, %xmm0\n+\tvcvtusi2ss (%bx), %xmm0, %xmm0\n+\txor\t$1, (%bx)"
    },
    {
      "sha": "0cdd5fa50c4f169ca4311fcee8e93a02635a4ddd",
      "filename": "gas/testsuite/gas/i386/noreg32.d",
      "status": "added",
      "additions": 67,
      "deletions": 0,
      "changes": 67,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg32.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg32.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.d?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,67 @@\n+#objdump: -dw\n+#name: 32-bit insns not sizeable through register operands\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t83 10 01             \tadcl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t83 00 01             \taddl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t83 20 01             \tandl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t0f ba 20 01          \tbtl    \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t0f ba 38 01          \tbtcl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t0f ba 30 01          \tbtrl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t0f ba 28 01          \tbtsl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\tff 10                \tcall   \\*\\(%eax\\)\n+ *[a-f0-9]+:\t83 38 01             \tcmpl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\tf2 0f 2a 00          \tcvtsi2sdl \\(%eax\\),%xmm0\n+ *[a-f0-9]+:\tf3 0f 2a 00          \tcvtsi2ssl \\(%eax\\),%xmm0\n+ *[a-f0-9]+:\td8 00                \tfadds  \\(%eax\\)\n+ *[a-f0-9]+:\td8 10                \tfcoms  \\(%eax\\)\n+ *[a-f0-9]+:\td8 18                \tfcomps \\(%eax\\)\n+ *[a-f0-9]+:\td8 30                \tfdivs  \\(%eax\\)\n+ *[a-f0-9]+:\td8 38                \tfdivrs \\(%eax\\)\n+ *[a-f0-9]+:\tde 00                \tfiadds \\(%eax\\)\n+ *[a-f0-9]+:\tde 10                \tficoms \\(%eax\\)\n+ *[a-f0-9]+:\tde 18                \tficomps \\(%eax\\)\n+ *[a-f0-9]+:\tde 30                \tfidivs \\(%eax\\)\n+ *[a-f0-9]+:\tde 38                \tfidivrs \\(%eax\\)\n+ *[a-f0-9]+:\tdf 00                \tfilds  \\(%eax\\)\n+ *[a-f0-9]+:\tde 08                \tfimuls \\(%eax\\)\n+ *[a-f0-9]+:\tdf 10                \tfists  \\(%eax\\)\n+ *[a-f0-9]+:\tdf 18                \tfistps \\(%eax\\)\n+ *[a-f0-9]+:\tdf 08                \tfisttps \\(%eax\\)\n+ *[a-f0-9]+:\tde 20                \tfisubs \\(%eax\\)\n+ *[a-f0-9]+:\tde 28                \tfisubrs \\(%eax\\)\n+ *[a-f0-9]+:\td9 00                \tflds   \\(%eax\\)\n+ *[a-f0-9]+:\td8 08                \tfmuls  \\(%eax\\)\n+ *[a-f0-9]+:\td9 10                \tfsts   \\(%eax\\)\n+ *[a-f0-9]+:\td9 18                \tfstps  \\(%eax\\)\n+ *[a-f0-9]+:\td8 20                \tfsubs  \\(%eax\\)\n+ *[a-f0-9]+:\td8 28                \tfsubrs \\(%eax\\)\n+ *[a-f0-9]+:\tff 20                \tjmp    \\*\\(%eax\\)\n+ *[a-f0-9]+:\t0f 01 10             \tlgdtl  \\(%eax\\)\n+ *[a-f0-9]+:\t0f 01 18             \tlidtl  \\(%eax\\)\n+ *[a-f0-9]+:\t0f 00 10             \tlldt   \\(%eax\\)\n+ *[a-f0-9]+:\t0f 01 30             \tlmsw   \\(%eax\\)\n+ *[a-f0-9]+:\t0f 00 18             \tltr    \\(%eax\\)\n+ *[a-f0-9]+:\t8c 00                \tmov    %es,\\(%eax\\)\n+ *[a-f0-9]+:\t8e 00                \tmov    \\(%eax\\),%es\n+ *[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%eax\\)\n+ *[a-f0-9]+:\t83 08 01             \torl    \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t8f 00                \tpopl   \\(%eax\\)\n+ *[a-f0-9]+:\t07                   \tpop    %es\n+ *[a-f0-9]+:\tf3 0f ae 20          \tptwritel \\(%eax\\)\n+ *[a-f0-9]+:\tff 30                \tpushl  \\(%eax\\)\n+ *[a-f0-9]+:\t06                   \tpush   %es\n+ *[a-f0-9]+:\t83 18 01             \tsbbl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t83 28 01             \tsubl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\tc5 fb 2a 00          \tvcvtsi2sdl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 2a 00    \tvcvtsi2sdl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\tc5 fa 2a 00          \tvcvtsi2ssl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 2a 00    \tvcvtsi2ssl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 7b 00    \tvcvtusi2sdl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 7b 00    \tvcvtusi2ssl \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t83 30 01             \txorl   \\$0x1,\\(%eax\\)\n+#pass"
    },
    {
      "sha": "d6a4cad29e9865701cc90b2de46e88941562e6cc",
      "filename": "gas/testsuite/gas/i386/noreg32.s",
      "status": "added",
      "additions": 60,
      "deletions": 0,
      "changes": 60,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg32.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg32.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.s?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,60 @@\n+\t.text\n+noreg:\n+\tadc\t$1, (%eax)\n+\tadd\t$1, (%eax)\n+\tand\t$1, (%eax)\n+\tbt\t$1, (%eax)\n+\tbtc\t$1, (%eax)\n+\tbtr\t$1, (%eax)\n+\tbts\t$1, (%eax)\n+\tcall\t*(%eax)\n+\tcmp\t$1, (%eax)\n+\tcvtsi2sd (%eax), %xmm0\n+\tcvtsi2ss (%eax), %xmm0\n+\tfadd\t(%eax)\n+\tfcom\t(%eax)\n+\tfcomp\t(%eax)\n+\tfdiv\t(%eax)\n+\tfdivr\t(%eax)\n+\tfiadd\t(%eax)\n+\tficom\t(%eax)\n+\tficomp\t(%eax)\n+\tfidiv\t(%eax)\n+\tfidivr\t(%eax)\n+\tfild\t(%eax)\n+\tfimul\t(%eax)\n+\tfist\t(%eax)\n+\tfistp\t(%eax)\n+\tfisttp\t(%eax)\n+\tfisub\t(%eax)\n+\tfisubr\t(%eax)\n+\tfld\t(%eax)\n+\tfmul\t(%eax)\n+\tfst\t(%eax)\n+\tfstp\t(%eax)\n+\tfsub\t(%eax)\n+\tfsubr\t(%eax)\n+\tjmp\t*(%eax)\n+\tlgdt\t(%eax)\n+\tlidt\t(%eax)\n+\tlldt\t(%eax)\n+\tlmsw\t(%eax)\n+\tltr\t(%eax)\n+\tmov\t%es, (%eax)\n+\tmov\t(%eax), %es\n+\tnop\t(%eax)\n+\tor\t$1, (%eax)\n+\tpop\t(%eax)\n+\tpop\t%es\n+\tptwrite\t(%eax)\n+\tpush\t(%eax)\n+\tpush\t%es\n+\tsbb\t$1, (%eax)\n+\tsub\t$1, (%eax)\n+\tvcvtsi2sd (%eax), %xmm0, %xmm0\n+\t{evex} vcvtsi2sd (%eax), %xmm0, %xmm0\n+\tvcvtsi2ss (%eax), %xmm0, %xmm0\n+\t{evex} vcvtsi2ss (%eax), %xmm0, %xmm0\n+\tvcvtusi2sd (%eax), %xmm0, %xmm0\n+\tvcvtusi2ss (%eax), %xmm0, %xmm0\n+\txor\t$1, (%eax)"
    },
    {
      "sha": "fd4fca7182fb43cd240dfd155b6a5774c587635e",
      "filename": "gas/testsuite/gas/i386/noreg64.d",
      "status": "added",
      "additions": 67,
      "deletions": 0,
      "changes": 67,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.d?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,67 @@\n+#objdump: -dw\n+#name: 64-bit insns not sizeable through register operands\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t83 10 01             \tadcl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t83 00 01             \taddl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t83 20 01             \tandl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t0f ba 20 01          \tbtl    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t0f ba 38 01          \tbtcl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t0f ba 30 01          \tbtrl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t0f ba 28 01          \tbtsl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\tff 10                \tcallq  \\*\\(%rax\\)\n+ *[a-f0-9]+:\t83 38 01             \tcmpl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\tf2 0f 2a 00          \tcvtsi2sdl \\(%rax\\),%xmm0\n+ *[a-f0-9]+:\tf3 0f 2a 00          \tcvtsi2ssl \\(%rax\\),%xmm0\n+ *[a-f0-9]+:\td8 00                \tfadds  \\(%rax\\)\n+ *[a-f0-9]+:\td8 10                \tfcoms  \\(%rax\\)\n+ *[a-f0-9]+:\td8 18                \tfcomps \\(%rax\\)\n+ *[a-f0-9]+:\td8 30                \tfdivs  \\(%rax\\)\n+ *[a-f0-9]+:\td8 38                \tfdivrs \\(%rax\\)\n+ *[a-f0-9]+:\tde 00                \tfiadds \\(%rax\\)\n+ *[a-f0-9]+:\tde 10                \tficoms \\(%rax\\)\n+ *[a-f0-9]+:\tde 18                \tficomps \\(%rax\\)\n+ *[a-f0-9]+:\tde 30                \tfidivs \\(%rax\\)\n+ *[a-f0-9]+:\tde 38                \tfidivrs \\(%rax\\)\n+ *[a-f0-9]+:\tdf 00                \tfilds  \\(%rax\\)\n+ *[a-f0-9]+:\tde 08                \tfimuls \\(%rax\\)\n+ *[a-f0-9]+:\tdf 10                \tfists  \\(%rax\\)\n+ *[a-f0-9]+:\tdf 18                \tfistps \\(%rax\\)\n+ *[a-f0-9]+:\tdf 08                \tfisttps \\(%rax\\)\n+ *[a-f0-9]+:\tde 20                \tfisubs \\(%rax\\)\n+ *[a-f0-9]+:\tde 28                \tfisubrs \\(%rax\\)\n+ *[a-f0-9]+:\td9 00                \tflds   \\(%rax\\)\n+ *[a-f0-9]+:\td8 08                \tfmuls  \\(%rax\\)\n+ *[a-f0-9]+:\td9 10                \tfsts   \\(%rax\\)\n+ *[a-f0-9]+:\td9 18                \tfstps  \\(%rax\\)\n+ *[a-f0-9]+:\td8 20                \tfsubs  \\(%rax\\)\n+ *[a-f0-9]+:\td8 28                \tfsubrs \\(%rax\\)\n+ *[a-f0-9]+:\tff 20                \tjmpq   \\*\\(%rax\\)\n+ *[a-f0-9]+:\t0f 01 10             \tlgdt   \\(%rax\\)\n+ *[a-f0-9]+:\t0f 01 18             \tlidt   \\(%rax\\)\n+ *[a-f0-9]+:\t0f 00 10             \tlldt   \\(%rax\\)\n+ *[a-f0-9]+:\t0f 01 30             \tlmsw   \\(%rax\\)\n+ *[a-f0-9]+:\t0f 00 18             \tltr    \\(%rax\\)\n+ *[a-f0-9]+:\t8c 00                \tmov    %es,\\(%rax\\)\n+ *[a-f0-9]+:\t8e 00                \tmov    \\(%rax\\),%es\n+ *[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%rax\\)\n+ *[a-f0-9]+:\t83 08 01             \torl    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t8f 00                \tpopq   \\(%rax\\)\n+ *[a-f0-9]+:\t0f a1                \tpopq   %fs\n+ *[a-f0-9]+:\tf3 0f ae 20          \tptwritel \\(%rax\\)\n+ *[a-f0-9]+:\tff 30                \tpushq  \\(%rax\\)\n+ *[a-f0-9]+:\t0f a0                \tpushq  %fs\n+ *[a-f0-9]+:\t83 18 01             \tsbbl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t83 28 01             \tsubl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\tc5 fb 2a 00          \tvcvtsi2sdl \\(%rax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 61 7f 08 2a 38    \tvcvtsi2sdl \\(%rax\\),%xmm0,%xmm31\n+ *[a-f0-9]+:\tc5 fa 2a 00          \tvcvtsi2ssl \\(%rax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 61 7e 08 2a 38    \tvcvtsi2ssl \\(%rax\\),%xmm0,%xmm31\n+ *[a-f0-9]+:\t62 f1 7f 08 7b 00    \tvcvtusi2sdl \\(%rax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 7b 00    \tvcvtusi2ssl \\(%rax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t83 30 01             \txorl   \\$0x1,\\(%rax\\)\n+#pass"
    },
    {
      "sha": "c50d76a180d89868ad8b4de1cf0843b267dd83b9",
      "filename": "gas/testsuite/gas/i386/noreg64.s",
      "status": "added",
      "additions": 60,
      "deletions": 0,
      "changes": 60,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg64.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a961a1e1749443516d8fe6e0570cf808a09e8f89/gas/testsuite/gas/i386/noreg64.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.s?ref=a961a1e1749443516d8fe6e0570cf808a09e8f89",
      "patch": "@@ -0,0 +1,60 @@\n+\t.text\n+noreg:\n+\tadc\t$1, (%rax)\n+\tadd\t$1, (%rax)\n+\tand\t$1, (%rax)\n+\tbt\t$1, (%rax)\n+\tbtc\t$1, (%rax)\n+\tbtr\t$1, (%rax)\n+\tbts\t$1, (%rax)\n+\tcall\t*(%rax)\n+\tcmp\t$1, (%rax)\n+\tcvtsi2sd (%rax), %xmm0\n+\tcvtsi2ss (%rax), %xmm0\n+\tfadd\t(%rax)\n+\tfcom\t(%rax)\n+\tfcomp\t(%rax)\n+\tfdiv\t(%rax)\n+\tfdivr\t(%rax)\n+\tfiadd\t(%rax)\n+\tficom\t(%rax)\n+\tficomp\t(%rax)\n+\tfidiv\t(%rax)\n+\tfidivr\t(%rax)\n+\tfild\t(%rax)\n+\tfimul\t(%rax)\n+\tfist\t(%rax)\n+\tfistp\t(%rax)\n+\tfisttp\t(%rax)\n+\tfisub\t(%rax)\n+\tfisubr\t(%rax)\n+\tfld\t(%rax)\n+\tfmul\t(%rax)\n+\tfst\t(%rax)\n+\tfstp\t(%rax)\n+\tfsub\t(%rax)\n+\tfsubr\t(%rax)\n+\tjmp\t*(%rax)\n+\tlgdt\t(%rax)\n+\tlidt\t(%rax)\n+\tlldt\t(%rax)\n+\tlmsw\t(%rax)\n+\tltr\t(%rax)\n+\tmov\t%es, (%rax)\n+\tmov\t(%rax), %es\n+\tnop\t(%rax)\n+\tor\t$1, (%rax)\n+\tpop\t(%rax)\n+\tpop\t%fs\n+\tptwrite\t(%rax)\n+\tpush\t(%rax)\n+\tpush\t%fs\n+\tsbb\t$1, (%rax)\n+\tsub\t$1, (%rax)\n+\tvcvtsi2sd (%rax), %xmm0, %xmm0\n+\tvcvtsi2sd (%rax), %xmm0, %xmm31\n+\tvcvtsi2ss (%rax), %xmm0, %xmm0\n+\tvcvtsi2ss (%rax), %xmm0, %xmm31\n+\tvcvtusi2sd (%rax), %xmm0, %xmm0\n+\tvcvtusi2ss (%rax), %xmm0, %xmm0\n+\txor\t$1, (%rax)"
    }
  ]
}