// Seed: 2753232710
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  id_4(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(id_1), .id_4(id_3 == 1 > id_1), .id_5(id_2)
  );
  assign id_2 = 1;
  wire id_5;
  assign id_2 = 1;
  tri1 id_6 = id_1;
  specify
    (id_7 => id_8) = 1;
  endspecify
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri0 id_13
    , id_18,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16
);
  tri0 id_19 = id_10 == 1'b0;
  module_0(
      id_19, id_19
  );
endmodule
