#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan  9 08:58:38 2020
# Process ID: 7324
# Current directory: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --gui 1
# Log file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log/vivado.log
# Journal file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 1
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project NA 0 1 0
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2018.2 (64-bit)
  TE Script Version:                          2018.2.02
  Board Part (Definition Files) CSV Version:  1.3
  Software IP CSV Version:                    2.1
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         vivado_open_existing_project_guimode
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files/TE0808_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
Open existing project (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.xpr).
INFO: [TE_INIT-69] Set Board Definition path: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 937.008 ; gain = 704.410
Board part csv name check:  Only some names (trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0) are equal on position 3.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             16 
  TE::PRODID:         TE0808-04-15EG-1EB 
  TE::PARTNAME:       xczu15eg-ffvc900-1-e 
  TE::BOARDPART:      trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 
  TE::SHORTDIR:       15eg_1eb_sk 
  TE::ZYNQFLASHTYP:   qspi_dual_parallel 
  TE::FPGAFLASHTYP:   mt25qu256-qspi-x8-dual_parallel 
  ------
INFO: [TE_UTIL-2] Following block designs were found: 
   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design/zusys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zusys_bd 
  TE::PR_TOPLEVELNAME: zusys_wrapper 
  ------
  TE::IS_ZUSYS:        true
INFO: [TE_HW-24] Restore project parameters:
  TE::SIM_NAME:         sim_1  
  TE::SYNTH_NAME:       synth_1  
  TE::IMPL_NAME:        impl_1  
  TE::CONST_NAME:       constrs_1  
  ------
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:gig_ethernet_pcs_pma:16.1 - gig_ethernet_pcs_pma_0
Adding cell -- trenz.biz:user:SC0808BF:1.0 - SC0808BF_0
Adding cell -- trenz.biz:user:axis_live_audio:1.0 - axis_live_audio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_general
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Master_CPLD
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Slave_CPLD
Adding cell -- xilinx.com:ip:vio:3.0 - vio_rgpio
Adding cell -- xilinx.com:ip:xlconstant:1.1 - config_valid
Adding cell -- xilinx.com:ip:xlconstant:1.1 - RST_CONS
Adding cell -- xilinx.com:ip:xlconstant:1.1 - signal_detect
Adding cell -- xilinx.com:ip:xlconstant:1.1 - config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - an_config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - phyaddr
Successfully read diagram <zusys> from BD file <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.965 ; gain = 53.383
connect_bd_intf_net [get_bd_intf_ports sfp] [get_bd_intf_pins gig_ethernet_pcs_pma_0/sfp]
save_bd_design
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
startgroup
connect_bd_net -net status_vector [get_bd_pins gig_ethernet_pcs_pma_0/status_vector]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {status_vector }]
true
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets status_vector] {PROBE_TYPE "Data and Trigger" CLK_SRC "/gig_ethernet_pcs_pma_0/userclk_out" SYSTEM_ILA "Auto" } \
                                                         ]
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /gig_ethernet_pcs_pma_0/userclk_out to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting net /status_vector, to System ILA probe pin /system_ila_0/probe0 for debug.
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2182.023 ; gain = 1131.223
save_bd_design
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
TE::hw_build_design -export_prebuilt
Start Build Design.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/synth/zusys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
[Thu Jan  9 09:02:53 2020] Launched zusys_system_ila_0_0_synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
[Thu Jan  9 09:02:53 2020] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2182.023 ; gain = 0.000
[Thu Jan  9 09:02:53 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:02:58 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:03:03 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:03:08 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:03:18 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:03:28 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:03:38 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:03:48 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:04:08 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:04:28 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:04:48 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:05:08 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:05:48 2020] Waiting for synth_1 to finish (timeout in 117 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 926.684 ; gain = 577.027
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 926.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 28 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:562]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6157] synthesizing module 'zusys_system_ila_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_system_ila_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:594]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gig_ethernet_pcs_pma_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:562]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (23#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 926.684 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 926.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 926.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1681.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.711 ; gain = 755.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.711 ; gain = 755.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.711 ; gain = 755.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.711 ; gain = 755.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.711 ; gain = 755.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2105.035 ; gain = 1178.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2105.164 ; gain = 1178.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2105.543 ; gain = 1178.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_system_ila_0_0           |         1|
|3     |zusys_zynq_ultra_ps_e_0_0      |         1|
|4     |zusys_xlconstant_2_1           |         1|
|5     |zusys_signal_detect_1          |         1|
|6     |zusys_signal_detect_0          |         1|
|7     |zusys_an_config_vector_0       |         1|
|8     |zusys_xlconstant_2_2           |         1|
|9     |zusys_xlconstant_2_3           |         1|
|10    |zusys_SC0808BF_0_0             |         1|
|11    |zusys_axis_live_audio_0_0      |         1|
|12    |zusys_proc_sys_reset_0_0       |         1|
|13    |zusys_proc_sys_reset_1_0       |         1|
|14    |zusys_vio_general_0            |         1|
|15    |zusys_RGPIO_Master_CPLD_0      |         1|
|16    |zusys_RGPIO_Slave_CPLD_0       |         1|
|17    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_system_ila_0_0           |     1|
|12    |zusys_vio_general_0            |     1|
|13    |zusys_vio_rgpio_0              |     1|
|14    |zusys_xlconstant_2_1           |     1|
|15    |zusys_xlconstant_2_2           |     1|
|16    |zusys_xlconstant_2_3           |     1|
|17    |zusys_zynq_ultra_ps_e_0_0      |     1|
|18    |IBUF                           |     7|
|19    |IOBUF                          |     1|
|20    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   648|
|2     |  zusys_i           |zusys                       |   630|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.668 ; gain = 1179.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2106.668 ; gain = 424.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.672 ; gain = 1179.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2156.867 ; gain = 1230.184
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2157.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 09:05:47 2020...
[Thu Jan  9 09:05:48 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:55 . Memory (MB): peak = 2182.023 ; gain = 0.000
[Thu Jan  9 09:05:50 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Thu Jan  9 09:05:50 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:05:55 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:06:00 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:06:05 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:06:15 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:06:25 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:06:35 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:06:45 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:07:05 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:07:25 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:07:45 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:08:05 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 09:08:45 2020] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Thu Jan  9 09:09:25 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Thu Jan  9 09:10:05 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Thu Jan  9 09:10:45 2020] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Thu Jan  9 09:12:06 2020] Waiting for impl_1 to finish (timeout in 114 minutes)...
[Thu Jan  9 09:13:26 2020] Waiting for impl_1 to finish (timeout in 112 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 934.168 ; gain = 576.523
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1792.898 ; gain = 858.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1792.898 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f89697c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1809.055 ; gain = 16.156

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1821.023 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 273dbe47b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1821.023 ; gain = 11.969

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2a062a329

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 296f8765a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 121 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 27503539f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 27503539f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1821.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.199 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 22fd96341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3897.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22fd96341

Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 3897.816 ; gain = 2076.793

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22fd96341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:53 . Memory (MB): peak = 3897.816 ; gain = 2104.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3897.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3902.227 ; gain = 4.410
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 133ef2637

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7db211dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bc7256de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3913.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19070876e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a42380f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a42380f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f6a3f2da

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11abd31e9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: aaca1fea

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 31301273

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 73390589

Time (s): cpu = 00:01:26 ; elapsed = 00:01:13 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 6d42fc6e

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: c309e8d4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 157a44d55

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: ef1adf1d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 13a410db0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13a410db0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8d419b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8d419b5

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.309. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2633832ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2b45f7ac2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b45f7ac2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
Ending Placer Task | Checksum: 1dc9397e2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:35 . Memory (MB): peak = 3913.043 ; gain = 10.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.510 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3913.043 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f07d1a45 ConstDB: 0 ShapeSum: 88f2b8a1 RouteDB: 6323c4fc

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b5c3d35

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 4050.961 ; gain = 0.000
Post Restoration Checksum: NetGraph: a0f6f5a5 NumContArr: 8757ada Constraints: 56a670ca Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 13a748eb4

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18b0899b3

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.185  | TNS=0.000  | WHS=-0.521 | THS=-29.702|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18823ac3d

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.185  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1637c2ffc

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 234b0b909

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21031e146

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 843
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 3064a0fac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 33723e988

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 33723e988

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dbdad09d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3359c4aa0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 3359c4aa0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.247716 %
  Global Horizontal Routing Utilization  = 0.199562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:19 . Memory (MB): peak = 4050.961 ; gain = 137.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4410.590 ; gain = 359.629
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 4410.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 4410.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 09:13:57 2020...
[Thu Jan  9 09:14:01 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:08:11 . Memory (MB): peak = 2182.023 ; gain = 0.000
[Thu Jan  9 09:14:01 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Thu Jan  9 09:14:01 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:14:06 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:14:11 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:14:16 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:14:26 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 09:14:36 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:14:46 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:14:56 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 09:15:16 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 934.168 ; gain = 576.523
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1792.898 ; gain = 858.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1792.898 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f89697c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1809.055 ; gain = 16.156

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1821.023 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 273dbe47b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1821.023 ; gain = 11.969

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2a062a329

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 296f8765a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 121 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 27503539f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 27503539f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1821.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 223a0083c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.023 ; gain = 11.969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.199 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 22fd96341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3897.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22fd96341

Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 3897.816 ; gain = 2076.793

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22fd96341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:53 . Memory (MB): peak = 3897.816 ; gain = 2104.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3897.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3902.227 ; gain = 4.410
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 133ef2637

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7db211dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 817558e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bc7256de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3913.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19070876e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a42380f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a42380f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f6a3f2da

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11abd31e9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: aaca1fea

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 31301273

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 73390589

Time (s): cpu = 00:01:26 ; elapsed = 00:01:13 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 6d42fc6e

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: c309e8d4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 157a44d55

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: ef1adf1d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 13a410db0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13a410db0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8d419b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8d419b5

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.309. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 200146df0

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2633832ec

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2b45f7ac2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b45f7ac2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
Ending Placer Task | Checksum: 1dc9397e2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:35 . Memory (MB): peak = 3913.043 ; gain = 10.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.510 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3913.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3913.043 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f07d1a45 ConstDB: 0 ShapeSum: 88f2b8a1 RouteDB: 6323c4fc

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b5c3d35

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 4050.961 ; gain = 0.000
Post Restoration Checksum: NetGraph: a0f6f5a5 NumContArr: 8757ada Constraints: 56a670ca Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10012e149

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 13a748eb4

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18b0899b3

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.185  | TNS=0.000  | WHS=-0.521 | THS=-29.702|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18823ac3d

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.185  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1637c2ffc

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 234b0b909

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21031e146

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 843
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 3064a0fac

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 33723e988

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 33723e988

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2f859e563

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dbdad09d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3359c4aa0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 3359c4aa0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.247716 %
  Global Horizontal Routing Utilization  = 0.199562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.645  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2cb8438aa

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 4050.961 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:19 . Memory (MB): peak = 4050.961 ; gain = 137.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 4050.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4410.590 ; gain = 359.629
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 4410.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 4410.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 09:13:57 2020...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 241.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1667.129 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1667.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1667.129 ; gain = 1434.883
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 24 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 177843264 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2732.723 ; gain = 1065.594
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 09:15:15 2020...
[Thu Jan  9 09:15:16 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2182.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2614.000 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2614.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.910 ; gain = 1139.887
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3321.910 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633002638A
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROGRAM.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit} [get_hw_devices xczu15_0]
set_property PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
current_hw_device [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu15 (JTAG device index = 0) is not programmed (DONE status = 0).
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property PROGRAM.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit} [get_hw_devices xczu15_0]
program_hw_devices [get_hw_devices xczu15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xczu15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio' at location 'uuid_7799B944EB5A5987891A1B1076D2EC79' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/system_ila_0/inst/ila_lib' at location 'uuid_8F3DE5C0D83058738227618A322576E1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/vio_general' at location 'uuid_CBD60A0F35E9520FB087FF25C381481D' from probes file, since it cannot be found on the programmed device.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
INFO: [Labtools 27-1434] Device xczu15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio' at location 'uuid_7799B944EB5A5987891A1B1076D2EC79' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/system_ila_0/inst/ila_lib' at location 'uuid_8F3DE5C0D83058738227618A322576E1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/vio_general' at location 'uuid_CBD60A0F35E9520FB087FF25C381481D' from probes file, since it cannot be found on the programmed device.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
INFO: [Labtools 27-1434] Device xczu15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio' at location 'uuid_7799B944EB5A5987891A1B1076D2EC79' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/system_ila_0/inst/ila_lib' at location 'uuid_8F3DE5C0D83058738227618A322576E1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/vio_general' at location 'uuid_CBD60A0F35E9520FB087FF25C381481D' from probes file, since it cannot be found on the programmed device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/251633002638A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633002638A
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu15_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property PROGRAM.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit} [get_hw_devices xczu15_0]
program_hw_devices [get_hw_devices xczu15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xczu15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio' at location 'uuid_7799B944EB5A5987891A1B1076D2EC79' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/system_ila_0/inst/ila_lib' at location 'uuid_8F3DE5C0D83058738227618A322576E1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'zusys_i/TRENZ_Baseboard/vio_general' at location 'uuid_CBD60A0F35E9520FB087FF25C381481D' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
INFO: [Labtools 27-2302] Device xczu15 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu15 (JTAG device index = 0) is programmed with a design that has 2 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]]
WARNING: Simulation object zusys_i/system_ila_0/inst/probe11_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe12_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe9_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe10_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe13_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe2_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe3_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe5_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe6_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe4_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe8_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe7_1 was not found in the design.
WARNING: Simulation object zusys_i/system_ila_0/inst/probe1_1 was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.ltx} [get_hw_devices xczu15_0]
set_property PROGRAM.FILE {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit} [get_hw_devices xczu15_0]
program_hw_devices [get_hw_devices xczu15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
INFO: [Labtools 27-2302] Device xczu15 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu15 (JTAG device index = 0) is programmed with a design that has 2 VIO core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3489.406 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3489.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3742.754 ; gain = 420.844
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
startgroup
place_ports gtrefclk_in_clk_n G7
set_property is_loc_fixed true [get_ports [list  gtrefclk_in_clk_n]]
endgroup
startgroup
place_ports gtrefclk_in_clk_n G7
set_property is_loc_fixed true [get_ports [list  gtrefclk_in_clk_n]]
endgroup
save_constraints
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL2_ENABLE {1} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {200}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
delete_bd_objs [get_bd_nets gig_ethernet_pcs_pma_0_userclk_out]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk2] [get_bd_pins system_ila_0/clk]
save_bd_design
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: PART : xczu15eg-ffvc900-1-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] zusys_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__GEM__TSU__ENABLE {1} CONFIG.PSU__GEM__TSU__IO {EMIO} CONFIG.PSU__GEM0_COHERENCY {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__GEM__TSU__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL3_ENABLE {1} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {50}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk1 [get_bd_pins gig_ethernet_pcs_pma_0/independent_clock_bufg]
connect_bd_net [get_bd_pins gig_ethernet_pcs_pma_0/independent_clock_bufg] [get_bd_pins zynq_ultra_ps_e_0/pl_clk3]
save_bd_design
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
TE::hw_build_design -export_prebuilt
Start Build Design.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/synth/zusys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
[Thu Jan  9 11:23:47 2020] Launched zusys_zynq_ultra_ps_e_0_0_synth_1, zusys_system_ila_0_0_synth_1, zusys_gig_ethernet_pcs_pma_0_0_synth_1...
Run output will be captured here:
zusys_zynq_ultra_ps_e_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_zynq_ultra_ps_e_0_0_synth_1/runme.log
zusys_system_ila_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
zusys_gig_ethernet_pcs_pma_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_gig_ethernet_pcs_pma_0_0_synth_1/runme.log
[Thu Jan  9 11:23:47 2020] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 5610.074 ; gain = 0.000
[Thu Jan  9 11:23:47 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:23:52 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:23:57 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:24:02 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:24:12 2020] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:24:22 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:24:32 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:24:42 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:25:02 2020] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:25:22 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:25:42 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:26:03 2020] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:26:43 2020] Waiting for synth_1 to finish (timeout in 117 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 927.313 ; gain = 578.145
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 27 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:563]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6157] synthesizing module 'zusys_system_ila_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_system_ila_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-7240-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 81 connections, but only 48 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:594]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gig_ethernet_pcs_pma_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:563]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (23#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.313 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1680.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.531 ; gain = 753.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.531 ; gain = 753.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.531 ; gain = 753.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.531 ; gain = 753.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1680.531 ; gain = 753.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk2' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk3' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2107.160 ; gain = 1179.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2107.289 ; gain = 1179.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2107.863 ; gain = 1180.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_system_ila_0_0           |         1|
|3     |zusys_zynq_ultra_ps_e_0_0      |         1|
|4     |zusys_xlconstant_2_1           |         1|
|5     |zusys_signal_detect_1          |         1|
|6     |zusys_signal_detect_0          |         1|
|7     |zusys_an_config_vector_0       |         1|
|8     |zusys_xlconstant_2_2           |         1|
|9     |zusys_xlconstant_2_3           |         1|
|10    |zusys_SC0808BF_0_0             |         1|
|11    |zusys_axis_live_audio_0_0      |         1|
|12    |zusys_proc_sys_reset_0_0       |         1|
|13    |zusys_proc_sys_reset_1_0       |         1|
|14    |zusys_vio_general_0            |         1|
|15    |zusys_RGPIO_Master_CPLD_0      |         1|
|16    |zusys_RGPIO_Slave_CPLD_0       |         1|
|17    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_system_ila_0_0           |     1|
|12    |zusys_vio_general_0            |     1|
|13    |zusys_vio_rgpio_0              |     1|
|14    |zusys_xlconstant_2_1           |     1|
|15    |zusys_xlconstant_2_2           |     1|
|16    |zusys_xlconstant_2_3           |     1|
|17    |zusys_zynq_ultra_ps_e_0_0      |     1|
|18    |IBUF                           |     7|
|19    |IOBUF                          |     1|
|20    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   650|
|2     |  zusys_i           |zusys                       |   632|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.805 ; gain = 1181.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2108.805 ; gain = 428.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.809 ; gain = 1181.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2159.973 ; gain = 1232.660
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2160.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 11:26:40 2020...
[Thu Jan  9 11:26:43 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:55 . Memory (MB): peak = 5610.074 ; gain = 0.000
[Thu Jan  9 11:26:44 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Thu Jan  9 11:26:44 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:26:49 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:26:54 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:26:59 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:27:09 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:27:19 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:27:29 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:27:39 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:27:59 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:28:19 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:28:39 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:28:59 2020] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Thu Jan  9 11:29:39 2020] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Thu Jan  9 11:30:20 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Thu Jan  9 11:31:00 2020] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Thu Jan  9 11:31:40 2020] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Thu Jan  9 11:33:00 2020] Waiting for impl_1 to finish (timeout in 114 minutes)...
[Thu Jan  9 11:34:20 2020] Waiting for impl_1 to finish (timeout in 112 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 934.063 ; gain = 575.477
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.293 ; gain = 859.230
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.293 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9c696d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1808.172 ; gain = 14.879

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1820.344 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15f8a9e27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1820.344 ; gain = 12.172

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10da05f31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14807ed37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 121 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 161cdf199

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 161cdf199

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1820.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.475 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e0e71503

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4069.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e0e71503

Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 4069.555 ; gain = 2249.211

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e0e71503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 4069.555 ; gain = 2276.262
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18aa7bb92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b848279b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d657b4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4069.555 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17e7e6961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b1c5e2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1c5e2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130d305fd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1141dded8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1120f399a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: fbced169

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 171f756e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 13db075e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: cb13d750

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: bfd074f1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 153b1b4ca

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1228c8ded

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1228c8ded

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dc28067c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dc28067c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.118. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c8731461

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2c3dd7be3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c3dd7be3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
Ending Placer Task | Checksum: 1d1ca9eaf

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:32 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.437 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4069.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 690f0fbe ConstDB: 0 ShapeSum: 74b8b7c3 RouteDB: f402d72e

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14ad0f0e3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2652d595 NumContArr: 43c1cb53 Constraints: 6d8080bd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1a01886df

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2105523cd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.192  | TNS=0.000  | WHS=-0.490 | THS=-31.259|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 218751917

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.192  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 18fc3160e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 13041db95

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b89e2476

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 922
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 21bf5ecab

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22b276fb8

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 22b276fb8

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187764121

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1507b4755

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1507b4755

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.247585 %
  Global Horizontal Routing Utilization  = 0.208568 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1507b4755

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4412.590 ; gain = 343.035
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4412.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 4412.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 11:34:58 2020...
[Thu Jan  9 11:35:00 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:08:16 . Memory (MB): peak = 5610.074 ; gain = 0.000
[Thu Jan  9 11:35:00 2020] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Thu Jan  9 11:35:00 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:35:05 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:35:11 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:35:16 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:35:26 2020] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Thu Jan  9 11:35:36 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:35:46 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:35:56 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Thu Jan  9 11:36:16 2020] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 934.063 ; gain = 575.477
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.293 ; gain = 859.230
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.293 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9c696d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1808.172 ; gain = 14.879

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1820.344 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15f8a9e27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1820.344 ; gain = 12.172

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10da05f31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14807ed37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 121 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 161cdf199

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 161cdf199

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1820.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d51101b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1820.344 ; gain = 12.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.475 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e0e71503

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4069.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e0e71503

Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 4069.555 ; gain = 2249.211

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e0e71503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 4069.555 ; gain = 2276.262
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18aa7bb92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b848279b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1008d4c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d657b4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4069.555 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17e7e6961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b1c5e2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1c5e2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130d305fd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1141dded8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1120f399a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: fbced169

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 171f756e5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 13db075e0

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: cb13d750

Time (s): cpu = 00:01:28 ; elapsed = 00:01:14 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: bfd074f1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 153b1b4ca

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1228c8ded

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1228c8ded

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dc28067c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dc28067c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.118. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d4703d33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c8731461

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2c3dd7be3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c3dd7be3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
Ending Placer Task | Checksum: 1d1ca9eaf

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:32 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.437 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4069.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 690f0fbe ConstDB: 0 ShapeSum: 74b8b7c3 RouteDB: f402d72e

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14ad0f0e3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 4069.555 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2652d595 NumContArr: 43c1cb53 Constraints: 6d8080bd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d79521a5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1a01886df

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2105523cd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.192  | TNS=0.000  | WHS=-0.490 | THS=-31.259|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 218751917

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.192  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 18fc3160e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 13041db95

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b89e2476

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 922
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 21bf5ecab

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22b276fb8

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 22b276fb8

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20f4dd890

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187764121

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1507b4755

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1507b4755

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.247585 %
  Global Horizontal Routing Utilization  = 0.208568 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1507b4755

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1507b4755

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4069.555 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 4069.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4412.590 ; gain = 343.035
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4412.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 4412.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 11:34:58 2020...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 241.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1666.637 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1666.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.637 ; gain = 1434.133
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 178627936 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2741.930 ; gain = 1075.293
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 11:36:13 2020...
[Thu Jan  9 11:36:16 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 5610.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5612.973 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5612.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5612.973 ; gain = 2.898
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 5612.973 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"zusys_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
TE::sw_run_sdk
Start SDK
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
INFO: [TE_SW-1] Xilinx Device Tree git clone path (B:/xilinx_git/device-tree-xlnx) doesn't exist.
INFO: [TE_SW-2] Start SKD: 
  Run "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib" in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  Please Wait.. 
  ------
INFO: [TE_EXT-9] Command results from SDK "exec xsdk -workspace D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -hwspec D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -lp D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib": 
  
****** Xilinx Software Development Kit
****** SDK v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Launching SDK with command D:\Xilinx\SDK\2018.2\eclipse\win64.o\eclipse.exe -data D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk -vmargs -Dcom.xilinx.sdk.args.swrepos=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib -Dcom.xilinx.sdk.args.hwspec=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk/zusys_wrapper.hdf -Xms64m -Xmx4G & 
  ------
SDK finished.
