
*** Running vivado
    with args -log Basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 118328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 388.234 ; gain = 97.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:23]
INFO: [Synth 8-638] synthesizing module 'Debounce' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:23]
	Parameter SAMPLE_TIME bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debounce' (1#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'MultiCycleCPU' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:33]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v:45]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v:45]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:312]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:346]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:366]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:383]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:397]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:428]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:442]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:453]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:73]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (5#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/jhinx/Desktop/MultiCycleCPU/Instructions.txt' is read successfully [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:33]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (7#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (8#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionRegister' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionRegister.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionRegister' (9#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionRegister.v:23]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-256] done synthesizing module 'DFF' (10#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux4_32bits' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux4_32bits' (11#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux3_5bits' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3_5bits.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3_5bits.v:31]
INFO: [Synth 8-256] done synthesizing module 'Mux3_5bits' (12#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3_5bits.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux2_32bits' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux2_32bits' (13#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-256] done synthesizing module 'MultiCycleCPU' (14#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Display_7seg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Display_7seg.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Display_7seg.v:28]
INFO: [Synth 8-256] done synthesizing module 'Display_7seg' (15#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Display_7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v:23]
	Parameter T1MS bound to: 100000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (16#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:45]
WARNING: [Synth 8-567] referenced signal 'AN' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'SW' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'newaddress' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'Reg_S' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'Reg_T' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'W_data' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'PC' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
WARNING: [Synth 8-567] referenced signal 'ALUOUT' should be on the sensitivity list [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:44]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (17#1) [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[5]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[4]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[2]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port PC4[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 487.355 ; gain = 196.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 487.355 ; gain = 196.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 818.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 818.438 ; gain = 528.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 818.438 ; gain = 528.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 818.438 ; gain = 528.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_low_reg was removed.  [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:34]
WARNING: [Synth 8-6014] Unused sequential element count_high_reg was removed.  [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mRD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'AN_reg' in module 'clk_div'
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE5 |                              010 |                              101
                 iSTATE2 |                              011 |                              010
                 iSTATE3 |                              110 |                              011
                 iSTATE6 |                              111 |                              100
                 iSTATE1 |                              100 |                              110
                 iSTATE4 |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'WrRegDSrc_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'mRD_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'mWR_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'IRWre_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3_5bits.v:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             0111
                 iSTATE0 |                             0010 |                             1110
                 iSTATE1 |                             0100 |                             1101
                 iSTATE2 |                             1000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AN_reg' using encoding 'one-hot' in module 'clk_div'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 818.438 ; gain = 528.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 254   
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 68    
	   5 Input      1 Bit        Muxes := 198   
	   3 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      2 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 192   
	   2 Input      1 Bit        Muxes := 250   
	   4 Input      1 Bit        Muxes := 64    
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module InstructionRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mux4_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux3_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Mux2_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MultiCycleCPU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "MultiCycleCPU/alu/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element debounce/count_high_reg was removed.  [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:35]
WARNING: [Synth 8-6014] Unused sequential element debounce/count_low_reg was removed.  [C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Debounce.v:34]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[8]
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[31]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[30]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[29]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[28]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[27]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[26]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[25]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[24]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[23]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[22]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[21]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[20]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[19]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[18]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[17]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[16]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/IM/IDataOut_reg[0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[31]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[30]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[29]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[28]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[27]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[26]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[25]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[24]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[23]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[22]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[21]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[20]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[19]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[18]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[17]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[16]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/pc/address_reg_rep[7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[31]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[30]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[29]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[28]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[27]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[26]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[25]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[24]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[23]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[22]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[21]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[20]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[19]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[18]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[17]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[16]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (MultiCycleCPU/ALUoutDR/DFF_out_reg[8]) is unused and will be removed from module Basys3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 848.309 ; gain = 557.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|Basys3            | p_0_out    | 128x8         | LUT            | 
|Basys3            | p_0_out    | 128x8         | LUT            | 
|Basys3            | p_0_out    | 128x8         | LUT            | 
|Basys3            | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|Basys3      | MultiCycleCPU/RF/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 856.152 ; gain = 565.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 862.535 ; gain = 572.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|Basys3      | MultiCycleCPU/RF/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |     7|
|4     |LUT2   |   100|
|5     |LUT3   |  1150|
|6     |LUT4   |   192|
|7     |LUT5   |   358|
|8     |LUT6   |  3612|
|9     |MUXF7  |  1185|
|10    |MUXF8  |   544|
|11    |RAM32M |    12|
|12    |FDCE   |    39|
|13    |FDRE   |  2357|
|14    |LD     |    25|
|15    |IBUF   |     5|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |  9641|
|2     |  Display_7seg  |Display_7seg        |     7|
|3     |  MultiCycleCPU |MultiCycleCPU       |  9506|
|4     |    RF          |RegisterFile        |    12|
|5     |    ADR         |DFF                 |    74|
|6     |    ALUoutDR    |DFF_0               |  1456|
|7     |    BDR         |DFF_1               |  1232|
|8     |    CU          |ControlUnit         |   255|
|9     |    DBDR        |DFF_2               |    64|
|10    |    DM          |DataMemory          |  5891|
|11    |    IR          |InstructionRegister |   268|
|12    |    Write_Reg   |Mux3_5bits          |     6|
|13    |    alu         |ALU                 |    12|
|14    |    pc          |PC                  |   228|
|15    |  clk_div       |clk_div             |    53|
|16    |  debounce      |Debounce            |    52|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1002.328 ; gain = 380.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.328 ; gain = 711.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LD => LDCE: 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1002.328 ; gain = 724.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.runs/synth_1/Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_synth.rpt -pb Basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1002.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 11:01:06 2024...
