#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 22 22:37:39 2017
# Process ID: 2320
# Current directory: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10880 C:\Users\Mary\Documents\RISCME-master\ARMSOC_1\Xilinx\ARMSOC_1.xpr
# Log file: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/vivado.log
# Journal file: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/projetos/RISCME/ARMSOC_1/Xilinx' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ClockDiv' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'ClockDiv' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'ARMSOC_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 718.266 ; gain = 33.672
report_ip_status -name ip_status 
set_property part xc7z010clg400-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'ClockDiv' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'ClockDiv' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7z010clg400-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'ClockDiv' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
launch_runs synth_2 -jobs 4
[Fri Sep 22 23:17:26 2017] Launched synth_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/synth_2/runme.log
reset_run impl_2
launch_runs impl_2 -jobs 4
[Fri Sep 22 23:22:18 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri Sep 22 23:50:42 2017] Launched synth_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/synth_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Sep 22 23:53:28 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS_board.xdc]
Finished Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS_board.xdc]
Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.547 ; gain = 501.418
Finished Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS_early.xdc]
Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS.xdc]
Finished Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/.Xil/Vivado-2320-DESKTOP-HLT9O59/dcp9/AHBLITE_SYS.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1490.551 ; gain = 1.004
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1490.551 ; gain = 1.004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 32 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.297 ; gain = 881.922
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
WARNING: [IP_Flow 19-2162] IP 'ClockDiv' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'ClockDiv' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7z010clg400-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'ClockDiv' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: AHBLITE_SYS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.566 ; gain = 27.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AHBLITE_SYS' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:2]
INFO: [Synth 8-638] synthesizing module 'ClockDiv' [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v:70]
INFO: [Synth 8-638] synthesizing module 'ClockDiv_clk_wiz' [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ClockDiv_clk_wiz' (4#1) [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'ClockDiv' (5#1) [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v:70]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:114]
INFO: [Synth 8-638] synthesizing module 'arm' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:135]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:162]
INFO: [Synth 8-638] synthesizing module 'decode' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:185]
INFO: [Synth 8-256] done synthesizing module 'decode' (6#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:185]
INFO: [Synth 8-638] synthesizing module 'condlogic' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:281]
INFO: [Synth 8-638] synthesizing module 'flopenr' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:468]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (7#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:468]
INFO: [Synth 8-638] synthesizing module 'condcheck' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:307]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (8#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-256] done synthesizing module 'condcheck' (9#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:307]
INFO: [Synth 8-256] done synthesizing module 'condlogic' (10#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:281]
INFO: [Synth 8-256] done synthesizing module 'controller' (11#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:162]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:342]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (11#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:478]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (12#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:478]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:461]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (13#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:461]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (13#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:389]
INFO: [Synth 8-256] done synthesizing module 'regfile' (14#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:389]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:431]
INFO: [Synth 8-226] default block is never used [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:436]
INFO: [Synth 8-256] done synthesizing module 'extend' (15#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:431]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:495]
INFO: [Synth 8-256] done synthesizing module 'alu' (16#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:495]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:342]
INFO: [Synth 8-256] done synthesizing module 'arm' (18#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:135]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/Software/imem.sv:1]
INFO: [Synth 8-256] done synthesizing module 'imem' (19#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/Software/imem.sv:1]
INFO: [Synth 8-638] synthesizing module 'ahb_lite' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:524]
INFO: [Synth 8-638] synthesizing module 'flop' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flop' (20#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
INFO: [Synth 8-638] synthesizing module 'flop__parameterized0' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flop__parameterized0' (20#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
INFO: [Synth 8-638] synthesizing module 'ahb_decoder' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:554]
INFO: [Synth 8-256] done synthesizing module 'ahb_decoder' (21#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:554]
INFO: [Synth 8-638] synthesizing module 'ahb_mux' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:570]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:575]
WARNING: [Synth 8-87] always_comb on 'HRDATA_reg' did not result in combinational logic [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:576]
INFO: [Synth 8-256] done synthesizing module 'ahb_mux' (22#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:570]
INFO: [Synth 8-638] synthesizing module 'ahb_rom' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/Software/ahbrom.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ahb_rom' (23#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/Software/ahbrom.sv:1]
INFO: [Synth 8-638] synthesizing module 'ahb_ram' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:583]
INFO: [Synth 8-256] done synthesizing module 'ahb_ram' (24#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:583]
INFO: [Synth 8-638] synthesizing module 'ahb_gpio' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:617]
INFO: [Synth 8-256] done synthesizing module 'ahb_gpio' (25#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:617]
INFO: [Synth 8-638] synthesizing module 'ahb_timer' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:648]
INFO: [Synth 8-256] done synthesizing module 'ahb_timer' (26#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:648]
INFO: [Synth 8-256] done synthesizing module 'ahb_lite' (27#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:524]
WARNING: [Synth 8-689] width (8) of port connection 'pins' does not match port width (32) of module 'ahb_lite' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:131]
INFO: [Synth 8-256] done synthesizing module 'top' (28#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:114]
WARNING: [Synth 8-689] width (4) of port connection 'pins' does not match port width (8) of module 'top' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:86]
WARNING: [Synth 8-6014] Unused sequential element HRESETn_reg was removed.  [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:78]
WARNING: [Synth 8-3848] Net LOCKUP in module/entity AHBLITE_SYS does not have driver. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:46]
WARNING: [Synth 8-3848] Net deLED in module/entity AHBLITE_SYS does not have driver. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:9]
INFO: [Synth 8-256] done synthesizing module 'AHBLITE_SYS' (29#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:2]
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HSEL
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design imem has unconnected port a[0]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[15]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[14]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[13]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[12]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[11]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[3]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[2]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[1]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.625 ; gain = 56.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.625 ; gain = 56.270
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AHBLITE_SYS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AHBLITE_SYS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.605 ; gain = 203.250
73 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.605 ; gain = 203.250
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Sep 23 00:30:03 2017] Launched synth_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Sep 23 00:36:59 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Sep 23 00:38:47 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Sep 23 00:47:09 2017] Launched synth_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Sep 23 00:48:19 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Sep 23 00:50:05 2017] Launched impl_2...
Run output will be captured here: C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.runs/impl_2/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AHBLITE_SYS' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:2]
INFO: [Synth 8-638] synthesizing module 'ClockDiv' [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v:70]
INFO: [Synth 8-638] synthesizing module 'ClockDiv_clk_wiz' [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ClockDiv_clk_wiz' (4#1) [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'ClockDiv' (5#1) [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v:70]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:114]
INFO: [Synth 8-638] synthesizing module 'arm' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:135]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:162]
INFO: [Synth 8-638] synthesizing module 'decode' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:185]
INFO: [Synth 8-256] done synthesizing module 'decode' (6#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:185]
INFO: [Synth 8-638] synthesizing module 'condlogic' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:281]
INFO: [Synth 8-638] synthesizing module 'flopenr' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:468]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (7#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:468]
INFO: [Synth 8-638] synthesizing module 'condcheck' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:307]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (8#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-256] done synthesizing module 'condcheck' (9#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:307]
INFO: [Synth 8-256] done synthesizing module 'condlogic' (10#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:281]
INFO: [Synth 8-256] done synthesizing module 'controller' (11#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:162]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:342]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (11#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:478]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (12#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:478]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:461]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (13#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:461]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (13#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:488]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:389]
INFO: [Synth 8-256] done synthesizing module 'regfile' (14#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:389]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:431]
INFO: [Synth 8-226] default block is never used [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:436]
INFO: [Synth 8-256] done synthesizing module 'extend' (15#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:431]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:495]
INFO: [Synth 8-256] done synthesizing module 'alu' (16#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:495]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:342]
INFO: [Synth 8-256] done synthesizing module 'arm' (18#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:135]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/Software/imem.sv:1]
INFO: [Synth 8-256] done synthesizing module 'imem' (19#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/Software/imem.sv:1]
INFO: [Synth 8-638] synthesizing module 'ahb_lite' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:524]
INFO: [Synth 8-638] synthesizing module 'flop' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flop' (20#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
INFO: [Synth 8-638] synthesizing module 'flop__parameterized0' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flop__parameterized0' (20#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:695]
INFO: [Synth 8-638] synthesizing module 'ahb_decoder' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:554]
INFO: [Synth 8-256] done synthesizing module 'ahb_decoder' (21#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:554]
INFO: [Synth 8-638] synthesizing module 'ahb_mux' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:570]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:575]
WARNING: [Synth 8-87] always_comb on 'HRDATA_reg' did not result in combinational logic [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:576]
INFO: [Synth 8-256] done synthesizing module 'ahb_mux' (22#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:570]
INFO: [Synth 8-638] synthesizing module 'ahb_rom' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/Software/ahbrom.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ahb_rom' (23#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/Software/ahbrom.sv:1]
INFO: [Synth 8-638] synthesizing module 'ahb_ram' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:583]
INFO: [Synth 8-256] done synthesizing module 'ahb_ram' (24#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:583]
INFO: [Synth 8-638] synthesizing module 'ahb_gpio' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:617]
INFO: [Synth 8-256] done synthesizing module 'ahb_gpio' (25#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:617]
INFO: [Synth 8-638] synthesizing module 'ahb_timer' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:648]
INFO: [Synth 8-256] done synthesizing module 'ahb_timer' (26#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:648]
INFO: [Synth 8-256] done synthesizing module 'ahb_lite' (27#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:524]
WARNING: [Synth 8-689] width (4) of port connection 'pins' does not match port width (32) of module 'ahb_lite' [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:131]
INFO: [Synth 8-256] done synthesizing module 'top' (28#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/arm_single.sv:114]
WARNING: [Synth 8-6014] Unused sequential element HRESETn_reg was removed.  [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:78]
WARNING: [Synth 8-3848] Net LOCKUP in module/entity AHBLITE_SYS does not have driver. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:46]
WARNING: [Synth 8-3848] Net deLED in module/entity AHBLITE_SYS does not have driver. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:9]
INFO: [Synth 8-256] done synthesizing module 'AHBLITE_SYS' (29#1) [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/imports/ARMSOC_1/AHBLITE_SYS.v:2]
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HSEL
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_rom has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design imem has unconnected port a[0]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[15]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[14]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[13]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[12]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[11]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[3]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[2]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[1]
WARNING: [Synth 8-3331] design AHBLITE_SYS has unconnected port deLED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.605 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AHBLITE_SYS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AHBLITE_SYS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Mary/Documents/RISCME-master/ARMSOC_1/Xilinx/ARMSOC_1.srcs/constrs_1/imports/lab1/lab1_basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1946.734 ; gain = 35.129
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 01:04:53 2017...
