// Seed: 479343158
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4
);
  assign id_2 = 1'b0;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1
);
  wor  id_3 = 1, id_4;
  tri1 id_5;
  assign id_3 = id_3 - -1'b0;
  assign id_1 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.type_6 = 0;
  if (| -1'b0) begin : LABEL_0
    begin : LABEL_0
      wire id_7;
      begin : LABEL_0
        wire id_8, id_9, id_10, id_11;
        parameter id_12 = -1'b0;
      end
    end
    assign id_4 = id_0;
  end else assign id_1 = -1 && id_5;
  supply1 id_13 = 1 - 1;
  wire id_14;
  wire id_15;
  wire id_16, id_17, id_18;
endmodule
