#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
/include/ "rtd-1295-pinctrl.dtsi"
/include/ "rtd-1295-irT377.dtsi"
/include/ "rtd-1295-usb.dtsi"
/include/ "rtd-129x-clk.dtsi"
/include/ "rtd-129x-reset.dtsi"
/include/ "rtd-129x-powerctrl.dtsi"

/{

	compatible = "realtek,rtd1295";
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0>;
			/*enable-method = "psci";*/
			enable-method = "rtk-spin-table";
			cpu-release-addr = <0x0 0x9801AA44>;
			next-level-cache = <&a53_l2>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x1>;
			/*enable-method = "psci";*/
			enable-method = "rtk-spin-table";
			cpu-release-addr = <0x0 0x9801AA44>;
			next-level-cache = <&a53_l2>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x02>;
			/*enable-method = "psci";*/
			enable-method = "rtk-spin-table";
			cpu-release-addr = <0x0 0x9801AA44>;
			next-level-cache = <&a53_l2>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x03>;
			/*enable-method = "psci";*/
			enable-method = "rtk-spin-table";
			cpu-release-addr = <0x0 0x9801AA44>;
			next-level-cache = <&a53_l2>;
		};

		a53_l2: l2-cache {
			compatible = "cache";
		};

	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x98000000 0x70000>;
		compatible = "simple-bus";
		device_type = "soc";
		ranges;
	};

    rbus@98000000 {
        compatible = "Realtek,rtk1295-rbus";
        reg = <0x98000000 0x200000>;
    };

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 0xf08>,
		             <1 14 0xf08>,
		             <1 11 0xf08>,
		             <1 10 0xf08>;
		clock-frequency = <33000000>;
	};

	gic: interrupt-controller@FF010000 {
		compatible = "arm,cortex-a15-gic", "arm,gic-400";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0xFF011000 0x1000>,
		      <0xFF012000 0x1000>,
		      <0xFF014000 0x2000>,
		      <0xFF016000 0x2000>;
		interrupts = <1 9 0xf04>;
		linux,phandle = <0x1>;
		phandle = <0x1>;
	};

	pinctrl: pinctrl@9801A000 {
		compatible = "rtk119x,rtk119x-pinctrl";
		reg = <0x9801A000 0x97c>, <0x9804d000 0x010>, <0x98012000 0x640>, <0x98007000 0x340>;
		#gpio-range-cells = <3>;

		pinctrl-names = "default";
		pinctrl-0 = <&sdcard_pins_low>,
					<&sdcard_pins_high>,
					<&uart0_pins>,
					<&uart1_pins>,
					<&i2c_pins_0>,
					<&i2c_pins_1>,
					<&i2c_pins_5>,
					<&i2c_pins_6>,
					<&pcie_clk_pins>,
					<&rgmii0_pins>,
					<&ir_rx_pins>,
					<&ir_tx_pins>,
					<&spdif_pins>,
					<&etn_led_pins>;
	};

	mux_intc: intc@9801B000 {
		compatible = "Realtek,rtk-irq-mux";
		Realtek,mux-nr = <2>;
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0x9801B000 0x100>, /* MISC_TOP MISC_ISO */
		      <0x98007000 0x100>;
		interrupts = <0 40 4>, <0 41 4>;
		intr-status = <0xc>, <0x0>;
		intr-en = <0x80>, <0x40>;
	};

    rtk_misc_gpio: rtk_misc_gpio@9801b100 {
        compatible = "Realtek,rtk-misc-gpio-irq-mux";
        gpio-controller;
        #gpio-cells = <3>;                              /*must be the same with gpiochip.of_gpio_n_cells*/
        Realtek,gpio_base = <0>;
        Realtek,gpio_numbers = <101>;
        interrupt-parent = <&mux_intc>;
        #interrupt-cells = <1>;
        interrupt-controller;
        interrupts = <0 19>, <0 20>;                        /*GPIOA_INT   GPIODA_INT*/
        reg = <0x9801b000 0x100>, <0x9801b100 0x100>;       /* MISC_SYS MISC_GPIO*/
        gpio-ranges = <&pinctrl 0 0 101>;
    };

    rtk_iso_gpio: rtk_iso_gpio@98007100 {
        compatible = "Realtek,rtk-iso-gpio-irq-mux";
        gpio-controller;
        #gpio-cells = <3>;
        Realtek,gpio_base = <101>;
        Realtek,gpio_numbers = <35>;
        interrupt-parent = <&mux_intc>;
        #interrupt-cells = <1>;
        interrupt-controller;
        interrupts = <1 19>, <1 20>;                        /*GPIOA_INT   GPIODA_INT*/
        reg = <0x98007000 0x100>, <0x98007100 0x100>;       /* ISO_SYS ISO_GPIO*/
        gpio-ranges = <&pinctrl 0 101 35>;
    };

    hdmitx@9800D000 {
        compatible = "Realtek,rtk119x-hdmitx";
        reg = <0x9800d000 0x560>;
        gpios = <&rtk_iso_gpio 6 0 0>;          /*HPD, input, default N/A */
        interrupt-parent = <&rtk_iso_gpio>;
        interrupts = <6>;                       /*HPD*/
    };

	uart0: serial0@98007800 {
		compatible = "snps,dw-apb-uart";
		interrupt-parent = <&gic>;
		reg = <0x98007800 0x400>;
		interrupts-st-mask = <0x4>;
		interrupts = <0x0 0x29 0x4>;
		reg-shift = <2>;
		reg-io-width = <4>;
		clock-frequency = <3300000>; /* This value must be override by the board. */
	};
  
        nic: gmac@98016000 {
		compatible = "Realtek,r8168";
		reg = <0x98016000 0x1000>,
                      <0x98007000 0x1000>;
		interrupts = <0 22 4>;
		rtl-config = <1>;
		mac-version = <42>;		/* RTL_GIGA_MAC_VER_42 */
		rtl-features = <2>;		/* BIT(2) GMii */
		status = "okay";

        };     
  
	hwnat: gmac@0x98060000 {
		compatible = "Realtek,rtd1295-hwnat";
		reg = <0x98060000 0x170000>;
		interrupts = <0 24 4>;
		offload_enable = <0>; /* 0:disable, 1:enable HW NAT offload */
		mac0_enable = <0>; /* 0:disable, 1:enable */
		mac0_mode = <1>; /* 0:RGMII, 1:SGMII */
		mac5_conn_to = <0>; /* 0:PHY, 1:MAC */
		mac0_phy_id = <3>; /* PHY ID 2 for RGMII, 3 for SGMII */
		mac4_phy_id = <4>;
		mac5_phy_id = <1>;
		status = "disabled";
	};

	timer0@9801B000 {
		compatible = "Realtek,rtd1295-timer0";
		reg = <0x9801B000 0x600>,
		      <0xFF018000 0x10>;
		interrupts = <0 17 4>;
		clock-frequency = <3300000>;
	};

	timer1@9801B000 {
		compatible = "Realtek,rtd1295-timer1";
		reg = <0x9801B000 0x600>,
		      <0xFF018000 0x10>;
		interrupts = <0 18 4>;
		clock-frequency = <3300000>;
	};

	thermal@0x9801D100 {
        compatible = "Realtek,rtd1295-thermal";
        reg = <0x9801D100 0x70>;
    };

	pcie@9804E000 {
		compatible = "Realtek,rtd1295-pcie-slot1";
		reg = <0x98000000 0x00000100
		       0x9804E000 0x00001000
		       0x9804F000 0x00001000
		       0x9801C600 0x00000100
		       0x9801A000 0x00000300>;
		interrupts = <0 61 4>;
		device_type = "pci";
		gpios = <&rtk_misc_gpio 18 1 1>;
		#size-cells = <2>;
		#address-cells = <3>;
		num-lanes = <1>;
		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000 /* mem, PCI address = 0x00000000C0000000, CPU address = 0x00000000C0000000 */
		          0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>; /* IO, PCI address = 0x0000000000030000, CPU address = 0x0000000000030000*/
	};

	pcie2@9803B000 {
		compatible = "Realtek,rtd1295-pcie-slot2";
		reg = <0x98000000 0x00000100
		       0x9803B000 0x00001000
		       0x9803C000 0x00001000
		       0x9801C600 0x00000100
		       0x9801A000 0x00000300>;
		interrupts = <0 62 4>;
		device_type = "pci";
		gpios = <&rtk_misc_gpio 20 1 1>;
		#size-cells = <2>;
		#address-cells = <3>;
		num-lanes = <1>;
		ranges = <0x02000000 0x00000000 0xC1000000  0xC1000000 0x00000000 0x01000000 /* mem, PCI address = 0x00000000C1000000, CPU address = 0x00000000C1000000 */
		          0x01000000 0x00000000 0x00040000  0x00040000 0x00000000 0x00010000>; /* IO, PCI address = 0x0000000000030000, CPU address = 0x0000000000030000*/		
	};

	sdio@98010A00 {
		compatible = "Realtek,rtk1295-sdio";
		gpios = <&rtk_iso_gpio 23 1 1>;
		reg = <0x98010c00 0x200>,
		      <0x98000000 0x200000>;
		interrupts = <0 45 4>;
	};

	sdmmc@98010400 {
		compatible = "Realtek,rtk1295-sdmmc";
		gpios = <&rtk_misc_gpio 99 1 0>;                /*sd power , output, default high  (poweroff) */
		reg = <0x98000000 0x400>, /* CRT */
		      <0x98010400 0x200>, /* SDMMC */
		      <0x9801A000 0x80>, /* BS2 */
		      <0x98012000 0x10>, /* EMMC */
		      <0x98010A00 0x40>; /* SDIO */
		interrupts = <0 44 4>;
	};

	emmc@98012000 {
		compatible = "Realtek,rtk1295-emmc";
		reg = <0x98012000 0xa00>, /*EMMC*/ 
		      <0x98000000 0x600>, /*CRT */
		      <0x9801A000 0x80>,  /*SB2*/
			  <0x9801B000 0x150>;  /*MISC*/
		interrupts = <0 42 4>;
		speed-step = <0>; /* 0: sdr50, 1: ddr50, 2: hs200 */
	};

	gpu@0x98050000 {
		compatible = "arm,mali-midgard";
		reg = <0x98050000 0xffff>;
		interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
		interrupt-names = "JOB", "MMU", "GPU";
	};

	pu_pll@98000000 {
		compatible = "Realtek,rtk1295-pu_pll";
		reg = <0x98000000 0x200>;
	};

	jpeg@9803e000 {
		compatible = "Realtek,rtk1295-jpeg";
		reg = <0x9803e000 0x1000>, <0x98000000 0x200>;
		interrupts = <0 52 4>;
	};

	ve1@98040000 {
		compatible = "Realtek,rtk1295-ve1";
		reg = <0x98040000 0x8000>, <0x98000000 0x200>;
		interrupts = <0 53 4>, <0 54 4>;
	};

	ve3@98048000 {
		compatible = "Realtek,rtk1295-ve3";
		reg = <0x98048000 0x4000>, <0x98000000 0x200>;
		interrupts = <0 55 4>;
	};

	md@9800b000 {
		compatible = "Realtek,rtk1295-md";
		reg = <0x9800b000 0x1000>;
		interrupts = <0 38 4>;  /* 70 - 32 = 38 */
	};

	se@9800c000 {
		compatible = "Realtek,rtk1295-se";
		reg = <0x9800c000 0x1000>;
		interrupts = <0 20 4>;  /* 52 - 32 = 20 */
	};

	refclk@9801b540 {
		compatible = "Realtek,rtk1295-refclk";
		reg = <0x9801b000 0x1000>;
	};

	scpu_wrapper@9801d000 {
		compatible = "Realtek,rtk-scpu_wrapper";
		reg = <0x9801d000 0x500>;
		interrupts = <0 46 4>;
	};

	sb2@9801a000 {
		compatible = "Realtek,rtk-sb2";
		reg = <0x9801a000 0x900>;
		interrupts = <0 36 4>;
	};

    rpc@9801a104 {
        compatible = "Realtek,rtk-rpc";
        reg = <0x9801a104 0xc>,    /* rpc intr en */
              <0x01ffe000 0x4000>, /* rpc ring buffer */
	      <0x0001f000 0x1000>, /* rpc common */
	      <0x9801a020 0x4>;    /* rbus sync */
        interrupts = <0 33 4>;
    };

	irda@98007400 {
		compatible = "Realtek,rtk-irda";
		interrupt-parent = <&mux_intc>;
		reg = <0x98007000 0x400>, <0x98007400 0x100>;
		interrupts = <1 5>;
	};
	
        clocks {
                #address-cells = <1>;
                #size-cells = <1>;
                ranges;
        	
		/* This is a dummy clock, to be used as placeholder on
                 * other mux clocks when a specific parent clock is not
                 * yet implemented. It should be dropped when the driver
                 * is complete.
                 */
		dummy: dummy {
                	compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <0>;
		};

                osc27M: osc27M {
            		compatible = "realtek,129x-osc-clk";
            		#clock-cells = <0>;
                        clock-frequency = <27000000>;
            	};

		clk_sys: clk_sys {	/* this should be BUS PLL */   
            		compatible = "realtek,129x-sys-clk";
            		#clock-cells = <0>;
               	 	clock-frequency = <243000000>;
                };
            
		spll: spll { // freq = osc * (n + 1 + f/2048) / (0x1 << d)
			compatible = "realtek,129x-spll-clk";
			#clock-cells = <0>;
			clocks      = <&osc27M>;
			reg         = <0x98000000 0x520>;
			//n-max        = <>;
			n-min        = <0>;
			//f-max        = <>;
			f-min        = <0>;
			//d-max        = <0>;
			d-min        = <0>;
			pll-max-frequency = <3000000000>; // 3GHz
		        pll-min-frequency = <200000000>; // 200MHz
            		clock-names = "scpu";
		};

		vpll: vpll { // freq = osc * (n + 2) / (f + 1) / (d + 1)
            		compatible = "realtek,129x-vpll-clk";
            		#clock-cells = <0>;
                        clocks       = <&osc27M>;
                        reg          = <0x98000114 0x8>;
                        //n-max        = <>;
                        n-min        = <0>;
                        f-max        = <0>;
                        f-min        = <0>;
                        //d-max        = <0>;
                        d-min        = <0>;
                        pll-max-frequency = <1000000000>; // 1GHz
                        pll-min-frequency = <0>;
                        clock-names = "ve";
            	};

            	ve_gates: ve_gates {
			#clock-cells = <1>;
		        compatible = "realtek,129x-ve-gates-clk";
		        reg = <0x9800000c 0x4>;
		        clocks = <&vpll>;
		        clock-output-names = "ve1","ve2","ve3";
		};

		
        	jpeg_gates: jpeg_gates {
            		compatible = "realtek,129x-jpeg-gates-clk";
            		#clock-cells = <1>;
                        reg = <0x98000010 0x4>;
            		clocks = <&clk_sys>;
            		clock-output-names = "jpeg";
            	};

	};

	
	dvfs: dvfs {
        	compatible = "Realtek,rtk129x-dvfs";
        	transition_latency = <500000>; // nanoseconds
        	rm-threshold-uV = <950000>;
        	voltage-step-ctl = <0>;
        	gpios = <&rtk_iso_gpio 15 1 1>, <&rtk_iso_gpio 16 1 1>;
        	frequency-table = <
			0   0   290000
            		0   0   300000
            		0   0   390000
            		0   0   400000
            		0   1   500000
            		0   1   600000
            		0   1   720000
            		0   1   800000
            		//0   2   900000
            		//0   2   945500
            		//0   2  1000000
            		//0   2  1100000
            		//0   3  1200000
            	>; // index frequency(kHz)
        	voltage-table = <
            		0    900000  900000
            		1   1050000 1050000
            		2   1200000 1250000
            		3   1250000 1300000
            	>; // index VoltageMin VoltageMax (nV)
         	status = "okay";
    	};

	rtc@0x9801B600 {
		compatible = "Realtek,rtk-rtc";
		reg = <0x9801B600 0x100>,
		      <0x98000000 0x100>,
		      <0x98007000 0x100>;
		
	};

	watchdog@0x98007680 {
		compatible = "Realtek,rtk-watchdog";
		reg = <0x98007680 0x100>;
	};

	i2c_0: i2c@0x98007D00 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x98007D00 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <1 8>;
		i2c-num = <0>;
		#address-cells = <1>;
		#size-cells = <0>;
		pmic-gmt@12 {
			compatible = "gmt-g2227";
			reg = <0x12>;
			vd: dcdc1 {
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
			};
			cpu: dcdc2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1187500>;
			};
			gpu: dcdc3 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1187500>;
			};
			iso: dcdc5 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1187500>;
			};
			top: dcdc6 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1187500>;
			};
		};	
	};
	i2c_1: i2c@0x98007C00 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x98007C00 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <1 11>;
		i2c-num = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c_2: i2c@0x9801B700 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x9801B700 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <0 26>;
		i2c-num = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c_3: i2c@0x9801B900 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x9801B900 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <0 23>;
		i2c-num = <3>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c_4: i2c@0x9801BA00 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x9801BA00 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <0 15>;
		i2c-num = <4>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c_5: i2c@0x9801BB00 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x9801BB00 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <0 14>;
		i2c-num = <5>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	spi_0: spi@9801BD00 {
		compatible = "Realtek,rtk129x-spi";
		reg = <0x9801BD00 50>;
		pinctrl-names = "default";
		pinctrl-0 = <&gspi_pins>;
		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
		status = "disabled";
	};
};
