
*** Running vivado
    with args -log sm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sm.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sm.tcl -notrace
Command: synth_design -top sm -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 408.488 ; gain = 95.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sm' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter MG bound to: 3'b000 
	Parameter SG bound to: 3'b001 
	Parameter YLW bound to: 3'b010 
	Parameter PED bound to: 3'b011 
	Parameter EXT bound to: 3'b100 
	Parameter SENS bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'one_clk' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/one_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_clk' (1#1) [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/one_clk.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:59]
WARNING: [Synth 8-567] referenced signal 'current' should be on the sensitivity list [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:135]
WARNING: [Synth 8-567] referenced signal 'main' should be on the sensitivity list [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:135]
WARNING: [Synth 8-567] referenced signal 'side' should be on the sensitivity list [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:135]
INFO: [Synth 8-6155] done synthesizing module 'sm' (2#1) [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 463.938 ; gain = 150.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 463.938 ; gain = 150.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 463.938 ; gain = 150.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/constrs_1/imports/lab_0/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/constrs_1/imports/lab_0/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/constrs_1/imports/lab_0/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 785.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 785.961 ; gain = 473.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 785.961 ; gain = 473.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 785.961 ; gain = 473.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "one_dv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "one_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'mg_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'my_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'mr_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'sg_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'sy_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'sr_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'walk_reg' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 785.961 ; gain = 473.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 7     
Module one_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "my_clock/one_dv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock/one_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'sy_reg' (LD) to 'my_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_reg)
WARNING: [Synth 8-3332] Sequential element (my_reg) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (main_reg) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (main_reg__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_reg__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:51]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:51]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:51]
WARNING: [Synth 8-3332] Sequential element (side_reg) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (side_reg__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'side_reg__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:52]
WARNING: [Synth 8-3332] Sequential element (timer_reg[3]) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (timer_reg[2]) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (timer_reg[1]) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (timer_reg[0]) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (timer_reg[3]__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'timer_reg[3]__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
WARNING: [Synth 8-3332] Sequential element (timer_reg[2]__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'timer_reg[2]__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
WARNING: [Synth 8-3332] Sequential element (timer_reg[1]__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'timer_reg[1]__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
WARNING: [Synth 8-3332] Sequential element (timer_reg[0]__0) is unused and will be removed from module sm.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'timer_reg[0]__0/Q' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:49]
WARNING: [Synth 8-3332] Sequential element (swap_reg) is unused and will be removed from module sm.
WARNING: [Synth 8-3332] Sequential element (swap_reg__0) is unused and will be removed from module sm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 785.961 ; gain = 473.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 788.352 ; gain = 475.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\next_reg[2] ) from module (sm) as it has self-loop and (\next_reg[2]__0 ) is actual driver [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:70]
INFO: [Synth 8-5966] Removing register instance (\next_reg[1] ) from module (sm) as it has self-loop and (\next_reg[1]__0 ) is actual driver [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:70]
INFO: [Synth 8-5966] Removing register instance (\next_reg[0] ) from module (sm) as it has self-loop and (\next_reg[0]__0 ) is actual driver [C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.srcs/sources_1/new/sm.v:70]
INFO: [Synth 8-3886] merging instance 'next_reg[2]__0' (FD) to 'current_reg[2]'
INFO: [Synth 8-3886] merging instance 'next_reg[1]__0' (FD) to 'current_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_reg[0]__0' (FD) to 'current_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |FDRE   |    36|
|9     |LD     |     5|
|10    |IBUF   |     2|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |    78|
|2     |  my_clock |one_clk |    52|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 809.332 ; gain = 174.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 809.332 ; gain = 496.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 25 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 809.332 ; gain = 509.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/naich/CS152B/CSM152B_S23/lab_2/lab_2.runs/synth_1/sm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sm_utilization_synth.rpt -pb sm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 809.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 10 12:52:59 2023...
