<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DisassemblerDecoder.cpp source code [llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ContextDecision,ModRMDecision,OpcodeDecision "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>Disassembler</a>/<a href='X86DisassemblerDecoder.cpp.html'>X86DisassemblerDecoder.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86DisassemblerDecoder.cpp - Disassembler decoder -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains the implementation of the instruction decoder.</i></td></tr>
<tr><th id="11">11</th><td><i>// Documentation for the disassembler can be found in X86Disassembler.h.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../../../include/c++/7/cstdarg.html">&lt;cstdarg&gt;</a> /* for va_*()       */</u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../../../include/c++/7/cstdio.html">&lt;cstdio&gt;</a>  /* for vsnprintf()  */</u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a> /* for exit()       */</u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a> /* for memset()     */</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86DisassemblerDecoder.h.html">"X86DisassemblerDecoder.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::X86Disassembler</span>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i class="doc">/// Specifies whether a ModR/M byte is needed and (if so) which</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// instruction each possible value of the ModR/M byte corresponds to.  Once</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// this information is known, we have narrowed down to a single instruction.</i></td></tr>
<tr><th id="27">27</th><td><b>struct</b> <dfn class="type def" id="ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</dfn> {</td></tr>
<tr><th id="28">28</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-type='uint8_t' data-ref="ModRMDecision::modrm_type">modrm_type</dfn>;</td></tr>
<tr><th id="29">29</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-type='uint16_t' data-ref="ModRMDecision::instructionIDs">instructionIDs</dfn>;</td></tr>
<tr><th id="30">30</th><td>};</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i class="doc">/// Specifies which set of ModR/M-&gt;instruction tables to look at</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// given a particular opcode.</i></td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type def" id="OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision">OpcodeDecision</dfn> {</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</a> <dfn class="tu decl" id="OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-type='ModRMDecision [256]' data-ref="OpcodeDecision::modRMDecisions">modRMDecisions</dfn>[<var>256</var>];</td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// Specifies which opcode-&gt;instruction tables to look at given</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// a particular context (set of attributes).  Since there are many possible</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// contexts, the decoder first uses CONTEXTS_SYM to determine which context</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// applies given a specific set of attributes.  Hence there are only IC_max</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// entries in this table, rather than 2^(ATTR_max).</i></td></tr>
<tr><th id="43">43</th><td><b>struct</b> <dfn class="type def" id="ContextDecision" title='ContextDecision' data-ref="ContextDecision">ContextDecision</dfn> {</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="#OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision">OpcodeDecision</a> <dfn class="tu decl" id="ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-type='OpcodeDecision [185]' data-ref="ContextDecision::opcodeDecisions">opcodeDecisions</dfn>[<a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext::IC_max" title='llvm::X86Disassembler::InstructionContext::IC_max' data-ref="llvm::X86Disassembler::InstructionContext::IC_max">IC_max</a>];</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#include <span class='error' title="&apos;X86GenDisassemblerTables.inc&apos; file not found">"X86GenDisassemblerTables.inc"</span></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="49">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/debug" data-ref="_M/debug">debug</dfn>(s) do { <a class="ref" href="X86DisassemblerDecoder.h.html#_ZN4llvm15X86Disassembler5DebugEPKcjS2_" title='llvm::X86Disassembler::Debug' data-ref="_ZN4llvm15X86Disassembler5DebugEPKcjS2_">Debug</a>(__FILE__, __LINE__, s); } while (0)</u></td></tr>
<tr><th id="51">51</th><td><u>#<span data-ppcond="49">else</span></u></td></tr>
<tr><th id="52">52</th><td><u>#define debug(s) do { } while (0)</u></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="49">endif</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i  data-doc="_ZL15contextForAttrst">/*</i></td></tr>
<tr><th id="56">56</th><td><i  data-doc="_ZL15contextForAttrst"> * contextForAttrs - Client for the instruction context table.  Takes a set of</i></td></tr>
<tr><th id="57">57</th><td><i  data-doc="_ZL15contextForAttrst"> *   attributes and returns the appropriate decode context.</i></td></tr>
<tr><th id="58">58</th><td><i  data-doc="_ZL15contextForAttrst"> *</i></td></tr>
<tr><th id="59">59</th><td><i  data-doc="_ZL15contextForAttrst"> * @param attrMask  - Attributes, from the enumeration attributeBits.</i></td></tr>
<tr><th id="60">60</th><td><i  data-doc="_ZL15contextForAttrst"> * @return          - The InstructionContext to use when looking up an</i></td></tr>
<tr><th id="61">61</th><td><i  data-doc="_ZL15contextForAttrst"> *                    an instruction with these attributes.</i></td></tr>
<tr><th id="62">62</th><td><i  data-doc="_ZL15contextForAttrst"> */</i></td></tr>
<tr><th id="63">63</th><td><em>static</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="tu decl def" id="_ZL15contextForAttrst" title='contextForAttrs' data-type='llvm::X86Disassembler::InstructionContext contextForAttrs(uint16_t attrMask)' data-ref="_ZL15contextForAttrst">contextForAttrs</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1attrMask" title='attrMask' data-type='uint16_t' data-ref="1attrMask">attrMask</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <b>static_cast</b>&lt;InstructionContext&gt;(<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#25" title="x86DisassemblerContexts" data-ref="_M/CONTEXTS_SYM">CONTEXTS_SYM</a>[attrMask]);</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt">/*</i></td></tr>
<tr><th id="68">68</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> * modRMRequired - Reads the appropriate instruction table to determine whether</i></td></tr>
<tr><th id="69">69</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> *   the ModR/M byte is required to decode a particular instruction.</i></td></tr>
<tr><th id="70">70</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> *</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> * @param type        - The opcode type (i.e., how many bytes it has).</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> * @param insnContext - The context for the instruction, as returned by</i></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> *                      contextForAttrs.</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> * @param opcode      - The last byte of the instruction's opcode, not counting</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> *                      ModR/M extensions and escapes.</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> * @return            - true if the ModR/M byte is required, false otherwise.</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt"> */</i></td></tr>
<tr><th id="78">78</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt" title='modRMRequired' data-type='int modRMRequired(llvm::X86Disassembler::OpcodeType type, llvm::X86Disassembler::InstructionContext insnContext, uint16_t opcode)' data-ref="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt">modRMRequired</dfn>(<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType">OpcodeType</a> <dfn class="local col2 decl" id="2type" title='type' data-type='llvm::X86Disassembler::OpcodeType' data-ref="2type">type</dfn>,</td></tr>
<tr><th id="79">79</th><td>                         <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="local col3 decl" id="3insnContext" title='insnContext' data-type='llvm::X86Disassembler::InstructionContext' data-ref="3insnContext">insnContext</dfn>,</td></tr>
<tr><th id="80">80</th><td>                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="4opcode" title='opcode' data-type='uint16_t' data-ref="4opcode">opcode</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <b>struct</b> <a class="type" href="#ContextDecision" title='ContextDecision' data-ref="ContextDecision">ContextDecision</a>* <dfn class="local col5 decl" id="5decision" title='decision' data-type='const struct ContextDecision *' data-ref="5decision">decision</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>switch</b> (<a class="local col2 ref" href="#2type" title='type' data-ref="2type">type</a>) {</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a>:</td></tr>
<tr><th id="85">85</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#26" title="x86DisassemblerOneByteOpcodes" data-ref="_M/ONEBYTE_SYM">ONEBYTE_SYM</a>;</td></tr>
<tr><th id="86">86</th><td>    <b>break</b>;</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>:</td></tr>
<tr><th id="88">88</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#27" title="x86DisassemblerTwoByteOpcodes" data-ref="_M/TWOBYTE_SYM">TWOBYTE_SYM</a>;</td></tr>
<tr><th id="89">89</th><td>    <b>break</b>;</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>:</td></tr>
<tr><th id="91">91</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#28" title="x86DisassemblerThreeByte38Opcodes" data-ref="_M/THREEBYTE38_SYM">THREEBYTE38_SYM</a>;</td></tr>
<tr><th id="92">92</th><td>    <b>break</b>;</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>:</td></tr>
<tr><th id="94">94</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#29" title="x86DisassemblerThreeByte3AOpcodes" data-ref="_M/THREEBYTE3A_SYM">THREEBYTE3A_SYM</a>;</td></tr>
<tr><th id="95">95</th><td>    <b>break</b>;</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP8_MAP" title='llvm::X86Disassembler::OpcodeType::XOP8_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP8_MAP">XOP8_MAP</a>:</td></tr>
<tr><th id="97">97</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#30" title="x86DisassemblerXOP8Opcodes" data-ref="_M/XOP8_MAP_SYM">XOP8_MAP_SYM</a>;</td></tr>
<tr><th id="98">98</th><td>    <b>break</b>;</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP9_MAP" title='llvm::X86Disassembler::OpcodeType::XOP9_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP9_MAP">XOP9_MAP</a>:</td></tr>
<tr><th id="100">100</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#31" title="x86DisassemblerXOP9Opcodes" data-ref="_M/XOP9_MAP_SYM">XOP9_MAP_SYM</a>;</td></tr>
<tr><th id="101">101</th><td>    <b>break</b>;</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOPA_MAP" title='llvm::X86Disassembler::OpcodeType::XOPA_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOPA_MAP">XOPA_MAP</a>:</td></tr>
<tr><th id="103">103</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#32" title="x86DisassemblerXOPAOpcodes" data-ref="_M/XOPA_MAP_SYM">XOPA_MAP_SYM</a>;</td></tr>
<tr><th id="104">104</th><td>    <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP" title='llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP">THREEDNOW_MAP</a>:</td></tr>
<tr><th id="106">106</th><td>    decision = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#33" title="x86Disassembler3DNowOpcodes" data-ref="_M/THREEDNOW_MAP_SYM">THREEDNOW_MAP_SYM</a>;</td></tr>
<tr><th id="107">107</th><td>    <b>break</b>;</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="local col5 ref" href="#5decision" title='decision' data-ref="5decision">decision</a>-&gt;<a class="tu ref" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions">opcodeDecisions</a>[<a class="local col3 ref" href="#3insnContext" title='insnContext' data-ref="3insnContext">insnContext</a>].<a class="tu ref" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='m' data-ref="OpcodeDecision::modRMDecisions">modRMDecisions</a>[<a class="local col4 ref" href="#4opcode" title='opcode' data-ref="4opcode">opcode</a>].</td></tr>
<tr><th id="111">111</th><td>    <a class="tu ref" href="#ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-use='r' data-ref="ModRMDecision::modrm_type">modrm_type</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY">MODRM_ONEENTRY</a>;</td></tr>
<tr><th id="112">112</th><td>}</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">/*</i></td></tr>
<tr><th id="115">115</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * decode - Reads the appropriate instruction table to obtain the unique ID of</i></td></tr>
<tr><th id="116">116</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> *   an instruction.</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> *</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * @param type        - See modRMRequired().</i></td></tr>
<tr><th id="119">119</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * @param insnContext - See modRMRequired().</i></td></tr>
<tr><th id="120">120</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * @param opcode      - See modRMRequired().</i></td></tr>
<tr><th id="121">121</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * @param modRM       - The ModR/M byte if required, or any value if not.</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> * @return            - The UID of the instruction, or 0 on failure.</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh"> */</i></td></tr>
<tr><th id="124">124</th><td><em>static</em> <a class="typedef" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="tu decl def" id="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-type='InstrUID decode(llvm::X86Disassembler::OpcodeType type, llvm::X86Disassembler::InstructionContext insnContext, uint8_t opcode, uint8_t modRM)' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</dfn>(<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType">OpcodeType</a> <dfn class="local col6 decl" id="6type" title='type' data-type='llvm::X86Disassembler::OpcodeType' data-ref="6type">type</dfn>,</td></tr>
<tr><th id="125">125</th><td>                       <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="local col7 decl" id="7insnContext" title='insnContext' data-type='llvm::X86Disassembler::InstructionContext' data-ref="7insnContext">insnContext</dfn>,</td></tr>
<tr><th id="126">126</th><td>                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="8opcode" title='opcode' data-type='uint8_t' data-ref="8opcode">opcode</dfn>,</td></tr>
<tr><th id="127">127</th><td>                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="9modRM" title='modRM' data-type='uint8_t' data-ref="9modRM">modRM</dfn>) {</td></tr>
<tr><th id="128">128</th><td>  <em>const</em> <b>struct</b> <a class="type" href="#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</a>* <dfn class="local col0 decl" id="10dec" title='dec' data-type='const struct ModRMDecision *' data-ref="10dec">dec</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6type" title='type' data-ref="6type">type</a>) {</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a>:</td></tr>
<tr><th id="132">132</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#26" title="x86DisassemblerOneByteOpcodes" data-ref="_M/ONEBYTE_SYM">ONEBYTE_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="133">133</th><td>    <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>:</td></tr>
<tr><th id="135">135</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#27" title="x86DisassemblerTwoByteOpcodes" data-ref="_M/TWOBYTE_SYM">TWOBYTE_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>:</td></tr>
<tr><th id="138">138</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#28" title="x86DisassemblerThreeByte38Opcodes" data-ref="_M/THREEBYTE38_SYM">THREEBYTE38_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="139">139</th><td>    <b>break</b>;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>:</td></tr>
<tr><th id="141">141</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#29" title="x86DisassemblerThreeByte3AOpcodes" data-ref="_M/THREEBYTE3A_SYM">THREEBYTE3A_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="142">142</th><td>    <b>break</b>;</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP8_MAP" title='llvm::X86Disassembler::OpcodeType::XOP8_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP8_MAP">XOP8_MAP</a>:</td></tr>
<tr><th id="144">144</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#30" title="x86DisassemblerXOP8Opcodes" data-ref="_M/XOP8_MAP_SYM">XOP8_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="145">145</th><td>    <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP9_MAP" title='llvm::X86Disassembler::OpcodeType::XOP9_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP9_MAP">XOP9_MAP</a>:</td></tr>
<tr><th id="147">147</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#31" title="x86DisassemblerXOP9Opcodes" data-ref="_M/XOP9_MAP_SYM">XOP9_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="148">148</th><td>    <b>break</b>;</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOPA_MAP" title='llvm::X86Disassembler::OpcodeType::XOPA_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOPA_MAP">XOPA_MAP</a>:</td></tr>
<tr><th id="150">150</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#32" title="x86DisassemblerXOPAOpcodes" data-ref="_M/XOPA_MAP_SYM">XOPA_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="151">151</th><td>    <b>break</b>;</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP" title='llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP">THREEDNOW_MAP</a>:</td></tr>
<tr><th id="153">153</th><td>    dec = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#33" title="x86Disassembler3DNowOpcodes" data-ref="_M/THREEDNOW_MAP_SYM">THREEDNOW_MAP_SYM</a>.opcodeDecisions[insnContext].modRMDecisions[opcode];</td></tr>
<tr><th id="154">154</th><td>    <b>break</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>switch</b> (<a class="local col0 ref" href="#10dec" title='dec' data-ref="10dec">dec</a>-&gt;<a class="tu ref" href="#ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-use='r' data-ref="ModRMDecision::modrm_type">modrm_type</a>) {</td></tr>
<tr><th id="158">158</th><td>  <b>default</b>:</td></tr>
<tr><th id="159">159</th><td>    <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 159, &quot;Corrupt table!  Unknown modrm_type&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Corrupt table!  Unknown modrm_type"</q>);</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY">MODRM_ONEENTRY</a>:</td></tr>
<tr><th id="162">162</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs];</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITRM' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITRM">MODRM_SPLITRM</a>:</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(modRM) == <var>0x3</var>)</td></tr>
<tr><th id="165">165</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+<var>1</var>];</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs];</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITREG' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITREG">MODRM_SPLITREG</a>:</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(modRM) == <var>0x3</var>)</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+((modRM &amp; <var>0x38</var>) &gt;&gt; <var>3</var>)+<var>8</var>];</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+((modRM &amp; <var>0x38</var>) &gt;&gt; <var>3</var>)];</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITMISC' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITMISC">MODRM_SPLITMISC</a>:</td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(modRM) == <var>0x3</var>)</td></tr>
<tr><th id="173">173</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+(modRM &amp; <var>0x3f</var>)+<var>8</var>];</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+((modRM &amp; <var>0x38</var>) &gt;&gt; <var>3</var>)];</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#336" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_FULL' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_FULL">MODRM_FULL</a>:</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;modRMTable&apos;">modRMTable</span>[dec-&gt;instructionIDs+modRM];</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i  data-doc="_ZL15specifierForUIDt">/*</i></td></tr>
<tr><th id="181">181</th><td><i  data-doc="_ZL15specifierForUIDt"> * specifierForUID - Given a UID, returns the name and operand specification for</i></td></tr>
<tr><th id="182">182</th><td><i  data-doc="_ZL15specifierForUIDt"> *   that instruction.</i></td></tr>
<tr><th id="183">183</th><td><i  data-doc="_ZL15specifierForUIDt"> *</i></td></tr>
<tr><th id="184">184</th><td><i  data-doc="_ZL15specifierForUIDt"> * @param uid - The unique ID for the instruction.  This should be returned by</i></td></tr>
<tr><th id="185">185</th><td><i  data-doc="_ZL15specifierForUIDt"> *              decode(); specifierForUID will not check bounds.</i></td></tr>
<tr><th id="186">186</th><td><i  data-doc="_ZL15specifierForUIDt"> * @return    - A pointer to the specification for that instruction.</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="_ZL15specifierForUIDt"> */</i></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier">InstructionSpecifier</a> *<dfn class="tu decl def" id="_ZL15specifierForUIDt" title='specifierForUID' data-type='const struct InstructionSpecifier * specifierForUID(InstrUID uid)' data-ref="_ZL15specifierForUIDt">specifierForUID</dfn>(<a class="typedef" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col1 decl" id="11uid" title='uid' data-type='InstrUID' data-ref="11uid">uid</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[uid];</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">/*</i></td></tr>
<tr><th id="193">193</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * consumeByte - Uses the reader function provided by the user to consume one</i></td></tr>
<tr><th id="194">194</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> *   byte from the instruction's memory and advance the cursor.</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> *</i></td></tr>
<tr><th id="196">196</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @param insn  - The instruction with the reader function to use.  The cursor</i></td></tr>
<tr><th id="197">197</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> *                for this instruction is advanced.</i></td></tr>
<tr><th id="198">198</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @param byte  - A pointer to a pre-allocated memory buffer to be populated</i></td></tr>
<tr><th id="199">199</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> *                with the data read.</i></td></tr>
<tr><th id="200">200</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @return      - 0 if the read was successful; nonzero otherwise.</i></td></tr>
<tr><th id="201">201</th><td><i  data-doc="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh"> */</i></td></tr>
<tr><th id="202">202</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-type='int consumeByte(struct InternalInstruction * insn, uint8_t * byte)' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col2 decl" id="12insn" title='insn' data-type='struct InternalInstruction *' data-ref="12insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>* <dfn class="local col3 decl" id="13byte" title='byte' data-type='uint8_t *' data-ref="13byte">byte</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  <em>int</em> <dfn class="local col4 decl" id="14ret" title='ret' data-type='int' data-ref="14ret">ret</dfn> = <a class="local col2 ref" href="#12insn" title='insn' data-ref="12insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reader" title='llvm::X86Disassembler::InternalInstruction::reader' data-ref="llvm::X86Disassembler::InternalInstruction::reader">reader</a>(<a class="local col2 ref" href="#12insn" title='insn' data-ref="12insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerArg" title='llvm::X86Disassembler::InternalInstruction::readerArg' data-ref="llvm::X86Disassembler::InternalInstruction::readerArg">readerArg</a>, <a class="local col3 ref" href="#13byte" title='byte' data-ref="13byte">byte</a>, <a class="local col2 ref" href="#12insn" title='insn' data-ref="12insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (!<a class="local col4 ref" href="#14ret" title='ret' data-ref="14ret">ret</a>)</td></tr>
<tr><th id="206">206</th><td>    ++(<a class="local col2 ref" href="#12insn" title='insn' data-ref="12insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <a class="local col4 ref" href="#14ret" title='ret' data-ref="14ret">ret</a>;</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">/*</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * lookAtByte - Like consumeByte, but does not advance the cursor.</i></td></tr>
<tr><th id="213">213</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> *</i></td></tr>
<tr><th id="214">214</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @param insn  - See consumeByte().</i></td></tr>
<tr><th id="215">215</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @param byte  - See consumeByte().</i></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> * @return      - See consumeByte().</i></td></tr>
<tr><th id="217">217</th><td><i  data-doc="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh"> */</i></td></tr>
<tr><th id="218">218</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-type='int lookAtByte(struct InternalInstruction * insn, uint8_t * byte)' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col5 decl" id="15insn" title='insn' data-type='struct InternalInstruction *' data-ref="15insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>* <dfn class="local col6 decl" id="16byte" title='byte' data-type='uint8_t *' data-ref="16byte">byte</dfn>) {</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> <a class="local col5 ref" href="#15insn" title='insn' data-ref="15insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reader" title='llvm::X86Disassembler::InternalInstruction::reader' data-ref="llvm::X86Disassembler::InternalInstruction::reader">reader</a>(<a class="local col5 ref" href="#15insn" title='insn' data-ref="15insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerArg" title='llvm::X86Disassembler::InternalInstruction::readerArg' data-ref="llvm::X86Disassembler::InternalInstruction::readerArg">readerArg</a>, <a class="local col6 ref" href="#16byte" title='byte' data-ref="16byte">byte</a>, <a class="local col5 ref" href="#15insn" title='insn' data-ref="15insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a>);</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-type='void unconsumeByte(struct InternalInstruction * insn)' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col7 decl" id="17insn" title='insn' data-type='struct InternalInstruction *' data-ref="17insn">insn</dfn>) {</td></tr>
<tr><th id="223">223</th><td>  <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a>--;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CONSUME_FUNC" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</dfn>(name, type)                                  \</u></td></tr>
<tr><th id="227">227</th><td><u>  static int name(struct <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col8 decl" id="18insn" title='insn' data-type='struct InternalInstruction *' data-ref="18insn"><dfn class="local col4 decl" id="24insn" title='insn' data-type='struct InternalInstruction *' data-ref="24insn"><dfn class="local col0 decl" id="30insn" title='insn' data-type='struct InternalInstruction *' data-ref="30insn"><dfn class="local col6 decl" id="36insn" title='insn' data-type='struct InternalInstruction *' data-ref="36insn"><dfn class="local col2 decl" id="42insn" title='insn' data-type='struct InternalInstruction *' data-ref="42insn"><dfn class="local col8 decl" id="48insn" title='insn' data-type='struct InternalInstruction *' data-ref="48insn">insn</dfn></dfn></dfn></dfn></dfn></dfn>, type* <dfn class="local col9 decl" id="19ptr" title='ptr' data-type='int8_t *' data-ref="19ptr"><dfn class="local col5 decl" id="25ptr" title='ptr' data-type='int16_t *' data-ref="25ptr"><dfn class="local col1 decl" id="31ptr" title='ptr' data-type='int32_t *' data-ref="31ptr"><dfn class="local col7 decl" id="37ptr" title='ptr' data-type='uint16_t *' data-ref="37ptr"><dfn class="local col3 decl" id="43ptr" title='ptr' data-type='uint32_t *' data-ref="43ptr"><dfn class="local col9 decl" id="49ptr" title='ptr' data-type='uint64_t *' data-ref="49ptr">ptr</dfn></dfn></dfn></dfn></dfn></dfn>) {  \</u></td></tr>
<tr><th id="228">228</th><td><u>    type <dfn class="local col0 decl" id="20combined" title='combined' data-type='int8_t' data-ref="20combined"><dfn class="local col6 decl" id="26combined" title='combined' data-type='int16_t' data-ref="26combined"><dfn class="local col2 decl" id="32combined" title='combined' data-type='int32_t' data-ref="32combined"><dfn class="local col8 decl" id="38combined" title='combined' data-type='uint16_t' data-ref="38combined"><dfn class="local col4 decl" id="44combined" title='combined' data-type='uint32_t' data-ref="44combined"><dfn class="local col0 decl" id="50combined" title='combined' data-type='uint64_t' data-ref="50combined">combined</dfn></dfn></dfn></dfn></dfn></dfn> = 0;                                            \</u></td></tr>
<tr><th id="229">229</th><td><u>    unsigned <dfn class="local col1 decl" id="21offset" title='offset' data-type='unsigned int' data-ref="21offset"><dfn class="local col7 decl" id="27offset" title='offset' data-type='unsigned int' data-ref="27offset"><dfn class="local col3 decl" id="33offset" title='offset' data-type='unsigned int' data-ref="33offset"><dfn class="local col9 decl" id="39offset" title='offset' data-type='unsigned int' data-ref="39offset"><dfn class="local col5 decl" id="45offset" title='offset' data-type='unsigned int' data-ref="45offset"><dfn class="local col1 decl" id="51offset" title='offset' data-type='unsigned int' data-ref="51offset">offset</dfn></dfn></dfn></dfn></dfn></dfn>;                                              \</u></td></tr>
<tr><th id="230">230</th><td><u>    for (<a class="local col1 ref" href="#254" title='offset' data-ref="21offset"><a class="local col7 ref" href="#255" title='offset' data-ref="27offset"><a class="local col3 ref" href="#256" title='offset' data-ref="33offset"><a class="local col9 ref" href="#257" title='offset' data-ref="39offset"><a class="local col5 ref" href="#258" title='offset' data-ref="45offset"><a class="local col1 ref" href="#259" title='offset' data-ref="51offset">offset</a></a></a></a></a></a> = 0; <a class="local col1 ref" href="#254" title='offset' data-ref="21offset"><a class="local col7 ref" href="#255" title='offset' data-ref="27offset"><a class="local col3 ref" href="#256" title='offset' data-ref="33offset"><a class="local col9 ref" href="#257" title='offset' data-ref="39offset"><a class="local col5 ref" href="#258" title='offset' data-ref="45offset"><a class="local col1 ref" href="#259" title='offset' data-ref="51offset">offset</a></a></a></a></a></a> &lt; sizeof(type); ++<a class="local col1 ref" href="#254" title='offset' data-ref="21offset"><a class="local col7 ref" href="#255" title='offset' data-ref="27offset"><a class="local col3 ref" href="#256" title='offset' data-ref="33offset"><a class="local col9 ref" href="#257" title='offset' data-ref="39offset"><a class="local col5 ref" href="#258" title='offset' data-ref="45offset"><a class="local col1 ref" href="#259" title='offset' data-ref="51offset">offset</a></a></a></a></a></a>) {           \</u></td></tr>
<tr><th id="231">231</th><td><u>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="22byte" title='byte' data-type='uint8_t' data-ref="22byte"><dfn class="local col8 decl" id="28byte" title='byte' data-type='uint8_t' data-ref="28byte"><dfn class="local col4 decl" id="34byte" title='byte' data-type='uint8_t' data-ref="34byte"><dfn class="local col0 decl" id="40byte" title='byte' data-type='uint8_t' data-ref="40byte"><dfn class="local col6 decl" id="46byte" title='byte' data-type='uint8_t' data-ref="46byte"><dfn class="local col2 decl" id="52byte" title='byte' data-type='uint8_t' data-ref="52byte">byte</dfn></dfn></dfn></dfn></dfn></dfn>;                                               \</u></td></tr>
<tr><th id="232">232</th><td><u>      int <dfn class="local col3 decl" id="23ret" title='ret' data-type='int' data-ref="23ret"><dfn class="local col9 decl" id="29ret" title='ret' data-type='int' data-ref="29ret"><dfn class="local col5 decl" id="35ret" title='ret' data-type='int' data-ref="35ret"><dfn class="local col1 decl" id="41ret" title='ret' data-type='int' data-ref="41ret"><dfn class="local col7 decl" id="47ret" title='ret' data-type='int' data-ref="47ret"><dfn class="local col3 decl" id="53ret" title='ret' data-type='int' data-ref="53ret">ret</dfn></dfn></dfn></dfn></dfn></dfn> = <a class="local col8 ref" href="#254" title='insn' data-ref="18insn"><a class="local col4 ref" href="#255" title='insn' data-ref="24insn"><a class="local col0 ref" href="#256" title='insn' data-ref="30insn"><a class="local col6 ref" href="#257" title='insn' data-ref="36insn"><a class="local col2 ref" href="#258" title='insn' data-ref="42insn"><a class="local col8 ref" href="#259" title='insn' data-ref="48insn">insn</a></a></a></a></a></a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reader" title='llvm::X86Disassembler::InternalInstruction::reader' data-ref="llvm::X86Disassembler::InternalInstruction::reader">reader</a>(<a class="local col8 ref" href="#254" title='insn' data-ref="18insn"><a class="local col4 ref" href="#255" title='insn' data-ref="24insn"><a class="local col0 ref" href="#256" title='insn' data-ref="30insn"><a class="local col6 ref" href="#257" title='insn' data-ref="36insn"><a class="local col2 ref" href="#258" title='insn' data-ref="42insn"><a class="local col8 ref" href="#259" title='insn' data-ref="48insn">insn</a></a></a></a></a></a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerArg" title='llvm::X86Disassembler::InternalInstruction::readerArg' data-ref="llvm::X86Disassembler::InternalInstruction::readerArg">readerArg</a>,                     \</u></td></tr>
<tr><th id="233">233</th><td><u>                             &amp;<a class="local col2 ref" href="#254" title='byte' data-ref="22byte"><a class="local col8 ref" href="#255" title='byte' data-ref="28byte"><a class="local col4 ref" href="#256" title='byte' data-ref="34byte"><a class="local col0 ref" href="#257" title='byte' data-ref="40byte"><a class="local col6 ref" href="#258" title='byte' data-ref="46byte"><a class="local col2 ref" href="#259" title='byte' data-ref="52byte">byte</a></a></a></a></a></a>,                               \</u></td></tr>
<tr><th id="234">234</th><td><u>                             <a class="local col8 ref" href="#254" title='insn' data-ref="18insn"><a class="local col4 ref" href="#255" title='insn' data-ref="24insn"><a class="local col0 ref" href="#256" title='insn' data-ref="30insn"><a class="local col6 ref" href="#257" title='insn' data-ref="36insn"><a class="local col2 ref" href="#258" title='insn' data-ref="42insn"><a class="local col8 ref" href="#259" title='insn' data-ref="48insn">insn</a></a></a></a></a></a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> + <a class="local col1 ref" href="#254" title='offset' data-ref="21offset"><a class="local col7 ref" href="#255" title='offset' data-ref="27offset"><a class="local col3 ref" href="#256" title='offset' data-ref="33offset"><a class="local col9 ref" href="#257" title='offset' data-ref="39offset"><a class="local col5 ref" href="#258" title='offset' data-ref="45offset"><a class="local col1 ref" href="#259" title='offset' data-ref="51offset">offset</a></a></a></a></a></a>);        \</u></td></tr>
<tr><th id="235">235</th><td><u>      if (<a class="local col3 ref" href="#254" title='ret' data-ref="23ret"><a class="local col9 ref" href="#255" title='ret' data-ref="29ret"><a class="local col5 ref" href="#256" title='ret' data-ref="35ret"><a class="local col1 ref" href="#257" title='ret' data-ref="41ret"><a class="local col7 ref" href="#258" title='ret' data-ref="47ret"><a class="local col3 ref" href="#259" title='ret' data-ref="53ret">ret</a></a></a></a></a></a>)                                                    \</u></td></tr>
<tr><th id="236">236</th><td><u>        return <a class="local col3 ref" href="#254" title='ret' data-ref="23ret"><a class="local col9 ref" href="#255" title='ret' data-ref="29ret"><a class="local col5 ref" href="#256" title='ret' data-ref="35ret"><a class="local col1 ref" href="#257" title='ret' data-ref="41ret"><a class="local col7 ref" href="#258" title='ret' data-ref="47ret"><a class="local col3 ref" href="#259" title='ret' data-ref="53ret">ret</a></a></a></a></a></a>;                                               \</u></td></tr>
<tr><th id="237">237</th><td><u>      <a class="local col0 ref" href="#254" title='combined' data-ref="20combined"><a class="local col6 ref" href="#255" title='combined' data-ref="26combined"><a class="local col2 ref" href="#256" title='combined' data-ref="32combined"><a class="local col8 ref" href="#257" title='combined' data-ref="38combined"><a class="local col4 ref" href="#258" title='combined' data-ref="44combined"><a class="local col0 ref" href="#259" title='combined' data-ref="50combined">combined</a></a></a></a></a></a> = <a class="local col0 ref" href="#254" title='combined' data-ref="20combined"><a class="local col6 ref" href="#255" title='combined' data-ref="26combined"><a class="local col2 ref" href="#256" title='combined' data-ref="32combined"><a class="local col8 ref" href="#257" title='combined' data-ref="38combined"><a class="local col4 ref" href="#258" title='combined' data-ref="44combined"><a class="local col0 ref" href="#259" title='combined' data-ref="50combined">combined</a></a></a></a></a></a> | ((<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col2 ref" href="#254" title='byte' data-ref="22byte"><a class="local col8 ref" href="#255" title='byte' data-ref="28byte"><a class="local col4 ref" href="#256" title='byte' data-ref="34byte"><a class="local col0 ref" href="#257" title='byte' data-ref="40byte"><a class="local col6 ref" href="#258" title='byte' data-ref="46byte"><a class="local col2 ref" href="#259" title='byte' data-ref="52byte">byte</a></a></a></a></a></a> &lt;&lt; (<a class="local col1 ref" href="#254" title='offset' data-ref="21offset"><a class="local col7 ref" href="#255" title='offset' data-ref="27offset"><a class="local col3 ref" href="#256" title='offset' data-ref="33offset"><a class="local col9 ref" href="#257" title='offset' data-ref="39offset"><a class="local col5 ref" href="#258" title='offset' data-ref="45offset"><a class="local col1 ref" href="#259" title='offset' data-ref="51offset">offset</a></a></a></a></a></a> * 8));     \</u></td></tr>
<tr><th id="238">238</th><td><u>    }                                                             \</u></td></tr>
<tr><th id="239">239</th><td><u>    *<a class="local col9 ref" href="#254" title='ptr' data-ref="19ptr"><a class="local col5 ref" href="#255" title='ptr' data-ref="25ptr"><a class="local col1 ref" href="#256" title='ptr' data-ref="31ptr"><a class="local col7 ref" href="#257" title='ptr' data-ref="37ptr"><a class="local col3 ref" href="#258" title='ptr' data-ref="43ptr"><a class="local col9 ref" href="#259" title='ptr' data-ref="49ptr">ptr</a></a></a></a></a></a> = <a class="local col0 ref" href="#254" title='combined' data-ref="20combined"><a class="local col6 ref" href="#255" title='combined' data-ref="26combined"><a class="local col2 ref" href="#256" title='combined' data-ref="32combined"><a class="local col8 ref" href="#257" title='combined' data-ref="38combined"><a class="local col4 ref" href="#258" title='combined' data-ref="44combined"><a class="local col0 ref" href="#259" title='combined' data-ref="50combined">combined</a></a></a></a></a></a>;                                              \</u></td></tr>
<tr><th id="240">240</th><td><u>    <a class="local col8 ref" href="#254" title='insn' data-ref="18insn"><a class="local col4 ref" href="#255" title='insn' data-ref="24insn"><a class="local col0 ref" href="#256" title='insn' data-ref="30insn"><a class="local col6 ref" href="#257" title='insn' data-ref="36insn"><a class="local col2 ref" href="#258" title='insn' data-ref="42insn"><a class="local col8 ref" href="#259" title='insn' data-ref="48insn">insn</a></a></a></a></a></a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> += sizeof(type);                           \</u></td></tr>
<tr><th id="241">241</th><td><u>    return 0;                                                     \</u></td></tr>
<tr><th id="242">242</th><td><u>  }</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * consume* - Use the reader function provided by the user to consume data</i></td></tr>
<tr><th id="246">246</th><td><i> *   values of various sizes from the instruction's memory and advance the</i></td></tr>
<tr><th id="247">247</th><td><i> *   cursor appropriately.  These readers perform endian conversion.</i></td></tr>
<tr><th id="248">248</th><td><i> *</i></td></tr>
<tr><th id="249">249</th><td><i> * @param insn    - See consumeByte().</i></td></tr>
<tr><th id="250">250</th><td><i> * @param ptr     - A pointer to a pre-allocated memory of appropriate size to</i></td></tr>
<tr><th id="251">251</th><td><i> *                  be populated with the data read.</i></td></tr>
<tr><th id="252">252</th><td><i> * @return        - See consumeByte().</i></td></tr>
<tr><th id="253">253</th><td><i> */</i></td></tr>
<tr><th id="254">254</th><td><a class="macro" href="#226" title="static int consumeInt8(struct InternalInstruction* insn, int8_t* ptr) { int8_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(int8_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(int8_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL11consumeInt8PN4llvm15X86Disassembler19InternalInstructionEPa" title='consumeInt8' data-type='int consumeInt8(struct InternalInstruction * insn, int8_t * ptr)' data-ref="_ZL11consumeInt8PN4llvm15X86Disassembler19InternalInstructionEPa">consumeInt8</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a>)</td></tr>
<tr><th id="255">255</th><td><a class="macro" href="#226" title="static int consumeInt16(struct InternalInstruction* insn, int16_t* ptr) { int16_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(int16_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(int16_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL12consumeInt16PN4llvm15X86Disassembler19InternalInstructionEPs" title='consumeInt16' data-type='int consumeInt16(struct InternalInstruction * insn, int16_t * ptr)' data-ref="_ZL12consumeInt16PN4llvm15X86Disassembler19InternalInstructionEPs">consumeInt16</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>)</td></tr>
<tr><th id="256">256</th><td><a class="macro" href="#226" title="static int consumeInt32(struct InternalInstruction* insn, int32_t* ptr) { int32_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(int32_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(int32_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL12consumeInt32PN4llvm15X86Disassembler19InternalInstructionEPi" title='consumeInt32' data-type='int consumeInt32(struct InternalInstruction * insn, int32_t * ptr)' data-ref="_ZL12consumeInt32PN4llvm15X86Disassembler19InternalInstructionEPi">consumeInt32</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)</td></tr>
<tr><th id="257">257</th><td><a class="macro" href="#226" title="static int consumeUInt16(struct InternalInstruction* insn, uint16_t* ptr) { uint16_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(uint16_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(uint16_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL13consumeUInt16PN4llvm15X86Disassembler19InternalInstructionEPt" title='consumeUInt16' data-type='int consumeUInt16(struct InternalInstruction * insn, uint16_t * ptr)' data-ref="_ZL13consumeUInt16PN4llvm15X86Disassembler19InternalInstructionEPt">consumeUInt16</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)</td></tr>
<tr><th id="258">258</th><td><a class="macro" href="#226" title="static int consumeUInt32(struct InternalInstruction* insn, uint32_t* ptr) { uint32_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(uint32_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(uint32_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL13consumeUInt32PN4llvm15X86Disassembler19InternalInstructionEPj" title='consumeUInt32' data-type='int consumeUInt32(struct InternalInstruction * insn, uint32_t * ptr)' data-ref="_ZL13consumeUInt32PN4llvm15X86Disassembler19InternalInstructionEPj">consumeUInt32</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)</td></tr>
<tr><th id="259">259</th><td><a class="macro" href="#226" title="static int consumeUInt64(struct InternalInstruction* insn, uint64_t* ptr) { uint64_t combined = 0; unsigned offset; for (offset = 0; offset &lt; sizeof(uint64_t); ++offset) { uint8_t byte; int ret = insn-&gt;reader(insn-&gt;readerArg, &amp;byte, insn-&gt;readerCursor + offset); if (ret) return ret; combined = combined | ((uint64_t)byte &lt;&lt; (offset * 8)); } *ptr = combined; insn-&gt;readerCursor += sizeof(uint64_t); return 0; }" data-ref="_M/CONSUME_FUNC">CONSUME_FUNC</a>(<dfn class="tu decl def" id="_ZL13consumeUInt64PN4llvm15X86Disassembler19InternalInstructionEPm" title='consumeUInt64' data-type='int consumeUInt64(struct InternalInstruction * insn, uint64_t * ptr)' data-ref="_ZL13consumeUInt64PN4llvm15X86Disassembler19InternalInstructionEPm">consumeUInt64</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">/*</i></td></tr>
<tr><th id="262">262</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> * dbgprintf - Uses the logging function provided by the user to log a single</i></td></tr>
<tr><th id="263">263</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> *   message, typically without a carriage-return.</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> *</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> * @param insn    - The instruction containing the logging function.</i></td></tr>
<tr><th id="266">266</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> * @param format  - See printf().</i></td></tr>
<tr><th id="267">267</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> * @param ...     - See printf().</i></td></tr>
<tr><th id="268">268</th><td><i  data-doc="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz"> */</i></td></tr>
<tr><th id="269">269</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-type='void dbgprintf(struct InternalInstruction * insn, const char * format)' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col4 decl" id="54insn" title='insn' data-type='struct InternalInstruction *' data-ref="54insn">insn</dfn>,</td></tr>
<tr><th id="270">270</th><td>                      <em>const</em> <em>char</em>* <dfn class="local col5 decl" id="55format" title='format' data-type='const char *' data-ref="55format">format</dfn>,</td></tr>
<tr><th id="271">271</th><td>                      ...) {</td></tr>
<tr><th id="272">272</th><td>  <em>char</em> <dfn class="local col6 decl" id="56buffer" title='buffer' data-type='char [256]' data-ref="56buffer">buffer</dfn>[<var>256</var>];</td></tr>
<tr><th id="273">273</th><td>  <span class='typedef' title='va_list' data-type='__gnuc_va_list' data-ref="va_list">va_list</span> <span class='ref fake' title='__va_list_tag::__va_list_tag' data-ref="__va_list_tag::__va_list_tag"></span><dfn class="local col7 decl" id="57ap" title='ap' data-type='va_list' data-ref="57ap">ap</dfn>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (!<a class="local col4 ref" href="#54insn" title='insn' data-ref="54insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::dlog" title='llvm::X86Disassembler::InternalInstruction::dlog' data-ref="llvm::X86Disassembler::InternalInstruction::dlog">dlog</a>)</td></tr>
<tr><th id="276">276</th><td>    <b>return</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <span class="macro" title="__builtin_va_start(ap, format)" data-ref="_M/va_start">va_start</span>(<a class="local col7 ref" href="#57ap" title='ap' data-ref="57ap">ap</a>, <a class="local col5 ref" href="#55format" title='format' data-ref="55format">format</a>);</td></tr>
<tr><th id="279">279</th><td>  (<em>void</em>)<a class="ref" href="../../../../../../include/stdio.h.html#vsnprintf" title='vsnprintf' data-ref="vsnprintf">vsnprintf</a>(<a class="local col6 ref" href="#56buffer" title='buffer' data-ref="56buffer">buffer</a>, <b>sizeof</b>(<a class="local col6 ref" href="#56buffer" title='buffer' data-ref="56buffer">buffer</a>), <a class="local col5 ref" href="#55format" title='format' data-ref="55format">format</a>, <a class="local col7 ref" href="#57ap" title='ap' data-ref="57ap">ap</a>);</td></tr>
<tr><th id="280">280</th><td>  <span class="macro" title="__builtin_va_end(ap)" data-ref="_M/va_end">va_end</span>(<a class="local col7 ref" href="#57ap" title='ap' data-ref="57ap">ap</a>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="local col4 ref" href="#54insn" title='insn' data-ref="54insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::dlog" title='llvm::X86Disassembler::InternalInstruction::dlog' data-ref="llvm::X86Disassembler::InternalInstruction::dlog">dlog</a>(<a class="local col4 ref" href="#54insn" title='insn' data-ref="54insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::dlogArg" title='llvm::X86Disassembler::InternalInstruction::dlogArg' data-ref="llvm::X86Disassembler::InternalInstruction::dlogArg">dlogArg</a>, <a class="local col6 ref" href="#56buffer" title='buffer' data-ref="56buffer">buffer</a>);</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-type='bool isREX(struct InternalInstruction * insn, uint8_t prefix)' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> *<dfn class="local col8 decl" id="58insn" title='insn' data-type='struct InternalInstruction *' data-ref="58insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="59prefix" title='prefix' data-type='uint8_t' data-ref="59prefix">prefix</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <b>if</b> (<a class="local col8 ref" href="#58insn" title='insn' data-ref="58insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="local col9 ref" href="#59prefix" title='prefix' data-ref="59prefix">prefix</a> &gt;= <var>0x40</var> &amp;&amp; <a class="local col9 ref" href="#59prefix" title='prefix' data-ref="59prefix">prefix</a> &lt;= <var>0x4f</var>;</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">/*</i></td></tr>
<tr><th id="292">292</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh"> * setPrefixPresent - Marks that a particular prefix is present as mandatory</i></td></tr>
<tr><th id="293">293</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh"> *</i></td></tr>
<tr><th id="294">294</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh"> * @param insn      - The instruction to be marked as having the prefix.</i></td></tr>
<tr><th id="295">295</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh"> * @param prefix    - The prefix that is present.</i></td></tr>
<tr><th id="296">296</th><td><i  data-doc="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh"> */</i></td></tr>
<tr><th id="297">297</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh" title='setPrefixPresent' data-type='void setPrefixPresent(struct InternalInstruction * insn, uint8_t prefix)' data-ref="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">setPrefixPresent</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> *<dfn class="local col0 decl" id="60insn" title='insn' data-type='struct InternalInstruction *' data-ref="60insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="61prefix" title='prefix' data-type='uint8_t' data-ref="61prefix">prefix</dfn>) {</td></tr>
<tr><th id="298">298</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="62nextByte" title='nextByte' data-type='uint8_t' data-ref="62nextByte">nextByte</dfn>;</td></tr>
<tr><th id="299">299</th><td>  <b>switch</b> (<a class="local col1 ref" href="#61prefix" title='prefix' data-ref="61prefix">prefix</a>) {</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <var>0xf0</var>:</td></tr>
<tr><th id="301">301</th><td>    <a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasLockPrefix" title='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::hasLockPrefix">hasLockPrefix</a> = <b>true</b>;</td></tr>
<tr><th id="302">302</th><td>    <b>break</b>;</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <var>0xf2</var>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <var>0xf3</var>:</td></tr>
<tr><th id="305">305</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>, &amp;<a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a>))</td></tr>
<tr><th id="306">306</th><td>      <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>    <i>// TODO:</i></td></tr>
<tr><th id="308">308</th><td><i>    //  1. There could be several 0x66</i></td></tr>
<tr><th id="309">309</th><td><i>    //  2. if (nextByte == 0x66) and nextNextByte != 0x0f then</i></td></tr>
<tr><th id="310">310</th><td><i>    //      it's not mandatory prefix</i></td></tr>
<tr><th id="311">311</th><td><i>    //  3. if (nextByte &gt;= 0x40 &amp;&amp; nextByte &lt;= 0x4f) it's REX and we need</i></td></tr>
<tr><th id="312">312</th><td><i>    //     0x0f exactly after it to be mandatory prefix</i></td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>, <a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a>) || <a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a> == <var>0x0f</var> || <a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a> == <var>0x66</var>)</td></tr>
<tr><th id="314">314</th><td>      <i>// The last of 0xf2 /0xf3 is mandatory prefix</i></td></tr>
<tr><th id="315">315</th><td>      <a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a> = <a class="local col1 ref" href="#61prefix" title='prefix' data-ref="61prefix">prefix</a>;</td></tr>
<tr><th id="316">316</th><td>    <a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> = <a class="local col1 ref" href="#61prefix" title='prefix' data-ref="61prefix">prefix</a>;</td></tr>
<tr><th id="317">317</th><td>    <b>break</b>;</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <var>0x66</var>:</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>, &amp;<a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a>))</td></tr>
<tr><th id="320">320</th><td>      <b>break</b>;</td></tr>
<tr><th id="321">321</th><td>    <i>// 0x66 can't overwrite existing mandatory prefix and should be ignored</i></td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (!<a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a> &amp;&amp; (<a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a> == <var>0x0f</var> || <a class="tu ref" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>, <a class="local col2 ref" href="#62nextByte" title='nextByte' data-ref="62nextByte">nextByte</a>)))</td></tr>
<tr><th id="323">323</th><td>      <a class="local col0 ref" href="#60insn" title='insn' data-ref="60insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a> = <a class="local col1 ref" href="#61prefix" title='prefix' data-ref="61prefix">prefix</a>;</td></tr>
<tr><th id="324">324</th><td>    <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="329">329</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> * readPrefixes - Consumes all of an instruction's prefix bytes, and marks the</i></td></tr>
<tr><th id="330">330</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> *   instruction as having them.  Also sets the instruction's default operand,</i></td></tr>
<tr><th id="331">331</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> *   address, and other relevant data sizes to report operands correctly.</i></td></tr>
<tr><th id="332">332</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="333">333</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose prefixes are to be read.</i></td></tr>
<tr><th id="334">334</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the instruction could be read until the end of the prefix</i></td></tr>
<tr><th id="335">335</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> *                bytes, and no prefixes conflicted; nonzero otherwise.</i></td></tr>
<tr><th id="336">336</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="337">337</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" title='readPrefixes' data-type='int readPrefixes(struct InternalInstruction * insn)' data-ref="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">readPrefixes</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col3 decl" id="63insn" title='insn' data-type='struct InternalInstruction *' data-ref="63insn">insn</dfn>) {</td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64isPrefix" title='isPrefix' data-type='bool' data-ref="64isPrefix">isPrefix</dfn> = <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="65byte" title='byte' data-type='uint8_t' data-ref="65byte">byte</dfn> = <var>0</var>;</td></tr>
<tr><th id="340">340</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="66nextByte" title='nextByte' data-type='uint8_t' data-ref="66nextByte">nextByte</dfn>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"readPrefixes()"</q>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>while</b> (<a class="local col4 ref" href="#64isPrefix" title='isPrefix' data-ref="64isPrefix">isPrefix</a>) {</td></tr>
<tr><th id="345">345</th><td>    <i>/* If we fail reading prefixes, just stop here and let the opcode reader deal with it */</i></td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>))</td></tr>
<tr><th id="347">347</th><td>      <b>break</b>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <i>/*</i></td></tr>
<tr><th id="350">350</th><td><i>     * If the byte is a LOCK/REP/REPNE prefix and not a part of the opcode, then</i></td></tr>
<tr><th id="351">351</th><td><i>     * break and let it be disassembled as a normal "instruction".</i></td></tr>
<tr><th id="352">352</th><td><i>     */</i></td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> - <var>1</var> == <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a> &amp;&amp; <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xf0</var>) <i>// LOCK</i></td></tr>
<tr><th id="354">354</th><td>      <b>break</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> ((<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xf2</var> || <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xf3</var>) &amp;&amp; !<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a>)) {</td></tr>
<tr><th id="357">357</th><td>      <i>/*</i></td></tr>
<tr><th id="358">358</th><td><i>       * If the byte is 0xf2 or 0xf3, and any of the following conditions are</i></td></tr>
<tr><th id="359">359</th><td><i>       * met:</i></td></tr>
<tr><th id="360">360</th><td><i>       * - it is followed by a LOCK (0xf0) prefix</i></td></tr>
<tr><th id="361">361</th><td><i>       * - it is followed by an xchg instruction</i></td></tr>
<tr><th id="362">362</th><td><i>       * then it should be disassembled as a xacquire/xrelease not repne/rep.</i></td></tr>
<tr><th id="363">363</th><td><i>       */</i></td></tr>
<tr><th id="364">364</th><td>      <b>if</b> (((<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0xf0</var>) ||</td></tr>
<tr><th id="365">365</th><td>           ((<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> &amp; <var>0xfe</var>) == <var>0x86</var> || (<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> &amp; <var>0xf8</var>) == <var>0x90</var>))) {</td></tr>
<tr><th id="366">366</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease">xAcquireRelease</a> = <b>true</b>;</td></tr>
<tr><th id="367">367</th><td>        <b>if</b> (!(<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xf3</var> &amp;&amp; <a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0x90</var>)) <i>// PAUSE instruction support</i></td></tr>
<tr><th id="368">368</th><td>          <b>break</b>;</td></tr>
<tr><th id="369">369</th><td>      }</td></tr>
<tr><th id="370">370</th><td>      <i>/*</i></td></tr>
<tr><th id="371">371</th><td><i>       * Also if the byte is 0xf3, and the following condition is met:</i></td></tr>
<tr><th id="372">372</th><td><i>       * - it is followed by a "mov mem, reg" (opcode 0x88/0x89) or</i></td></tr>
<tr><th id="373">373</th><td><i>       *                       "mov mem, imm" (opcode 0xc6/0xc7) instructions.</i></td></tr>
<tr><th id="374">374</th><td><i>       * then it should be disassembled as an xrelease not rep.</i></td></tr>
<tr><th id="375">375</th><td><i>       */</i></td></tr>
<tr><th id="376">376</th><td>      <b>if</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xf3</var> &amp;&amp; (<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0x88</var> || <a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0x89</var> ||</td></tr>
<tr><th id="377">377</th><td>                           <a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0xc6</var> || <a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a> == <var>0xc7</var>)) {</td></tr>
<tr><th id="378">378</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease">xAcquireRelease</a> = <b>true</b>;</td></tr>
<tr><th id="379">379</th><td>        <b>break</b>;</td></tr>
<tr><th id="380">380</th><td>      }</td></tr>
<tr><th id="381">381</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a>)) {</td></tr>
<tr><th id="382">382</th><td>        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="67nnextByte" title='nnextByte' data-type='uint8_t' data-ref="67nnextByte">nnextByte</dfn>;</td></tr>
<tr><th id="383">383</th><td>        <i>// Go to REX prefix after the current one</i></td></tr>
<tr><th id="384">384</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col7 ref" href="#67nnextByte" title='nnextByte' data-ref="67nnextByte">nnextByte</a>))</td></tr>
<tr><th id="385">385</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="386">386</th><td>        <i>// We should be able to read next byte after REX prefix</i></td></tr>
<tr><th id="387">387</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col7 ref" href="#67nnextByte" title='nnextByte' data-ref="67nnextByte">nnextByte</a>))</td></tr>
<tr><th id="388">388</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="389">389</th><td>        <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>);</td></tr>
<tr><th id="390">390</th><td>      }</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <b>switch</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>) {</td></tr>
<tr><th id="394">394</th><td>    <b>case</b> <var>0xf0</var>:  <i>/* LOCK */</i></td></tr>
<tr><th id="395">395</th><td>    <b>case</b> <var>0xf2</var>:  <i>/* REPNE/REPNZ */</i></td></tr>
<tr><th id="396">396</th><td>    <b>case</b> <var>0xf3</var>:  <i>/* REP or REPE/REPZ */</i></td></tr>
<tr><th id="397">397</th><td>      <a class="tu ref" href="#_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh" title='setPrefixPresent' data-use='c' data-ref="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">setPrefixPresent</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="398">398</th><td>      <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>    <b>case</b> <var>0x2e</var>:  <i>/* CS segment override -OR- Branch not taken */</i></td></tr>
<tr><th id="400">400</th><td>    <b>case</b> <var>0x36</var>:  <i>/* SS segment override -OR- Branch taken */</i></td></tr>
<tr><th id="401">401</th><td>    <b>case</b> <var>0x3e</var>:  <i>/* DS segment override */</i></td></tr>
<tr><th id="402">402</th><td>    <b>case</b> <var>0x26</var>:  <i>/* ES segment override */</i></td></tr>
<tr><th id="403">403</th><td>    <b>case</b> <var>0x64</var>:  <i>/* FS segment override */</i></td></tr>
<tr><th id="404">404</th><td>    <b>case</b> <var>0x65</var>:  <i>/* GS segment override */</i></td></tr>
<tr><th id="405">405</th><td>      <b>switch</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>) {</td></tr>
<tr><th id="406">406</th><td>      <b>case</b> <var>0x2e</var>:</td></tr>
<tr><th id="407">407</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_CS" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_CS' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_CS">SEG_OVERRIDE_CS</a>;</td></tr>
<tr><th id="408">408</th><td>        <b>break</b>;</td></tr>
<tr><th id="409">409</th><td>      <b>case</b> <var>0x36</var>:</td></tr>
<tr><th id="410">410</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_SS" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_SS' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_SS">SEG_OVERRIDE_SS</a>;</td></tr>
<tr><th id="411">411</th><td>        <b>break</b>;</td></tr>
<tr><th id="412">412</th><td>      <b>case</b> <var>0x3e</var>:</td></tr>
<tr><th id="413">413</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_DS" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_DS' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_DS">SEG_OVERRIDE_DS</a>;</td></tr>
<tr><th id="414">414</th><td>        <b>break</b>;</td></tr>
<tr><th id="415">415</th><td>      <b>case</b> <var>0x26</var>:</td></tr>
<tr><th id="416">416</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_ES" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_ES' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_ES">SEG_OVERRIDE_ES</a>;</td></tr>
<tr><th id="417">417</th><td>        <b>break</b>;</td></tr>
<tr><th id="418">418</th><td>      <b>case</b> <var>0x64</var>:</td></tr>
<tr><th id="419">419</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_FS" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_FS' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_FS">SEG_OVERRIDE_FS</a>;</td></tr>
<tr><th id="420">420</th><td>        <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>      <b>case</b> <var>0x65</var>:</td></tr>
<tr><th id="422">422</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_GS" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_GS' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_GS">SEG_OVERRIDE_GS</a>;</td></tr>
<tr><th id="423">423</th><td>        <b>break</b>;</td></tr>
<tr><th id="424">424</th><td>      <b>default</b>:</td></tr>
<tr><th id="425">425</th><td>        <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 425, &quot;Unhandled override&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Unhandled override"</q>);</td></tr>
<tr><th id="426">426</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="427">427</th><td>      }</td></tr>
<tr><th id="428">428</th><td>      <a class="tu ref" href="#_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh" title='setPrefixPresent' data-use='c' data-ref="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">setPrefixPresent</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="429">429</th><td>      <b>break</b>;</td></tr>
<tr><th id="430">430</th><td>    <b>case</b> <var>0x66</var>:  <i>/* Operand-size override */</i></td></tr>
<tr><th id="431">431</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="432">432</th><td>      <a class="tu ref" href="#_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh" title='setPrefixPresent' data-use='c' data-ref="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">setPrefixPresent</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="433">433</th><td>      <b>break</b>;</td></tr>
<tr><th id="434">434</th><td>    <b>case</b> <var>0x67</var>:  <i>/* Address-size override */</i></td></tr>
<tr><th id="435">435</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> = <b>true</b>;</td></tr>
<tr><th id="436">436</th><td>      <a class="tu ref" href="#_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh" title='setPrefixPresent' data-use='c' data-ref="_ZL16setPrefixPresentPN4llvm15X86Disassembler19InternalInstructionEh">setPrefixPresent</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="437">437</th><td>      <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>    <b>default</b>:    <i>/* Not a prefix byte */</i></td></tr>
<tr><th id="439">439</th><td>      <a class="local col4 ref" href="#64isPrefix" title='isPrefix' data-ref="64isPrefix">isPrefix</a> = <b>false</b>;</td></tr>
<tr><th id="440">440</th><td>      <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>    }</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (<a class="local col4 ref" href="#64isPrefix" title='isPrefix' data-ref="64isPrefix">isPrefix</a>)</td></tr>
<tr><th id="444">444</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found prefix 0x%hhx"</q>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0x62</var>) {</td></tr>
<tr><th id="450">450</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="68byte1" title='byte1' data-type='uint8_t' data-ref="68byte1">byte1</dfn>, <dfn class="local col9 decl" id="69byte2" title='byte2' data-type='uint8_t' data-ref="69byte2">byte2</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col8 ref" href="#68byte1" title='byte1' data-ref="68byte1">byte1</a>)) {</td></tr>
<tr><th id="453">453</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read second byte of EVEX prefix"</q>);</td></tr>
<tr><th id="454">454</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="455">455</th><td>    }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col9 ref" href="#69byte2" title='byte2' data-ref="69byte2">byte2</a>)) {</td></tr>
<tr><th id="458">458</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read third byte of EVEX prefix"</q>);</td></tr>
<tr><th id="459">459</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="460">460</th><td>    }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>    <b>if</b> ((<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a> || (<a class="local col8 ref" href="#68byte1" title='byte1' data-ref="68byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>) &amp;&amp;</td></tr>
<tr><th id="463">463</th><td>       ((~<a class="local col8 ref" href="#68byte1" title='byte1' data-ref="68byte1">byte1</a> &amp; <var>0xc</var>) == <var>0xc</var>) &amp;&amp; ((<a class="local col9 ref" href="#69byte2" title='byte2' data-ref="69byte2">byte2</a> &amp; <var>0x4</var>) == <var>0x4</var>)) {</td></tr>
<tr><th id="464">464</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>;</td></tr>
<tr><th id="465">465</th><td>    } <b>else</b> {</td></tr>
<tr><th id="466">466</th><td>      <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>); <i>/* unconsume byte1 */</i></td></tr>
<tr><th id="467">467</th><td>      <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>); <i>/* unconsume byte  */</i></td></tr>
<tr><th id="468">468</th><td>    }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="471">471</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>;</td></tr>
<tr><th id="472">472</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>] = <a class="local col8 ref" href="#68byte1" title='byte1' data-ref="68byte1">byte1</a>;</td></tr>
<tr><th id="473">473</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="474">474</th><td>        <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read third byte of EVEX prefix"</q>);</td></tr>
<tr><th id="475">475</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="476">476</th><td>      }</td></tr>
<tr><th id="477">477</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>])) {</td></tr>
<tr><th id="478">478</th><td>        <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read fourth byte of EVEX prefix"</q>);</td></tr>
<tr><th id="479">479</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="480">480</th><td>      }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>      <i>/* We simulate the REX prefix for simplicity's sake */</i></td></tr>
<tr><th id="483">483</th><td>      <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="484">484</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> = <var>0x40</var></td></tr>
<tr><th id="485">485</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#41" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromEVEX3of4">wFromEVEX3of4</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="486">486</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#36" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromEVEX2of4">rFromEVEX2of4</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>)</td></tr>
<tr><th id="487">487</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#37" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromEVEX2of4">xFromEVEX2of4</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>)</td></tr>
<tr><th id="488">488</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#38" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromEVEX2of4">bFromEVEX2of4</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="489">489</th><td>      }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found EVEX prefix 0x%hhx 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="492">492</th><td>              <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>], <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>],</td></tr>
<tr><th id="493">493</th><td>              <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>], <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]);</td></tr>
<tr><th id="494">494</th><td>    }</td></tr>
<tr><th id="495">495</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xc4</var>) {</td></tr>
<tr><th id="496">496</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="70byte1" title='byte1' data-type='uint8_t' data-ref="70byte1">byte1</dfn>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col0 ref" href="#70byte1" title='byte1' data-ref="70byte1">byte1</a>)) {</td></tr>
<tr><th id="499">499</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read second byte of VEX"</q>);</td></tr>
<tr><th id="500">500</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a> || (<a class="local col0 ref" href="#70byte1" title='byte1' data-ref="70byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>)</td></tr>
<tr><th id="504">504</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a>;</td></tr>
<tr><th id="505">505</th><td>    <b>else</b></td></tr>
<tr><th id="506">506</th><td>      <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="509">509</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>;</td></tr>
<tr><th id="510">510</th><td>      <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="511">511</th><td>      <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>      <i>/* We simulate the REX prefix for simplicity's sake */</i></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>      <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="516">516</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> = <var>0x40</var></td></tr>
<tr><th id="517">517</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#55" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromVEX3of3">wFromVEX3of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="518">518</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#51" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromVEX2of3">rFromVEX2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>)</td></tr>
<tr><th id="519">519</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#52" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromVEX2of3">xFromVEX2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>)</td></tr>
<tr><th id="520">520</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#53" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromVEX2of3">bFromVEX2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found VEX prefix 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="523">523</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>], <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>],</td></tr>
<tr><th id="524">524</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="525">525</th><td>    }</td></tr>
<tr><th id="526">526</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0xc5</var>) {</td></tr>
<tr><th id="527">527</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="71byte1" title='byte1' data-type='uint8_t' data-ref="71byte1">byte1</dfn>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col1 ref" href="#71byte1" title='byte1' data-ref="71byte1">byte1</a>)) {</td></tr>
<tr><th id="530">530</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read second byte of VEX"</q>);</td></tr>
<tr><th id="531">531</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a> || (<a class="local col1 ref" href="#71byte1" title='byte1' data-ref="71byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>)</td></tr>
<tr><th id="535">535</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B">TYPE_VEX_2B</a>;</td></tr>
<tr><th id="536">536</th><td>    <b>else</b></td></tr>
<tr><th id="537">537</th><td>      <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>);</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="540">540</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>;</td></tr>
<tr><th id="541">541</th><td>      <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>      <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="544">544</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> = <var>0x40</var></td></tr>
<tr><th id="545">545</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#60" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromVEX2of2">rFromVEX2of2</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#63" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/ppFromVEX2of2">ppFromVEX2of2</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="548">548</th><td>      <b>default</b>:</td></tr>
<tr><th id="549">549</th><td>        <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="551">551</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>        <b>break</b>;</td></tr>
<tr><th id="553">553</th><td>      }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found VEX prefix 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="556">556</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>],</td></tr>
<tr><th id="557">557</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="558">558</th><td>    }</td></tr>
<tr><th id="559">559</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a> == <var>0x8f</var>) {</td></tr>
<tr><th id="560">560</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="72byte1" title='byte1' data-type='uint8_t' data-ref="72byte1">byte1</dfn>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col2 ref" href="#72byte1" title='byte1' data-ref="72byte1">byte1</a>)) {</td></tr>
<tr><th id="563">563</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Couldn't read second byte of XOP"</q>);</td></tr>
<tr><th id="564">564</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="565">565</th><td>    }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <b>if</b> ((<a class="local col2 ref" href="#72byte1" title='byte1' data-ref="72byte1">byte1</a> &amp; <var>0x38</var>) != <var>0x0</var>) <i>/* 0 in these 3 bits is a POP instruction. */</i></td></tr>
<tr><th id="568">568</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a>;</td></tr>
<tr><th id="569">569</th><td>    <b>else</b></td></tr>
<tr><th id="570">570</th><td>      <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>);</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="573">573</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>;</td></tr>
<tr><th id="574">574</th><td>      <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="575">575</th><td>      <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>      <i>/* We simulate the REX prefix for simplicity's sake */</i></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="580">580</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> = <var>0x40</var></td></tr>
<tr><th id="581">581</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#69" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromXOP3of3">wFromXOP3of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="582">582</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#65" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromXOP2of3">rFromXOP2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>)</td></tr>
<tr><th id="583">583</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#66" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromXOP2of3">xFromXOP2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>)</td></tr>
<tr><th id="584">584</th><td>                        | (<a class="macro" href="X86DisassemblerDecoder.h.html#67" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromXOP2of3">bFromXOP2of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#72" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromXOP3of3">ppFromXOP3of3</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="587">587</th><td>      <b>default</b>:</td></tr>
<tr><th id="588">588</th><td>        <b>break</b>;</td></tr>
<tr><th id="589">589</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="590">590</th><td>        <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="591">591</th><td>        <b>break</b>;</td></tr>
<tr><th id="592">592</th><td>      }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found XOP prefix 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="595">595</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>], <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>],</td></tr>
<tr><th id="596">596</th><td>                <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="597">597</th><td>    }</td></tr>
<tr><th id="598">598</th><td>  } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>)) {</td></tr>
<tr><th id="599">599</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='lookAtByte' data-use='c' data-ref="_ZL10lookAtBytePN4llvm15X86Disassembler19InternalInstructionEPh">lookAtByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, &amp;<a class="local col6 ref" href="#66nextByte" title='nextByte' data-ref="66nextByte">nextByte</a>))</td></tr>
<tr><th id="600">600</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="601">601</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> = <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>;</td></tr>
<tr><th id="602">602</th><td>    <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>, <q>"Found REX prefix 0x%hhx"</q>, <a class="local col5 ref" href="#65byte" title='byte' data-ref="65byte">byte</a>);</td></tr>
<tr><th id="603">603</th><td>  } <b>else</b></td></tr>
<tr><th id="604">604</th><td>    <a class="tu ref" href="#_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE" title='unconsumeByte' data-use='c' data-ref="_ZL13unconsumeBytePN4llvm15X86Disassembler19InternalInstructionE">unconsumeByte</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>);</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>) {</td></tr>
<tr><th id="607">607</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="608">608</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="609">609</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="610">610</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="611">611</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_32BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_32BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT">MODE_32BIT</a>) {</td></tr>
<tr><th id="612">612</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="613">613</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="614">614</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="615">615</th><td>    <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="616">616</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="617">617</th><td>    <b>if</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> &amp;&amp; <a class="macro" href="X86DisassemblerDecoder.h.html#31" title="(((insn-&gt;rexPrefix) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/wFromREX">wFromREX</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>)) {</td></tr>
<tr><th id="618">618</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a>       = <var>8</var>;</td></tr>
<tr><th id="619">619</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>4</var> : <var>8</var>);</td></tr>
<tr><th id="620">620</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a>   = <var>4</var>;</td></tr>
<tr><th id="621">621</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a>      = <var>4</var>;</td></tr>
<tr><th id="622">622</th><td>    } <b>else</b> {</td></tr>
<tr><th id="623">623</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="624">624</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a> ? <var>4</var> : <var>8</var>);</td></tr>
<tr><th id="625">625</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="626">626</th><td>      <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a> = (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="627">627</th><td>    }</td></tr>
<tr><th id="628">628</th><td>  }</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>static</em> <em>int</em> <a class="tu decl" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-type='int readModRM(struct InternalInstruction * insn)' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col3 decl" id="73insn" title='insn' data-type='struct InternalInstruction *' data-ref="73insn">insn</dfn>);</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="636">636</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> * readOpcode - Reads the opcode (excepting the ModR/M byte in the case of</i></td></tr>
<tr><th id="637">637</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> *   extended or escape opcodes).</i></td></tr>
<tr><th id="638">638</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="639">639</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose opcode is to be read.</i></td></tr>
<tr><th id="640">640</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the opcode could be read successfully; nonzero otherwise.</i></td></tr>
<tr><th id="641">641</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="642">642</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" title='readOpcode' data-type='int readOpcode(struct InternalInstruction * insn)' data-ref="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">readOpcode</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col4 decl" id="74insn" title='insn' data-type='struct InternalInstruction *' data-ref="74insn">insn</dfn>) {</td></tr>
<tr><th id="643">643</th><td>  <i>/* Determine the length of the primary opcode */</i></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="75current" title='current' data-type='uint8_t' data-ref="75current">current</dfn>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"readOpcode()"</q>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="652">652</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#40" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/mmFromEVEX2of4">mmFromEVEX2of4</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="653">653</th><td>    <b>default</b>:</td></tr>
<tr><th id="654">654</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Unhandled mm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="655">655</th><td>                <a class="macro" href="X86DisassemblerDecoder.h.html#40" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/mmFromEVEX2of4">mmFromEVEX2of4</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]));</td></tr>
<tr><th id="656">656</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="657">657</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F">VEX_LOB_0F</a>:</td></tr>
<tr><th id="658">658</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="659">659</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="660">660</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38">VEX_LOB_0F38</a>:</td></tr>
<tr><th id="661">661</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="662">662</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A">VEX_LOB_0F3A</a>:</td></tr>
<tr><th id="664">664</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="665">665</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="666">666</th><td>    }</td></tr>
<tr><th id="667">667</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="668">668</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="669">669</th><td>    <b>default</b>:</td></tr>
<tr><th id="670">670</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Unhandled m-mmmm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="671">671</th><td>                <a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]));</td></tr>
<tr><th id="672">672</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F">VEX_LOB_0F</a>:</td></tr>
<tr><th id="674">674</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="675">675</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="676">676</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F38">VEX_LOB_0F38</a>:</td></tr>
<tr><th id="677">677</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="679">679</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A" title='llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte::VEX_LOB_0F3A">VEX_LOB_0F3A</a>:</td></tr>
<tr><th id="680">680</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="681">681</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="682">682</th><td>    }</td></tr>
<tr><th id="683">683</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="684">684</th><td>    <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="686">686</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="687">687</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#68" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromXOP2of3">mmmmmFromXOP2of3</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="688">688</th><td>    <b>default</b>:</td></tr>
<tr><th id="689">689</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Unhandled m-mmmm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="690">690</th><td>                <a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]));</td></tr>
<tr><th id="691">691</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="692">692</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_8" title='llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_8' data-ref="llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_8">XOP_MAP_SELECT_8</a>:</td></tr>
<tr><th id="693">693</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP8_MAP" title='llvm::X86Disassembler::OpcodeType::XOP8_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP8_MAP">XOP8_MAP</a>;</td></tr>
<tr><th id="694">694</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="695">695</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_9" title='llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_9' data-ref="llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_9">XOP_MAP_SELECT_9</a>:</td></tr>
<tr><th id="696">696</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP9_MAP" title='llvm::X86Disassembler::OpcodeType::XOP9_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP9_MAP">XOP9_MAP</a>;</td></tr>
<tr><th id="697">697</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="698">698</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_A" title='llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_A' data-ref="llvm::X86Disassembler::XOPMapSelect::XOP_MAP_SELECT_A">XOP_MAP_SELECT_A</a>:</td></tr>
<tr><th id="699">699</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOPA_MAP" title='llvm::X86Disassembler::OpcodeType::XOPA_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOPA_MAP">XOPA_MAP</a>;</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> <a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>))</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a> == <var>0x0f</var>) {</td></tr>
<tr><th id="708">708</th><td>    <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Found a two-byte escape prefix (0x%hhx)"</q>, <a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>))</td></tr>
<tr><th id="711">711</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <b>if</b> (<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a> == <var>0x38</var>) {</td></tr>
<tr><th id="714">714</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Found a three-byte escape prefix (0x%hhx)"</q>, <a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>))</td></tr>
<tr><th id="717">717</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="720">720</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a> == <var>0x3a</var>) {</td></tr>
<tr><th id="721">721</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Found a three-byte escape prefix (0x%hhx)"</q>, <a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>);</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>))</td></tr>
<tr><th id="724">724</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="727">727</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a> == <var>0x0f</var>) {</td></tr>
<tr><th id="728">728</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Found a 3dnow escape prefix (0x%hhx)"</q>, <a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>);</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>      <i>// Consume operands before the opcode to comply with the 3DNow encoding</i></td></tr>
<tr><th id="731">731</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>))</td></tr>
<tr><th id="732">732</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, &amp;<a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>))</td></tr>
<tr><th id="735">735</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP" title='llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP">THREEDNOW_MAP</a>;</td></tr>
<tr><th id="738">738</th><td>    } <b>else</b> {</td></tr>
<tr><th id="739">739</th><td>      <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>, <q>"Didn't find a three-byte escape prefix"</q>);</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>      <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a>)</td></tr>
<tr><th id="744">744</th><td>    <i>// The opcode with mandatory prefix must start with opcode escape.</i></td></tr>
<tr><th id="745">745</th><td><i>    // If not it's legacy repeat prefix</i></td></tr>
<tr><th id="746">746</th><td>    <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a> = <var>0</var>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i>/*</i></td></tr>
<tr><th id="749">749</th><td><i>   * At this point we have consumed the full opcode.</i></td></tr>
<tr><th id="750">750</th><td><i>   * Anything we consume from here on must be unconsumed.</i></td></tr>
<tr><th id="751">751</th><td><i>   */</i></td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <a class="local col4 ref" href="#74insn" title='insn' data-ref="74insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> = <a class="local col5 ref" href="#75current" title='current' data-ref="75current">current</a>;</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">/*</i></td></tr>
<tr><th id="759">759</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> * getIDWithAttrMask - Determines the ID of an instruction, consuming</i></td></tr>
<tr><th id="760">760</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> *   the ModR/M byte as appropriate for extended and escape opcodes,</i></td></tr>
<tr><th id="761">761</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> *   and using a supplied attribute mask.</i></td></tr>
<tr><th id="762">762</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> *</i></td></tr>
<tr><th id="763">763</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> * @param instructionID - A pointer whose target is filled in with the ID of the</i></td></tr>
<tr><th id="764">764</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> *                        instruction.</i></td></tr>
<tr><th id="765">765</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> * @param insn          - The instruction whose ID is to be determined.</i></td></tr>
<tr><th id="766">766</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> * @param attrMask      - The attribute mask to search.</i></td></tr>
<tr><th id="767">767</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> * @return              - 0 if the ModR/M could be read when needed or was not</i></td></tr>
<tr><th id="768">768</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> *                        needed; nonzero otherwise.</i></td></tr>
<tr><th id="769">769</th><td><i  data-doc="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt"> */</i></td></tr>
<tr><th id="770">770</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-type='int getIDWithAttrMask(uint16_t * instructionID, struct InternalInstruction * insn, uint16_t attrMask)' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>* <dfn class="local col6 decl" id="76instructionID" title='instructionID' data-type='uint16_t *' data-ref="76instructionID">instructionID</dfn>,</td></tr>
<tr><th id="771">771</th><td>                             <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col7 decl" id="77insn" title='insn' data-type='struct InternalInstruction *' data-ref="77insn">insn</dfn>,</td></tr>
<tr><th id="772">772</th><td>                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="78attrMask" title='attrMask' data-type='uint16_t' data-ref="78attrMask">attrMask</dfn>) {</td></tr>
<tr><th id="773">773</th><td>  <em>bool</em> <dfn class="local col9 decl" id="79hasModRMExtension" title='hasModRMExtension' data-type='bool' data-ref="79hasModRMExtension">hasModRMExtension</dfn>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="local col0 decl" id="80instructionClass" title='instructionClass' data-type='llvm::X86Disassembler::InstructionContext' data-ref="80instructionClass">instructionClass</dfn> = <a class="tu ref" href="#_ZL15contextForAttrst" title='contextForAttrs' data-use='c' data-ref="_ZL15contextForAttrst">contextForAttrs</a>(<a class="local col8 ref" href="#78attrMask" title='attrMask' data-ref="78attrMask">attrMask</a>);</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <a class="local col9 ref" href="#79hasModRMExtension" title='hasModRMExtension' data-ref="79hasModRMExtension">hasModRMExtension</a> = <a class="tu ref" href="#_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt" title='modRMRequired' data-use='c' data-ref="_ZL13modRMRequiredN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEt">modRMRequired</a>(<a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a>,</td></tr>
<tr><th id="778">778</th><td>                                    <a class="local col0 ref" href="#80instructionClass" title='instructionClass' data-ref="80instructionClass">instructionClass</a>,</td></tr>
<tr><th id="779">779</th><td>                                    <a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>);</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (<a class="local col9 ref" href="#79hasModRMExtension" title='hasModRMExtension' data-ref="79hasModRMExtension">hasModRMExtension</a>) {</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>))</td></tr>
<tr><th id="783">783</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>    *<a class="local col6 ref" href="#76instructionID" title='instructionID' data-ref="76instructionID">instructionID</a> = <a class="tu ref" href="#_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-use='c' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</a>(<a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a>,</td></tr>
<tr><th id="786">786</th><td>                            <a class="local col0 ref" href="#80instructionClass" title='instructionClass' data-ref="80instructionClass">instructionClass</a>,</td></tr>
<tr><th id="787">787</th><td>                            <a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>,</td></tr>
<tr><th id="788">788</th><td>                            <a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>);</td></tr>
<tr><th id="789">789</th><td>  } <b>else</b> {</td></tr>
<tr><th id="790">790</th><td>    *<a class="local col6 ref" href="#76instructionID" title='instructionID' data-ref="76instructionID">instructionID</a> = <a class="tu ref" href="#_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-use='c' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</a>(<a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a>,</td></tr>
<tr><th id="791">791</th><td>                            <a class="local col0 ref" href="#80instructionClass" title='instructionClass' data-ref="80instructionClass">instructionClass</a>,</td></tr>
<tr><th id="792">792</th><td>                            <a class="local col7 ref" href="#77insn" title='insn' data-ref="77insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a>,</td></tr>
<tr><th id="793">793</th><td>                            <var>0</var>);</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_">/*</i></td></tr>
<tr><th id="800">800</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> * is16BitEquivalent - Determines whether two instruction names refer to</i></td></tr>
<tr><th id="801">801</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> * equivalent instructions but one is 16-bit whereas the other is not.</i></td></tr>
<tr><th id="802">802</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> *</i></td></tr>
<tr><th id="803">803</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> * @param orig  - The instruction that is not 16-bit</i></td></tr>
<tr><th id="804">804</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> * @param equiv - The instruction that is 16-bit</i></td></tr>
<tr><th id="805">805</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_"> */</i></td></tr>
<tr><th id="806">806</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17is16BitEquivalentPKcS0_" title='is16BitEquivalent' data-type='bool is16BitEquivalent(const char * orig, const char * equiv)' data-ref="_ZL17is16BitEquivalentPKcS0_">is16BitEquivalent</dfn>(<em>const</em> <em>char</em> *<dfn class="local col1 decl" id="81orig" title='orig' data-type='const char *' data-ref="81orig">orig</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="82equiv" title='equiv' data-type='const char *' data-ref="82equiv">equiv</dfn>) {</td></tr>
<tr><th id="807">807</th><td>  <a class="typedef" href="../../../../../../include/stdio.h.html#off_t" title='off_t' data-type='__off_t' data-ref="off_t">off_t</a> <dfn class="local col3 decl" id="83i" title='i' data-type='off_t' data-ref="83i">i</dfn>;</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <b>for</b> (<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> = <var>0</var>;; <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>++) {</td></tr>
<tr><th id="810">810</th><td>    <b>if</b> (<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'\0'</kbd> &amp;&amp; <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="811">811</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'\0'</kbd> || <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="813">813</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="814">814</th><td>    <b>if</b> (<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] != <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>]) {</td></tr>
<tr><th id="815">815</th><td>      <b>if</b> ((<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'Q'</kbd> || <a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'L'</kbd>) &amp;&amp; <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'W'</kbd>)</td></tr>
<tr><th id="816">816</th><td>        <b>continue</b>;</td></tr>
<tr><th id="817">817</th><td>      <b>if</b> ((<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'6'</kbd> || <a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'3'</kbd>) &amp;&amp; <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'1'</kbd>)</td></tr>
<tr><th id="818">818</th><td>        <b>continue</b>;</td></tr>
<tr><th id="819">819</th><td>      <b>if</b> ((<a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'4'</kbd> || <a class="local col1 ref" href="#81orig" title='orig' data-ref="81orig">orig</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'2'</kbd>) &amp;&amp; <a class="local col2 ref" href="#82equiv" title='equiv' data-ref="82equiv">equiv</a>[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>] == <kbd>'6'</kbd>)</td></tr>
<tr><th id="820">820</th><td>        <b>continue</b>;</td></tr>
<tr><th id="821">821</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="822">822</th><td>    }</td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td>}</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><i  data-doc="_ZL7is64BitPKc">/*</i></td></tr>
<tr><th id="827">827</th><td><i  data-doc="_ZL7is64BitPKc"> * is64Bit - Determines whether this instruction is a 64-bit instruction.</i></td></tr>
<tr><th id="828">828</th><td><i  data-doc="_ZL7is64BitPKc"> *</i></td></tr>
<tr><th id="829">829</th><td><i  data-doc="_ZL7is64BitPKc"> * @param name - The instruction that is not 16-bit</i></td></tr>
<tr><th id="830">830</th><td><i  data-doc="_ZL7is64BitPKc"> */</i></td></tr>
<tr><th id="831">831</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7is64BitPKc" title='is64Bit' data-type='bool is64Bit(const char * name)' data-ref="_ZL7is64BitPKc">is64Bit</dfn>(<em>const</em> <em>char</em> *<dfn class="local col4 decl" id="84name" title='name' data-type='const char *' data-ref="84name">name</dfn>) {</td></tr>
<tr><th id="832">832</th><td>  <a class="typedef" href="../../../../../../include/stdio.h.html#off_t" title='off_t' data-type='__off_t' data-ref="off_t">off_t</a> <dfn class="local col5 decl" id="85i" title='i' data-type='off_t' data-ref="85i">i</dfn>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <b>for</b> (<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a> = <var>0</var>;; ++<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>) {</td></tr>
<tr><th id="835">835</th><td>    <b>if</b> (<a class="local col4 ref" href="#84name" title='name' data-ref="84name">name</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="836">836</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="837">837</th><td>    <b>if</b> (<a class="local col4 ref" href="#84name" title='name' data-ref="84name">name</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>] == <kbd>'6'</kbd> &amp;&amp; <a class="local col4 ref" href="#84name" title='name' data-ref="84name">name</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>+<var>1</var>] == <kbd>'4'</kbd>)</td></tr>
<tr><th id="838">838</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="839">839</th><td>  }</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv">/*</i></td></tr>
<tr><th id="843">843</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> * getID - Determines the ID of an instruction, consuming the ModR/M byte as</i></td></tr>
<tr><th id="844">844</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> *   appropriate for extended and escape opcodes.  Determines the attributes and</i></td></tr>
<tr><th id="845">845</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> *   context for the instruction before doing so.</i></td></tr>
<tr><th id="846">846</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> *</i></td></tr>
<tr><th id="847">847</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> * @param insn  - The instruction whose ID is to be determined.</i></td></tr>
<tr><th id="848">848</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> * @return      - 0 if the ModR/M could be read when needed or was not needed;</i></td></tr>
<tr><th id="849">849</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> *                nonzero otherwise.</i></td></tr>
<tr><th id="850">850</th><td><i  data-doc="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv"> */</i></td></tr>
<tr><th id="851">851</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv" title='getID' data-type='int getID(struct InternalInstruction * insn, const void * miiArg)' data-ref="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv">getID</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col6 decl" id="86insn" title='insn' data-type='struct InternalInstruction *' data-ref="86insn">insn</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="87miiArg" title='miiArg' data-type='const void *' data-ref="87miiArg">miiArg</dfn>) {</td></tr>
<tr><th id="852">852</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="88attrMask" title='attrMask' data-type='uint16_t' data-ref="88attrMask">attrMask</dfn>;</td></tr>
<tr><th id="853">853</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="89instructionID" title='instructionID' data-type='uint16_t' data-ref="89instructionID">instructionID</dfn>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>, <q>"getID()"</q>);</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_NONE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_NONE">ATTR_NONE</a>;</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="860">860</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_64BIT' data-ref="llvm::X86Disassembler::attributeBits::ATTR_64BIT">ATTR_64BIT</a>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>) {</td></tr>
<tr><th id="863">863</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>) ? <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEX' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEX">ATTR_EVEX</a> : <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_VEX' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEX">ATTR_VEX</a>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="866">866</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#43" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromEVEX3of4">ppFromEVEX3of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="867">867</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="868">868</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="869">869</th><td>        <b>break</b>;</td></tr>
<tr><th id="870">870</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="871">871</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="872">872</th><td>        <b>break</b>;</td></tr>
<tr><th id="873">873</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="874">874</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="875">875</th><td>        <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>      }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#44" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/zFromEVEX4of4">zFromEVEX4of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="879">879</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXKZ' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXKZ">ATTR_EVEXKZ</a>;</td></tr>
<tr><th id="880">880</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#47" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x10) &gt;&gt; 4)" data-ref="_M/bFromEVEX4of4">bFromEVEX4of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="881">881</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXB' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXB">ATTR_EVEXB</a>;</td></tr>
<tr><th id="882">882</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#49" title="((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x7)" data-ref="_M/aaaFromEVEX4of4">aaaFromEVEX4of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="883">883</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXK' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXK">ATTR_EVEXK</a>;</td></tr>
<tr><th id="884">884</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#46" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/lFromEVEX4of4">lFromEVEX4of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="885">885</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXL">ATTR_EVEXL</a>;</td></tr>
<tr><th id="886">886</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#45" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/l2FromEVEX4of4">l2FromEVEX4of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="887">887</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXL2' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXL2">ATTR_EVEXL2</a>;</td></tr>
<tr><th id="888">888</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="889">889</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#58" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromVEX3of3">ppFromVEX3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="890">890</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="891">891</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="892">892</th><td>        <b>break</b>;</td></tr>
<tr><th id="893">893</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="894">894</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="895">895</th><td>        <b>break</b>;</td></tr>
<tr><th id="896">896</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="897">897</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="898">898</th><td>        <b>break</b>;</td></tr>
<tr><th id="899">899</th><td>      }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#57" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromVEX3of3">lFromVEX3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))</td></tr>
<tr><th id="902">902</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_VEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="903">903</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="904">904</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#63" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/ppFromVEX2of2">ppFromVEX2of2</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="905">905</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="906">906</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="907">907</th><td>        <b>break</b>;</td></tr>
<tr><th id="908">908</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="909">909</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="910">910</th><td>        <b>break</b>;</td></tr>
<tr><th id="911">911</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="912">912</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="913">913</th><td>        <b>break</b>;</td></tr>
<tr><th id="914">914</th><td>      }</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#62" title="(((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromVEX2of2">lFromVEX2of2</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]))</td></tr>
<tr><th id="917">917</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_VEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="918">918</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="919">919</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#72" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromXOP3of3">ppFromXOP3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="920">920</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="921">921</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="922">922</th><td>        <b>break</b>;</td></tr>
<tr><th id="923">923</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="924">924</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="925">925</th><td>        <b>break</b>;</td></tr>
<tr><th id="926">926</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEXPrefixCode::VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="927">927</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="928">928</th><td>        <b>break</b>;</td></tr>
<tr><th id="929">929</th><td>      }</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#71" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromXOP3of3">lFromXOP3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))</td></tr>
<tr><th id="932">932</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_VEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="933">933</th><td>    } <b>else</b> {</td></tr>
<tr><th id="934">934</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="935">935</th><td>    }</td></tr>
<tr><th id="936">936</th><td>  } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="937">937</th><td>    <i>// If we don't have mandatory prefix we should use legacy prefixes here</i></td></tr>
<tr><th id="938">938</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> &amp;&amp; (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>))</td></tr>
<tr><th id="939">939</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="940">940</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="941">941</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="942">942</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a>) {</td></tr>
<tr><th id="943">943</th><td>      <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> == <var>0xf3</var> &amp;&amp; (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0x90</var>))</td></tr>
<tr><th id="944">944</th><td>        <i>// Special support for PAUSE</i></td></tr>
<tr><th id="945">945</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="946">946</th><td>    } <b>else</b> {</td></tr>
<tr><th id="947">947</th><td>      <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> == <var>0xf2</var>)</td></tr>
<tr><th id="948">948</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="949">949</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> == <var>0xf3</var>)</td></tr>
<tr><th id="950">950</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="951">951</th><td>    }</td></tr>
<tr><th id="952">952</th><td>  } <b>else</b> {</td></tr>
<tr><th id="953">953</th><td>    <b>switch</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="954">954</th><td>    <b>case</b> <var>0xf2</var>:</td></tr>
<tr><th id="955">955</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="956">956</th><td>      <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>    <b>case</b> <var>0xf3</var>:</td></tr>
<tr><th id="958">958</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="959">959</th><td>      <b>break</b>;</td></tr>
<tr><th id="960">960</th><td>    <b>case</b> <var>0x66</var>:</td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>)</td></tr>
<tr><th id="962">962</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="963">963</th><td>      <b>break</b>;</td></tr>
<tr><th id="964">964</th><td>    <b>case</b> <var>0x67</var>:</td></tr>
<tr><th id="965">965</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="966">966</th><td>      <b>break</b>;</td></tr>
<tr><th id="967">967</th><td>    }</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  }</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> &amp; <var>0x08</var>) {</td></tr>
<tr><th id="972">972</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_REXW' data-ref="llvm::X86Disassembler::attributeBits::ATTR_REXW">ATTR_REXW</a>;</td></tr>
<tr><th id="973">973</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> &amp;= ~<a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="974">974</th><td>  }</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <i>/*</i></td></tr>
<tr><th id="977">977</th><td><i>   * JCXZ/JECXZ need special handling for 16-bit mode because the meaning</i></td></tr>
<tr><th id="978">978</th><td><i>   * of the AdSize prefix is inverted w.r.t. 32-bit mode.</i></td></tr>
<tr><th id="979">979</th><td><i>   */</i></td></tr>
<tr><th id="980">980</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a> &amp;&amp; <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a> &amp;&amp;</td></tr>
<tr><th id="981">981</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0xE3</var>)</td></tr>
<tr><th id="982">982</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <i>// If we're in 16-bit mode and this is one of the relative jumps and opsize</i></td></tr>
<tr><th id="985">985</th><td><i>  // prefix isn't present, we need to force the opsize attribute since the</i></td></tr>
<tr><th id="986">986</th><td><i>  // prefix is inverted relative to 32-bit mode.</i></td></tr>
<tr><th id="987">987</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a> &amp;&amp; !<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> &amp;&amp;</td></tr>
<tr><th id="988">988</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a> &amp;&amp;</td></tr>
<tr><th id="989">989</th><td>      (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0xE8</var> || <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0xE9</var>))</td></tr>
<tr><th id="990">990</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a> &amp;&amp; !<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a> &amp;&amp;</td></tr>
<tr><th id="993">993</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a> &amp;&amp;</td></tr>
<tr><th id="994">994</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &gt;= <var>0x80</var> &amp;&amp; <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &lt;= <var>0x8F</var>)</td></tr>
<tr><th id="995">995</th><td>    <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-use='c' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</a>(&amp;<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>, <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>, <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a>))</td></tr>
<tr><th id="998">998</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>  <i>/* The following clauses compensate for limitations of the tables. */</i></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a> &amp;&amp;</td></tr>
<tr><th id="1003">1003</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>) {</td></tr>
<tr><th id="1004">1004</th><td>    <i>/*</i></td></tr>
<tr><th id="1005">1005</th><td><i>     * The tables can't distinquish between cases where the W-bit is used to</i></td></tr>
<tr><th id="1006">1006</th><td><i>     * select register size and cases where its a required part of the opcode.</i></td></tr>
<tr><th id="1007">1007</th><td><i>     */</i></td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> ((<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a> &amp;&amp;</td></tr>
<tr><th id="1009">1009</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#41" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromEVEX3of4">wFromEVEX3of4</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) ||</td></tr>
<tr><th id="1010">1010</th><td>        (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a> &amp;&amp;</td></tr>
<tr><th id="1011">1011</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#55" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromVEX3of3">wFromVEX3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) ||</td></tr>
<tr><th id="1012">1012</th><td>        (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a> &amp;&amp;</td></tr>
<tr><th id="1013">1013</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#69" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromXOP3of3">wFromXOP3of3</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))) {</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="90instructionIDWithREXW" title='instructionIDWithREXW' data-type='uint16_t' data-ref="90instructionIDWithREXW">instructionIDWithREXW</dfn>;</td></tr>
<tr><th id="1016">1016</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-use='c' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</a>(&amp;<a class="local col0 ref" href="#90instructionIDWithREXW" title='instructionIDWithREXW' data-ref="90instructionIDWithREXW">instructionIDWithREXW</a>,</td></tr>
<tr><th id="1017">1017</th><td>                            <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>, <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> | <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_REXW' data-ref="llvm::X86Disassembler::attributeBits::ATTR_REXW">ATTR_REXW</a>)) {</td></tr>
<tr><th id="1018">1018</th><td>        <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1019">1019</th><td>        <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>);</td></tr>
<tr><th id="1020">1020</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1021">1021</th><td>      }</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>      <em>auto</em> <dfn class="local col1 decl" id="91SpecName" title='SpecName' data-type='llvm::StringRef' data-ref="91SpecName">SpecName</dfn> = <a class="ref" href="X86DisassemblerDecoder.h.html#_ZN4llvm15X86Disassembler12GetInstrNameEjPKv" title='llvm::X86Disassembler::GetInstrName' data-ref="_ZN4llvm15X86Disassembler12GetInstrNameEjPKv">GetInstrName</a>(<a class="local col0 ref" href="#90instructionIDWithREXW" title='instructionIDWithREXW' data-ref="90instructionIDWithREXW">instructionIDWithREXW</a>, <a class="local col7 ref" href="#87miiArg" title='miiArg' data-ref="87miiArg">miiArg</a>);</td></tr>
<tr><th id="1024">1024</th><td>      <i>// If not a 64-bit instruction. Switch the opcode.</i></td></tr>
<tr><th id="1025">1025</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL7is64BitPKc" title='is64Bit' data-use='c' data-ref="_ZL7is64BitPKc">is64Bit</a>(<a class="local col1 ref" href="#91SpecName" title='SpecName' data-ref="91SpecName">SpecName</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>())) {</td></tr>
<tr><th id="1026">1026</th><td>        <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col0 ref" href="#90instructionIDWithREXW" title='instructionIDWithREXW' data-ref="90instructionIDWithREXW">instructionIDWithREXW</a>;</td></tr>
<tr><th id="1027">1027</th><td>        <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col0 ref" href="#90instructionIDWithREXW" title='instructionIDWithREXW' data-ref="90instructionIDWithREXW">instructionIDWithREXW</a>);</td></tr>
<tr><th id="1028">1028</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1029">1029</th><td>      }</td></tr>
<tr><th id="1030">1030</th><td>    }</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <i>/*</i></td></tr>
<tr><th id="1034">1034</th><td><i>   * Absolute moves, umonitor, and movdir64b need special handling.</i></td></tr>
<tr><th id="1035">1035</th><td><i>   * -For 16-bit mode because the meaning of the AdSize and OpSize prefixes are</i></td></tr>
<tr><th id="1036">1036</th><td><i>   *  inverted w.r.t.</i></td></tr>
<tr><th id="1037">1037</th><td><i>   * -For 32-bit mode we need to ensure the ADSIZE prefix is observed in</i></td></tr>
<tr><th id="1038">1038</th><td><i>   *  any position.</i></td></tr>
<tr><th id="1039">1039</th><td><i>   */</i></td></tr>
<tr><th id="1040">1040</th><td>  <b>if</b> ((<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a> &amp;&amp; ((<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>0xFC</var>) == <var>0xA0</var>)) ||</td></tr>
<tr><th id="1041">1041</th><td>      (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a> &amp;&amp; (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0xAE</var>)) ||</td></tr>
<tr><th id="1042">1042</th><td>      (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a> &amp;&amp; <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0xF8</var>)) {</td></tr>
<tr><th id="1043">1043</th><td>    <i>/* Make sure we observed the prefixes in any position. */</i></td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="1045">1045</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a>)</td></tr>
<tr><th id="1047">1047</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>    <i>/* In 16-bit, invert the attributes. */</i></td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>) {</td></tr>
<tr><th id="1051">1051</th><td>      <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>      <i>/* The OpSize attribute is only valid with the absolute moves. */</i></td></tr>
<tr><th id="1054">1054</th><td>      <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a> &amp;&amp; ((<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>0xFC</var>) == <var>0xA0</var>))</td></tr>
<tr><th id="1055">1055</th><td>        <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1056">1056</th><td>    }</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-use='c' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</a>(&amp;<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>, <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>, <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a>))</td></tr>
<tr><th id="1059">1059</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>);</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <b>if</b> ((<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a> || <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a>) &amp;&amp;</td></tr>
<tr><th id="1067">1067</th><td>      !(<a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> &amp; <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>)) {</td></tr>
<tr><th id="1068">1068</th><td>    <i>/*</i></td></tr>
<tr><th id="1069">1069</th><td><i>     * The instruction tables make no distinction between instructions that</i></td></tr>
<tr><th id="1070">1070</th><td><i>     * allow OpSize anywhere (i.e., 16-bit operations) and that need it in a</i></td></tr>
<tr><th id="1071">1071</th><td><i>     * particular spot (i.e., many MMX operations).  In general we're</i></td></tr>
<tr><th id="1072">1072</th><td><i>     * conservative, but in the specific case where OpSize is present but not</i></td></tr>
<tr><th id="1073">1073</th><td><i>     * in the right place we check if there's a 16-bit operation.</i></td></tr>
<tr><th id="1074">1074</th><td><i>     */</i></td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col2 decl" id="92spec" title='spec' data-type='const struct InstructionSpecifier *' data-ref="92spec">spec</dfn>;</td></tr>
<tr><th id="1077">1077</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="93instructionIDWithOpsize" title='instructionIDWithOpsize' data-type='uint16_t' data-ref="93instructionIDWithOpsize">instructionIDWithOpsize</dfn>;</td></tr>
<tr><th id="1078">1078</th><td>    <span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col4 decl" id="94specName" title='specName' data-type='llvm::StringRef' data-ref="94specName">specName</dfn>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col5 decl" id="95specWithOpSizeName" title='specWithOpSizeName' data-type='llvm::StringRef' data-ref="95specWithOpSizeName">specWithOpSizeName</dfn>;</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>    <a class="local col2 ref" href="#92spec" title='spec' data-ref="92spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>);</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-use='c' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</a>(&amp;<a class="local col3 ref" href="#93instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="93instructionIDWithOpsize">instructionIDWithOpsize</a>,</td></tr>
<tr><th id="1083">1083</th><td>                          <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>,</td></tr>
<tr><th id="1084">1084</th><td>                          <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a> | <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#68" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</a>)) {</td></tr>
<tr><th id="1085">1085</th><td>      <i>/*</i></td></tr>
<tr><th id="1086">1086</th><td><i>       * ModRM required with OpSize but not present; give up and return version</i></td></tr>
<tr><th id="1087">1087</th><td><i>       * without OpSize set</i></td></tr>
<tr><th id="1088">1088</th><td><i>       */</i></td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="local col2 ref" href="#92spec" title='spec' data-ref="92spec">spec</a>;</td></tr>
<tr><th id="1092">1092</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1093">1093</th><td>    }</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col4 ref" href="#94specName" title='specName' data-ref="94specName">specName</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref" href="X86DisassemblerDecoder.h.html#_ZN4llvm15X86Disassembler12GetInstrNameEjPKv" title='llvm::X86Disassembler::GetInstrName' data-ref="_ZN4llvm15X86Disassembler12GetInstrNameEjPKv">GetInstrName</a>(<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>, <a class="local col7 ref" href="#87miiArg" title='miiArg' data-ref="87miiArg">miiArg</a>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col5 ref" href="#95specWithOpSizeName" title='specWithOpSizeName' data-ref="95specWithOpSizeName">specWithOpSizeName</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref" href="X86DisassemblerDecoder.h.html#_ZN4llvm15X86Disassembler12GetInstrNameEjPKv" title='llvm::X86Disassembler::GetInstrName' data-ref="_ZN4llvm15X86Disassembler12GetInstrNameEjPKv">GetInstrName</a>(<a class="local col3 ref" href="#93instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="93instructionIDWithOpsize">instructionIDWithOpsize</a>, <a class="local col7 ref" href="#87miiArg" title='miiArg' data-ref="87miiArg">miiArg</a>);</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17is16BitEquivalentPKcS0_" title='is16BitEquivalent' data-use='c' data-ref="_ZL17is16BitEquivalentPKcS0_">is16BitEquivalent</a>(<a class="local col4 ref" href="#94specName" title='specName' data-ref="94specName">specName</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>(), <a class="local col5 ref" href="#95specWithOpSizeName" title='specWithOpSizeName' data-ref="95specWithOpSizeName">specWithOpSizeName</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>()) &amp;&amp;</td></tr>
<tr><th id="1099">1099</th><td>        (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>) ^ <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a>) {</td></tr>
<tr><th id="1100">1100</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col3 ref" href="#93instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="93instructionIDWithOpsize">instructionIDWithOpsize</a>;</td></tr>
<tr><th id="1101">1101</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col3 ref" href="#93instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="93instructionIDWithOpsize">instructionIDWithOpsize</a>);</td></tr>
<tr><th id="1102">1102</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1103">1103</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1104">1104</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="local col2 ref" href="#92spec" title='spec' data-ref="92spec">spec</a>;</td></tr>
<tr><th id="1105">1105</th><td>    }</td></tr>
<tr><th id="1106">1106</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1107">1107</th><td>  }</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <b>if</b> (<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a> &amp;&amp; <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> == <var>0x90</var> &amp;&amp;</td></tr>
<tr><th id="1110">1110</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> &amp; <var>0x01</var>) {</td></tr>
<tr><th id="1111">1111</th><td>    <i>/*</i></td></tr>
<tr><th id="1112">1112</th><td><i>     * NOOP shouldn't decode as NOOP if REX.b is set. Instead</i></td></tr>
<tr><th id="1113">1113</th><td><i>     * it should decode as XCHG %r8, %eax.</i></td></tr>
<tr><th id="1114">1114</th><td><i>     */</i></td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col6 decl" id="96spec" title='spec' data-type='const struct InstructionSpecifier *' data-ref="96spec">spec</dfn>;</td></tr>
<tr><th id="1117">1117</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="97instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-type='uint16_t' data-ref="97instructionIDWithNewOpcode">instructionIDWithNewOpcode</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col8 decl" id="98specWithNewOpcode" title='specWithNewOpcode' data-type='const struct InstructionSpecifier *' data-ref="98specWithNewOpcode">specWithNewOpcode</dfn>;</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>    <a class="local col6 ref" href="#96spec" title='spec' data-ref="96spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>    <i>/* Borrow opcode from one of the other XCHGar opcodes */</i></td></tr>
<tr><th id="1123">1123</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> = <var>0x91</var>;</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getIDWithAttrMask' data-use='c' data-ref="_ZL17getIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getIDWithAttrMask</a>(&amp;<a class="local col7 ref" href="#97instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="97instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>,</td></tr>
<tr><th id="1126">1126</th><td>                          <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>,</td></tr>
<tr><th id="1127">1127</th><td>                          <a class="local col8 ref" href="#88attrMask" title='attrMask' data-ref="88attrMask">attrMask</a>)) {</td></tr>
<tr><th id="1128">1128</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> = <var>0x90</var>;</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1131">1131</th><td>      <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="local col6 ref" href="#96spec" title='spec' data-ref="96spec">spec</a>;</td></tr>
<tr><th id="1132">1132</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1133">1133</th><td>    }</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>    <a class="local col8 ref" href="#98specWithNewOpcode" title='specWithNewOpcode' data-ref="98specWithNewOpcode">specWithNewOpcode</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col7 ref" href="#97instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="97instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>);</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>    <i>/* Change back */</i></td></tr>
<tr><th id="1138">1138</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> = <var>0x90</var>;</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col7 ref" href="#97instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="97instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>;</td></tr>
<tr><th id="1141">1141</th><td>    <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="local col8 ref" href="#98specWithNewOpcode" title='specWithNewOpcode' data-ref="98specWithNewOpcode">specWithNewOpcode</a>;</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1144">1144</th><td>  }</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>  <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> = <a class="local col9 ref" href="#89instructionID" title='instructionID' data-ref="89instructionID">instructionID</a>;</td></tr>
<tr><th id="1147">1147</th><td>  <a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a> = <a class="tu ref" href="#_ZL15specifierForUIDt" title='specifierForUID' data-use='c' data-ref="_ZL15specifierForUIDt">specifierForUID</a>(<a class="local col6 ref" href="#86insn" title='insn' data-ref="86insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a>);</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1150">1150</th><td>}</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1153">1153</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> * readSIB - Consumes the SIB byte to determine addressing information for an</i></td></tr>
<tr><th id="1154">1154</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> *   instruction.</i></td></tr>
<tr><th id="1155">1155</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1156">1156</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose SIB byte is to be read.</i></td></tr>
<tr><th id="1157">1157</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the SIB byte was successfully read; nonzero otherwise.</i></td></tr>
<tr><th id="1158">1158</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1159">1159</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-type='int readSIB(struct InternalInstruction * insn)' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col9 decl" id="99insn" title='insn' data-type='struct InternalInstruction *' data-ref="99insn">insn</dfn>) {</td></tr>
<tr><th id="1160">1160</th><td>  <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase">SIBBase</a> <dfn class="local col0 decl" id="100sibBaseBase" title='sibBaseBase' data-type='llvm::X86Disassembler::SIBBase' data-ref="100sibBaseBase">sibBaseBase</dfn> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase::SIB_BASE_NONE" title='llvm::X86Disassembler::SIBBase::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_NONE">SIB_BASE_NONE</a>;</td></tr>
<tr><th id="1161">1161</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="101index" title='index' data-type='uint8_t' data-ref="101index">index</dfn>, <dfn class="local col2 decl" id="102base" title='base' data-type='uint8_t' data-ref="102base">base</dfn>;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>, <q>"readSIB()"</q>);</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <b>if</b> (<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedSIB" title='llvm::X86Disassembler::InternalInstruction::consumedSIB' data-ref="llvm::X86Disassembler::InternalInstruction::consumedSIB">consumedSIB</a>)</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedSIB" title='llvm::X86Disassembler::InternalInstruction::consumedSIB' data-ref="llvm::X86Disassembler::InternalInstruction::consumedSIB">consumedSIB</a> = <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <b>switch</b> (<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a>) {</td></tr>
<tr><th id="1171">1171</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1172">1172</th><td>    <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>, <q>"SIB-based addressing doesn't work in 16-bit mode"</q>);</td></tr>
<tr><th id="1173">1173</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1174">1174</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1175">1175</th><td>    <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase">sibIndexBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#431" title='llvm::X86Disassembler::SIBIndex::SIB_INDEX_EAX' data-ref="llvm::X86Disassembler::SIBIndex::SIB_INDEX_EAX">SIB_INDEX_EAX</a>;</td></tr>
<tr><th id="1176">1176</th><td>    <a class="local col0 ref" href="#100sibBaseBase" title='sibBaseBase' data-ref="100sibBaseBase">sibBaseBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_EAX' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_EAX">SIB_BASE_EAX</a>;</td></tr>
<tr><th id="1177">1177</th><td>    <b>break</b>;</td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1179">1179</th><td>    <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase">sibIndexBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#431" title='llvm::X86Disassembler::SIBIndex::SIB_INDEX_RAX' data-ref="llvm::X86Disassembler::SIBIndex::SIB_INDEX_RAX">SIB_INDEX_RAX</a>;</td></tr>
<tr><th id="1180">1180</th><td>    <a class="local col0 ref" href="#100sibBaseBase" title='sibBaseBase' data-ref="100sibBaseBase">sibBaseBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_RAX' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_RAX">SIB_BASE_RAX</a>;</td></tr>
<tr><th id="1181">1181</th><td>    <b>break</b>;</td></tr>
<tr><th id="1182">1182</th><td>  }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>, &amp;<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib">sib</a>))</td></tr>
<tr><th id="1185">1185</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <a class="local col1 ref" href="#101index" title='index' data-ref="101index">index</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#29" title="(((insn-&gt;sib) &amp; 0x38) &gt;&gt; 3)" data-ref="_M/indexFromSIB">indexFromSIB</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib">sib</a>) | (<a class="macro" href="X86DisassemblerDecoder.h.html#33" title="(((insn-&gt;rexPrefix) &amp; 0x2) &gt;&gt; 1)" data-ref="_M/xFromREX">xFromREX</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <b>if</b> (<a class="local col1 ref" href="#101index" title='index' data-ref="101index">index</a> == <var>0x4</var>) {</td></tr>
<tr><th id="1190">1190</th><td>    <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex">sibIndex</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE">SIB_INDEX_NONE</a>;</td></tr>
<tr><th id="1191">1191</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1192">1192</th><td>    <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex">sibIndex</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex">SIBIndex</a>)(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase">sibIndexBase</a> + <a class="local col1 ref" href="#101index" title='index' data-ref="101index">index</a>);</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale">sibScale</a> = <var>1</var> &lt;&lt; <a class="macro" href="X86DisassemblerDecoder.h.html#28" title="(((insn-&gt;sib) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/scaleFromSIB">scaleFromSIB</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib">sib</a>);</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <a class="local col2 ref" href="#102base" title='base' data-ref="102base">base</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#30" title="((insn-&gt;sib) &amp; 0x7)" data-ref="_M/baseFromSIB">baseFromSIB</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib">sib</a>) | (<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <b>switch</b> (<a class="local col2 ref" href="#102base" title='base' data-ref="102base">base</a>) {</td></tr>
<tr><th id="1200">1200</th><td>  <b>case</b> <var>0x5</var>:</td></tr>
<tr><th id="1201">1201</th><td>  <b>case</b> <var>0xd</var>:</td></tr>
<tr><th id="1202">1202</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((insn-&gt;modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>)) {</td></tr>
<tr><th id="1203">1203</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="1204">1204</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="1205">1205</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase::SIB_BASE_NONE" title='llvm::X86Disassembler::SIBBase::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_NONE">SIB_BASE_NONE</a>;</td></tr>
<tr><th id="1206">1206</th><td>      <b>break</b>;</td></tr>
<tr><th id="1207">1207</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="1208">1208</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8">EA_DISP_8</a>;</td></tr>
<tr><th id="1209">1209</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#100sibBaseBase" title='sibBaseBase' data-ref="100sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#102base" title='base' data-ref="102base">base</a>);</td></tr>
<tr><th id="1210">1210</th><td>      <b>break</b>;</td></tr>
<tr><th id="1211">1211</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="1212">1212</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="1213">1213</th><td>      <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#100sibBaseBase" title='sibBaseBase' data-ref="100sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#102base" title='base' data-ref="102base">base</a>);</td></tr>
<tr><th id="1214">1214</th><td>      <b>break</b>;</td></tr>
<tr><th id="1215">1215</th><td>    <b>case</b> <var>0x3</var>:</td></tr>
<tr><th id="1216">1216</th><td>      <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1216, &quot;Cannot have Mod = 0b11 and a SIB byte&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Cannot have Mod = 0b11 and a SIB byte"</q>);</td></tr>
<tr><th id="1217">1217</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1218">1218</th><td>    }</td></tr>
<tr><th id="1219">1219</th><td>    <b>break</b>;</td></tr>
<tr><th id="1220">1220</th><td>  <b>default</b>:</td></tr>
<tr><th id="1221">1221</th><td>    <a class="local col9 ref" href="#99insn" title='insn' data-ref="99insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#100sibBaseBase" title='sibBaseBase' data-ref="100sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#102base" title='base' data-ref="102base">base</a>);</td></tr>
<tr><th id="1222">1222</th><td>    <b>break</b>;</td></tr>
<tr><th id="1223">1223</th><td>  }</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1226">1226</th><td>}</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1229">1229</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> * readDisplacement - Consumes the displacement of an instruction.</i></td></tr>
<tr><th id="1230">1230</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1231">1231</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose displacement is to be read.</i></td></tr>
<tr><th id="1232">1232</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the displacement byte was successfully read; nonzero</i></td></tr>
<tr><th id="1233">1233</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> *                otherwise.</i></td></tr>
<tr><th id="1234">1234</th><td><i  data-doc="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1235">1235</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-type='int readDisplacement(struct InternalInstruction * insn)' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col3 decl" id="103insn" title='insn' data-type='struct InternalInstruction *' data-ref="103insn">insn</dfn>) {</td></tr>
<tr><th id="1236">1236</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a> <dfn class="local col4 decl" id="104d8" title='d8' data-type='int8_t' data-ref="104d8">d8</dfn>;</td></tr>
<tr><th id="1237">1237</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col5 decl" id="105d16" title='d16' data-type='int16_t' data-ref="105d16">d16</dfn>;</td></tr>
<tr><th id="1238">1238</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col6 decl" id="106d32" title='d32' data-type='int32_t' data-ref="106d32">d32</dfn>;</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>, <q>"readDisplacement()"</q>);</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <b>if</b> (<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedDisplacement" title='llvm::X86Disassembler::InternalInstruction::consumedDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::consumedDisplacement">consumedDisplacement</a>)</td></tr>
<tr><th id="1243">1243</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedDisplacement" title='llvm::X86Disassembler::InternalInstruction::consumedDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::consumedDisplacement">consumedDisplacement</a> = <b>true</b>;</td></tr>
<tr><th id="1246">1246</th><td>  <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset">displacementOffset</a> = <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> - <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <b>switch</b> (<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a>) {</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE">EA_DISP_NONE</a>:</td></tr>
<tr><th id="1250">1250</th><td>    <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedDisplacement" title='llvm::X86Disassembler::InternalInstruction::consumedDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::consumedDisplacement">consumedDisplacement</a> = <b>false</b>;</td></tr>
<tr><th id="1251">1251</th><td>    <b>break</b>;</td></tr>
<tr><th id="1252">1252</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8">EA_DISP_8</a>:</td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (<a class="tu ref" href="#254" title='consumeInt8' data-use='c' data-ref="_ZL11consumeInt8PN4llvm15X86Disassembler19InternalInstructionEPa">consumeInt8</a>(<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>, &amp;<a class="local col4 ref" href="#104d8" title='d8' data-ref="104d8">d8</a>))</td></tr>
<tr><th id="1254">1254</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1255">1255</th><td>    <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a> = <a class="local col4 ref" href="#104d8" title='d8' data-ref="104d8">d8</a>;</td></tr>
<tr><th id="1256">1256</th><td>    <b>break</b>;</td></tr>
<tr><th id="1257">1257</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16">EA_DISP_16</a>:</td></tr>
<tr><th id="1258">1258</th><td>    <b>if</b> (<a class="tu ref" href="#255" title='consumeInt16' data-use='c' data-ref="_ZL12consumeInt16PN4llvm15X86Disassembler19InternalInstructionEPs">consumeInt16</a>(<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>, &amp;<a class="local col5 ref" href="#105d16" title='d16' data-ref="105d16">d16</a>))</td></tr>
<tr><th id="1259">1259</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1260">1260</th><td>    <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a> = <a class="local col5 ref" href="#105d16" title='d16' data-ref="105d16">d16</a>;</td></tr>
<tr><th id="1261">1261</th><td>    <b>break</b>;</td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32">EA_DISP_32</a>:</td></tr>
<tr><th id="1263">1263</th><td>    <b>if</b> (<a class="tu ref" href="#256" title='consumeInt32' data-use='c' data-ref="_ZL12consumeInt32PN4llvm15X86Disassembler19InternalInstructionEPi">consumeInt32</a>(<a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>, &amp;<a class="local col6 ref" href="#106d32" title='d32' data-ref="106d32">d32</a>))</td></tr>
<tr><th id="1264">1264</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1265">1265</th><td>    <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a> = <a class="local col6 ref" href="#106d32" title='d32' data-ref="106d32">d32</a>;</td></tr>
<tr><th id="1266">1266</th><td>    <b>break</b>;</td></tr>
<tr><th id="1267">1267</th><td>  }</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <a class="local col3 ref" href="#103insn" title='insn' data-ref="103insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedDisplacement" title='llvm::X86Disassembler::InternalInstruction::consumedDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::consumedDisplacement">consumedDisplacement</a> = <b>true</b>;</td></tr>
<tr><th id="1270">1270</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1271">1271</th><td>}</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1274">1274</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> * readModRM - Consumes all addressing information (ModR/M byte, SIB byte, and</i></td></tr>
<tr><th id="1275">1275</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> *   displacement) for an instruction and interprets it.</i></td></tr>
<tr><th id="1276">1276</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1277">1277</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose addressing information is to be read.</i></td></tr>
<tr><th id="1278">1278</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the information was successfully read; nonzero otherwise.</i></td></tr>
<tr><th id="1279">1279</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1280">1280</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-type='int readModRM(struct InternalInstruction * insn)' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col7 decl" id="107insn" title='insn' data-type='struct InternalInstruction *' data-ref="107insn">insn</dfn>) {</td></tr>
<tr><th id="1281">1281</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="108mod" title='mod' data-type='uint8_t' data-ref="108mod">mod</dfn>, <dfn class="local col9 decl" id="109rm" title='rm' data-type='uint8_t' data-ref="109rm">rm</dfn>, <dfn class="local col0 decl" id="110reg" title='reg' data-type='uint8_t' data-ref="110reg">reg</dfn>, <dfn class="local col1 decl" id="111evexrm" title='evexrm' data-type='uint8_t' data-ref="111evexrm">evexrm</dfn>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>, <q>"readModRM()"</q>);</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <b>if</b> (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedModRM" title='llvm::X86Disassembler::InternalInstruction::consumedModRM' data-ref="llvm::X86Disassembler::InternalInstruction::consumedModRM">consumedModRM</a>)</td></tr>
<tr><th id="1286">1286</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>, &amp;<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>))</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1290">1290</th><td>  <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedModRM" title='llvm::X86Disassembler::InternalInstruction::consumedModRM' data-ref="llvm::X86Disassembler::InternalInstruction::consumedModRM">consumedModRM</a> = <b>true</b>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>  <a class="local col8 ref" href="#108mod" title='mod' data-ref="108mod">mod</a>     = <a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((insn-&gt;modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>);</td></tr>
<tr><th id="1293">1293</th><td>  <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>      = <a class="macro" href="X86DisassemblerDecoder.h.html#27" title="((insn-&gt;modRM) &amp; 0x7)" data-ref="_M/rmFromModRM">rmFromModRM</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>);</td></tr>
<tr><th id="1294">1294</th><td>  <a class="local col0 ref" href="#110reg" title='reg' data-ref="110reg">reg</a>     = <a class="macro" href="X86DisassemblerDecoder.h.html#26" title="(((insn-&gt;modRM) &amp; 0x38) &gt;&gt; 3)" data-ref="_M/regFromModRM">regFromModRM</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a>);</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>  <i>/*</i></td></tr>
<tr><th id="1297">1297</th><td><i>   * This goes by insn-&gt;registerSize to pick the correct register, which messes</i></td></tr>
<tr><th id="1298">1298</th><td><i>   * up if we're using (say) XMM or 8-bit register operands.  That gets fixed in</i></td></tr>
<tr><th id="1299">1299</th><td><i>   * fixupReg().</i></td></tr>
<tr><th id="1300">1300</th><td><i>   */</i></td></tr>
<tr><th id="1301">1301</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a>) {</td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1303">1303</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AX">MODRM_REG_AX</a>;</td></tr>
<tr><th id="1304">1304</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#419" title='llvm::X86Disassembler::EABase::EA_REG_AX' data-ref="llvm::X86Disassembler::EABase::EA_REG_AX">EA_REG_AX</a>;</td></tr>
<tr><th id="1305">1305</th><td>    <b>break</b>;</td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1307">1307</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_EAX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_EAX">MODRM_REG_EAX</a>;</td></tr>
<tr><th id="1308">1308</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#419" title='llvm::X86Disassembler::EABase::EA_REG_EAX' data-ref="llvm::X86Disassembler::EABase::EA_REG_EAX">EA_REG_EAX</a>;</td></tr>
<tr><th id="1309">1309</th><td>    <b>break</b>;</td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1311">1311</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_RAX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_RAX">MODRM_REG_RAX</a>;</td></tr>
<tr><th id="1312">1312</th><td>    <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#419" title='llvm::X86Disassembler::EABase::EA_REG_RAX' data-ref="llvm::X86Disassembler::EABase::EA_REG_RAX">EA_REG_RAX</a>;</td></tr>
<tr><th id="1313">1313</th><td>    <b>break</b>;</td></tr>
<tr><th id="1314">1314</th><td>  }</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <a class="local col0 ref" href="#110reg" title='reg' data-ref="110reg">reg</a> |= <a class="macro" href="X86DisassemblerDecoder.h.html#32" title="(((insn-&gt;rexPrefix) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/rFromREX">rFromREX</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="1317">1317</th><td>  <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>  |= <a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>  <a class="local col1 ref" href="#111evexrm" title='evexrm' data-ref="111evexrm">evexrm</a> = <var>0</var>;</td></tr>
<tr><th id="1320">1320</th><td>  <b>if</b> (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a> &amp;&amp; <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="1321">1321</th><td>    <a class="local col0 ref" href="#110reg" title='reg' data-ref="110reg">reg</a> |= <a class="macro" href="X86DisassemblerDecoder.h.html#39" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x10) &gt;&gt; 4)" data-ref="_M/r2FromEVEX2of4">r2FromEVEX2of4</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="1322">1322</th><td>    <a class="local col1 ref" href="#111evexrm" title='evexrm' data-ref="111evexrm">evexrm</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#37" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromEVEX2of4">xFromEVEX2of4</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="1323">1323</th><td>  }</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>  <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg">reg</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a> + <a class="local col0 ref" href="#110reg" title='reg' data-ref="110reg">reg</a>);</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a>) {</td></tr>
<tr><th id="1328">1328</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="1329">1329</th><td>    <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a> <dfn class="local col2 decl" id="112eaBaseBase" title='eaBaseBase' data-type='llvm::X86Disassembler::EABase' data-ref="112eaBaseBase">eaBaseBase</dfn> = <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_BX_SI' data-ref="llvm::X86Disassembler::EABase::EA_BASE_BX_SI">EA_BASE_BX_SI</a>;</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>    <b>switch</b> (<a class="local col8 ref" href="#108mod" title='mod' data-ref="108mod">mod</a>) {</td></tr>
<tr><th id="1332">1332</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="1333">1333</th><td>      <b>if</b> (<a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a> == <var>0x6</var>) {</td></tr>
<tr><th id="1334">1334</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase::EA_BASE_NONE" title='llvm::X86Disassembler::EABase::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EABase::EA_BASE_NONE">EA_BASE_NONE</a>;</td></tr>
<tr><th id="1335">1335</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16">EA_DISP_16</a>;</td></tr>
<tr><th id="1336">1336</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1337">1337</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1338">1338</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1339">1339</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col2 ref" href="#112eaBaseBase" title='eaBaseBase' data-ref="112eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1340">1340</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE">EA_DISP_NONE</a>;</td></tr>
<tr><th id="1341">1341</th><td>      }</td></tr>
<tr><th id="1342">1342</th><td>      <b>break</b>;</td></tr>
<tr><th id="1343">1343</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="1344">1344</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col2 ref" href="#112eaBaseBase" title='eaBaseBase' data-ref="112eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1345">1345</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8">EA_DISP_8</a>;</td></tr>
<tr><th id="1346">1346</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a> = <var>1</var>;</td></tr>
<tr><th id="1347">1347</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1348">1348</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1349">1349</th><td>      <b>break</b>;</td></tr>
<tr><th id="1350">1350</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="1351">1351</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col2 ref" href="#112eaBaseBase" title='eaBaseBase' data-ref="112eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1352">1352</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16">EA_DISP_16</a>;</td></tr>
<tr><th id="1353">1353</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1354">1354</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1355">1355</th><td>      <b>break</b>;</td></tr>
<tr><th id="1356">1356</th><td>    <b>case</b> <var>0x3</var>:</td></tr>
<tr><th id="1357">1357</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1358">1358</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1359">1359</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1360">1360</th><td>      <b>break</b>;</td></tr>
<tr><th id="1361">1361</th><td>    }</td></tr>
<tr><th id="1362">1362</th><td>    <b>break</b>;</td></tr>
<tr><th id="1363">1363</th><td>  }</td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="1366">1366</th><td>    <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a> <dfn class="local col3 decl" id="113eaBaseBase" title='eaBaseBase' data-type='llvm::X86Disassembler::EABase' data-ref="113eaBaseBase">eaBaseBase</dfn> = (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> == <var>4</var> ? <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_EAX' data-ref="llvm::X86Disassembler::EABase::EA_BASE_EAX">EA_BASE_EAX</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_RAX' data-ref="llvm::X86Disassembler::EABase::EA_BASE_RAX">EA_BASE_RAX</a>);</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <b>switch</b> (<a class="local col8 ref" href="#108mod" title='mod' data-ref="108mod">mod</a>) {</td></tr>
<tr><th id="1369">1369</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="1370">1370</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE">EA_DISP_NONE</a>; <i>/* readSIB may override this */</i></td></tr>
<tr><th id="1371">1371</th><td>      <i>// In determining whether RIP-relative mode is used (rm=5),</i></td></tr>
<tr><th id="1372">1372</th><td><i>      // or whether a SIB byte is present (rm=4),</i></td></tr>
<tr><th id="1373">1373</th><td><i>      // the extension bits (REX.b and EVEX.x) are ignored.</i></td></tr>
<tr><th id="1374">1374</th><td>      <b>switch</b> (<a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="1375">1375</th><td>      <b>case</b> <var>0x4</var>: <i>// SIB byte is present</i></td></tr>
<tr><th id="1376">1376</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize">addressSize</a> == <var>4</var> ?</td></tr>
<tr><th id="1377">1377</th><td>                        <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib">EA_BASE_sib</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib64">EA_BASE_sib64</a>);</td></tr>
<tr><th id="1378">1378</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-use='c' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>) || <a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1379">1379</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1380">1380</th><td>        <b>break</b>;</td></tr>
<tr><th id="1381">1381</th><td>      <b>case</b> <var>0x5</var>: <i>// RIP-relative</i></td></tr>
<tr><th id="1382">1382</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase::EA_BASE_NONE" title='llvm::X86Disassembler::EABase::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EABase::EA_BASE_NONE">EA_BASE_NONE</a>;</td></tr>
<tr><th id="1383">1383</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="1384">1384</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1385">1385</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1386">1386</th><td>        <b>break</b>;</td></tr>
<tr><th id="1387">1387</th><td>      <b>default</b>:</td></tr>
<tr><th id="1388">1388</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col3 ref" href="#113eaBaseBase" title='eaBaseBase' data-ref="113eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1389">1389</th><td>        <b>break</b>;</td></tr>
<tr><th id="1390">1390</th><td>      }</td></tr>
<tr><th id="1391">1391</th><td>      <b>break</b>;</td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="1393">1393</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a> = <var>1</var>;</td></tr>
<tr><th id="1394">1394</th><td>      <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1395">1395</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="1396">1396</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = (<a class="local col8 ref" href="#108mod" title='mod' data-ref="108mod">mod</a> == <var>0x1</var> ? <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8">EA_DISP_8</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32">EA_DISP_32</a>);</td></tr>
<tr><th id="1397">1397</th><td>      <b>switch</b> (<a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="1398">1398</th><td>      <b>case</b> <var>0x4</var>: <i>// SIB byte is present</i></td></tr>
<tr><th id="1399">1399</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib">EA_BASE_sib</a>;</td></tr>
<tr><th id="1400">1400</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-use='c' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>) || <a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1401">1401</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1402">1402</th><td>        <b>break</b>;</td></tr>
<tr><th id="1403">1403</th><td>      <b>default</b>:</td></tr>
<tr><th id="1404">1404</th><td>        <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col3 ref" href="#113eaBaseBase" title='eaBaseBase' data-ref="113eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a>);</td></tr>
<tr><th id="1405">1405</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>))</td></tr>
<tr><th id="1406">1406</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1407">1407</th><td>        <b>break</b>;</td></tr>
<tr><th id="1408">1408</th><td>      }</td></tr>
<tr><th id="1409">1409</th><td>      <b>break</b>;</td></tr>
<tr><th id="1410">1410</th><td>    <b>case</b> <var>0x3</var>:</td></tr>
<tr><th id="1411">1411</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE">EA_DISP_NONE</a>;</td></tr>
<tr><th id="1412">1412</th><td>      <a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)(<a class="local col7 ref" href="#107insn" title='insn' data-ref="107insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a> + <a class="local col9 ref" href="#109rm" title='rm' data-ref="109rm">rm</a> + <a class="local col1 ref" href="#111evexrm" title='evexrm' data-ref="111evexrm">evexrm</a>);</td></tr>
<tr><th id="1413">1413</th><td>      <b>break</b>;</td></tr>
<tr><th id="1414">1414</th><td>    }</td></tr>
<tr><th id="1415">1415</th><td>    <b>break</b>;</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  } <i>/* switch (insn-&gt;addressSize) */</i></td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1420">1420</th><td>}</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/GENERIC_FIXUP_FUNC" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</dfn>(name, base, prefix, mask)      \</u></td></tr>
<tr><th id="1423">1423</th><td><u>  static <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> name(struct <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> *<dfn class="local col4 decl" id="114insn" title='insn' data-type='struct InternalInstruction *' data-ref="114insn"><dfn class="local col8 decl" id="118insn" title='insn' data-type='struct InternalInstruction *' data-ref="118insn">insn</dfn></dfn>,  \</u></td></tr>
<tr><th id="1424">1424</th><td><u>                       <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a> <dfn class="local col5 decl" id="115type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="115type"><dfn class="local col9 decl" id="119type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="119type">type</dfn></dfn>,                  \</u></td></tr>
<tr><th id="1425">1425</th><td><u>                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="116index" title='index' data-type='uint8_t' data-ref="116index"><dfn class="local col0 decl" id="120index" title='index' data-type='uint8_t' data-ref="120index">index</dfn></dfn>,                     \</u></td></tr>
<tr><th id="1426">1426</th><td><u>                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<dfn class="local col7 decl" id="117valid" title='valid' data-type='uint8_t *' data-ref="117valid"><dfn class="local col1 decl" id="121valid" title='valid' data-type='uint8_t *' data-ref="121valid">valid</dfn></dfn>) {                  \</u></td></tr>
<tr><th id="1427">1427</th><td><u>    *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 1;                                           \</u></td></tr>
<tr><th id="1428">1428</th><td><u>    switch (<a class="local col5 ref" href="#1511" title='type' data-ref="115type"><a class="local col9 ref" href="#1512" title='type' data-ref="119type">type</a></a>) {                                       \</u></td></tr>
<tr><th id="1429">1429</th><td><u>    default:                                              \</u></td></tr>
<tr><th id="1430">1430</th><td><u>      debug("Unhandled register type");                   \</u></td></tr>
<tr><th id="1431">1431</th><td><u>      *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                         \</u></td></tr>
<tr><th id="1432">1432</th><td><u>      return 0;                                           \</u></td></tr>
<tr><th id="1433">1433</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_Rv' data-ref="llvm::X86Disassembler::OperandType::TYPE_Rv">TYPE_Rv</a>:                                         \</u></td></tr>
<tr><th id="1434">1434</th><td><u>      return base + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                                \</u></td></tr>
<tr><th id="1435">1435</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R8' data-ref="llvm::X86Disassembler::OperandType::TYPE_R8">TYPE_R8</a>:                                         \</u></td></tr>
<tr><th id="1436">1436</th><td><u>      <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp;= mask;                                      \</u></td></tr>
<tr><th id="1437">1437</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 0xf)                                    \</u></td></tr>
<tr><th id="1438">1438</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1439">1439</th><td><u>      if (<a class="local col4 ref" href="#1511" title='insn' data-ref="114insn"><a class="local col8 ref" href="#1512" title='insn' data-ref="118insn">insn</a></a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> &amp;&amp;                              \</u></td></tr>
<tr><th id="1440">1440</th><td><u>         <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt;= 4 &amp;&amp; <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &lt;= 7) {                      \</u></td></tr>
<tr><th id="1441">1441</th><td><u>        return prefix##_SPL + (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> - 4);                \</u></td></tr>
<tr><th id="1442">1442</th><td><u>      } else {                                            \</u></td></tr>
<tr><th id="1443">1443</th><td><u>        return prefix##_AL + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1444">1444</th><td><u>      }                                                   \</u></td></tr>
<tr><th id="1445">1445</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R16' data-ref="llvm::X86Disassembler::OperandType::TYPE_R16">TYPE_R16</a>:                                        \</u></td></tr>
<tr><th id="1446">1446</th><td><u>      <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp;= mask;                                      \</u></td></tr>
<tr><th id="1447">1447</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 0xf)                                    \</u></td></tr>
<tr><th id="1448">1448</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1449">1449</th><td><u>      return prefix##_AX + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                         \</u></td></tr>
<tr><th id="1450">1450</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</a>:                                        \</u></td></tr>
<tr><th id="1451">1451</th><td><u>      <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp;= mask;                                      \</u></td></tr>
<tr><th id="1452">1452</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 0xf)                                    \</u></td></tr>
<tr><th id="1453">1453</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1454">1454</th><td><u>      return prefix##_EAX + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                        \</u></td></tr>
<tr><th id="1455">1455</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R64' data-ref="llvm::X86Disassembler::OperandType::TYPE_R64">TYPE_R64</a>:                                        \</u></td></tr>
<tr><th id="1456">1456</th><td><u>      <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp;= mask;                                      \</u></td></tr>
<tr><th id="1457">1457</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 0xf)                                    \</u></td></tr>
<tr><th id="1458">1458</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1459">1459</th><td><u>      return prefix##_RAX + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                        \</u></td></tr>
<tr><th id="1460">1460</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ZMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_ZMM">TYPE_ZMM</a>:                                        \</u></td></tr>
<tr><th id="1461">1461</th><td><u>      return prefix##_ZMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1462">1462</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</a>:                                        \</u></td></tr>
<tr><th id="1463">1463</th><td><u>      return prefix##_YMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1464">1464</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>:                                        \</u></td></tr>
<tr><th id="1465">1465</th><td><u>      return prefix##_XMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1466">1466</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>:                                         \</u></td></tr>
<tr><th id="1467">1467</th><td><u>      <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp;= 0xf;                                       \</u></td></tr>
<tr><th id="1468">1468</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 7)                                      \</u></td></tr>
<tr><th id="1469">1469</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1470">1470</th><td><u>      return prefix##_K0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                         \</u></td></tr>
<tr><th id="1471">1471</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>:                                    \</u></td></tr>
<tr><th id="1472">1472</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 7)                                      \</u></td></tr>
<tr><th id="1473">1473</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1474">1474</th><td><u>      return prefix##_K0_K1 + (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> / 2);                \</u></td></tr>
<tr><th id="1475">1475</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MM64' data-ref="llvm::X86Disassembler::OperandType::TYPE_MM64">TYPE_MM64</a>:                                       \</u></td></tr>
<tr><th id="1476">1476</th><td><u>      return prefix##_MM0 + (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp; 0x7);                \</u></td></tr>
<tr><th id="1477">1477</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG">TYPE_SEGMENTREG</a>:                                 \</u></td></tr>
<tr><th id="1478">1478</th><td><u>      if ((<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp; 7) &gt; 5)                                \</u></td></tr>
<tr><th id="1479">1479</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1480">1480</th><td><u>      return prefix##_ES + (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &amp; 7);                   \</u></td></tr>
<tr><th id="1481">1481</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_DEBUGREG">TYPE_DEBUGREG</a>:                                   \</u></td></tr>
<tr><th id="1482">1482</th><td><u>      return prefix##_DR0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                        \</u></td></tr>
<tr><th id="1483">1483</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_CONTROLREG">TYPE_CONTROLREG</a>:                                 \</u></td></tr>
<tr><th id="1484">1484</th><td><u>      return prefix##_CR0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                        \</u></td></tr>
<tr><th id="1485">1485</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_BNDR' data-ref="llvm::X86Disassembler::OperandType::TYPE_BNDR">TYPE_BNDR</a>:                                       \</u></td></tr>
<tr><th id="1486">1486</th><td><u>      if (<a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a> &gt; 3)                                      \</u></td></tr>
<tr><th id="1487">1487</th><td><u>        *<a class="local col7 ref" href="#1511" title='valid' data-ref="117valid"><a class="local col1 ref" href="#1512" title='valid' data-ref="121valid">valid</a></a> = 0;                                       \</u></td></tr>
<tr><th id="1488">1488</th><td><u>      return prefix##_BND0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1489">1489</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>:                                     \</u></td></tr>
<tr><th id="1490">1490</th><td><u>      return prefix##_XMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1491">1491</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>:                                     \</u></td></tr>
<tr><th id="1492">1492</th><td><u>      return prefix##_YMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1493">1493</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ">TYPE_MVSIBZ</a>:                                     \</u></td></tr>
<tr><th id="1494">1494</th><td><u>      return prefix##_ZMM0 + <a class="local col6 ref" href="#1511" title='index' data-ref="116index"><a class="local col0 ref" href="#1512" title='index' data-ref="120index">index</a></a>;                       \</u></td></tr>
<tr><th id="1495">1495</th><td><u>    }                                                     \</u></td></tr>
<tr><th id="1496">1496</th><td><u>  }</u></td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td><i>/*</i></td></tr>
<tr><th id="1499">1499</th><td><i> * fixup*Value - Consults an operand type to determine the meaning of the</i></td></tr>
<tr><th id="1500">1500</th><td><i> *   reg or R/M field.  If the operand is an XMM operand, for example, an</i></td></tr>
<tr><th id="1501">1501</th><td><i> *   operand would be XMM0 instead of AX, which readModRM() would otherwise</i></td></tr>
<tr><th id="1502">1502</th><td><i> *   misinterpret it as.</i></td></tr>
<tr><th id="1503">1503</th><td><i> *</i></td></tr>
<tr><th id="1504">1504</th><td><i> * @param insn  - The instruction containing the operand.</i></td></tr>
<tr><th id="1505">1505</th><td><i> * @param type  - The operand type.</i></td></tr>
<tr><th id="1506">1506</th><td><i> * @param index - The existing value of the field as reported by readModRM().</i></td></tr>
<tr><th id="1507">1507</th><td><i> * @param valid - The address of a uint8_t.  The target is set to 1 if the</i></td></tr>
<tr><th id="1508">1508</th><td><i> *                field is valid for the register class; 0 if not.</i></td></tr>
<tr><th id="1509">1509</th><td><i> * @return      - The proper value.</i></td></tr>
<tr><th id="1510">1510</th><td><i> */</i></td></tr>
<tr><th id="1511">1511</th><td><a class="macro" href="#1422" title="static uint16_t fixupRegValue(struct InternalInstruction *insn, OperandType type, uint8_t index, uint8_t *valid) { *valid = 1; switch (type) { default: do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1511, &quot;Unhandled register type&quot;); } while (0); *valid = 0; return 0; case TYPE_Rv: return insn-&gt;regBase + index; case TYPE_R8: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7) { return MODRM_REG_SPL + (index - 4); } else { return MODRM_REG_AL + index; } case TYPE_R16: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_AX + index; case TYPE_R32: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_EAX + index; case TYPE_R64: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_RAX + index; case TYPE_ZMM: return MODRM_REG_ZMM0 + index; case TYPE_YMM: return MODRM_REG_YMM0 + index; case TYPE_XMM: return MODRM_REG_XMM0 + index; case TYPE_VK: index &amp;= 0xf; if (index &gt; 7) *valid = 0; return MODRM_REG_K0 + index; case TYPE_VK_PAIR: if (index &gt; 7) *valid = 0; return MODRM_REG_K0_K1 + (index / 2); case TYPE_MM64: return MODRM_REG_MM0 + (index &amp; 0x7); case TYPE_SEGMENTREG: if ((index &amp; 7) &gt; 5) *valid = 0; return MODRM_REG_ES + (index &amp; 7); case TYPE_DEBUGREG: return MODRM_REG_DR0 + index; case TYPE_CONTROLREG: return MODRM_REG_CR0 + index; case TYPE_BNDR: if (index &gt; 3) *valid = 0; return MODRM_REG_BND0 + index; case TYPE_MVSIBX: return MODRM_REG_XMM0 + index; case TYPE_MVSIBY: return MODRM_REG_YMM0 + index; case TYPE_MVSIBZ: return MODRM_REG_ZMM0 + index; } }" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</a>(<dfn class="tu decl def" id="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" title='fixupRegValue' data-type='uint16_t fixupRegValue(struct InternalInstruction * insn, llvm::X86Disassembler::OperandType type, uint8_t index, uint8_t * valid)' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</dfn>, <a class="local col4 ref" href="#1511" title='insn' data-ref="114insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a>,    MODRM_REG, <var>0x1f</var>)</td></tr>
<tr><th id="1512">1512</th><td><a class="macro" href="#1422" title="static uint16_t fixupRMValue(struct InternalInstruction *insn, OperandType type, uint8_t index, uint8_t *valid) { *valid = 1; switch (type) { default: do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1512, &quot;Unhandled register type&quot;); } while (0); *valid = 0; return 0; case TYPE_Rv: return insn-&gt;eaRegBase + index; case TYPE_R8: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7) { return EA_REG_SPL + (index - 4); } else { return EA_REG_AL + index; } case TYPE_R16: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_AX + index; case TYPE_R32: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_EAX + index; case TYPE_R64: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_RAX + index; case TYPE_ZMM: return EA_REG_ZMM0 + index; case TYPE_YMM: return EA_REG_YMM0 + index; case TYPE_XMM: return EA_REG_XMM0 + index; case TYPE_VK: index &amp;= 0xf; if (index &gt; 7) *valid = 0; return EA_REG_K0 + index; case TYPE_VK_PAIR: if (index &gt; 7) *valid = 0; return EA_REG_K0_K1 + (index / 2); case TYPE_MM64: return EA_REG_MM0 + (index &amp; 0x7); case TYPE_SEGMENTREG: if ((index &amp; 7) &gt; 5) *valid = 0; return EA_REG_ES + (index &amp; 7); case TYPE_DEBUGREG: return EA_REG_DR0 + index; case TYPE_CONTROLREG: return EA_REG_CR0 + index; case TYPE_BNDR: if (index &gt; 3) *valid = 0; return EA_REG_BND0 + index; case TYPE_MVSIBX: return EA_REG_XMM0 + index; case TYPE_MVSIBY: return EA_REG_YMM0 + index; case TYPE_MVSIBZ: return EA_REG_ZMM0 + index; } }" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</a>(<dfn class="tu decl def" id="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" title='fixupRMValue' data-type='uint16_t fixupRMValue(struct InternalInstruction * insn, llvm::X86Disassembler::OperandType type, uint8_t index, uint8_t * valid)' data-ref="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRMValue</dfn>,  <a class="local col8 ref" href="#1512" title='insn' data-ref="118insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a>,  EA_REG,    <var>0xf</var>)</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">/*</i></td></tr>
<tr><th id="1515">1515</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> * fixupReg - Consults an operand specifier to determine which of the</i></td></tr>
<tr><th id="1516">1516</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> *   fixup*Value functions to use in correcting readModRM()'ss interpretation.</i></td></tr>
<tr><th id="1517">1517</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> *</i></td></tr>
<tr><th id="1518">1518</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> * @param insn  - See fixup*Value().</i></td></tr>
<tr><th id="1519">1519</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> * @param op    - The operand specifier.</i></td></tr>
<tr><th id="1520">1520</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> * @return      - 0 if fixup was successful; -1 if the register returned was</i></td></tr>
<tr><th id="1521">1521</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> *                invalid for its class.</i></td></tr>
<tr><th id="1522">1522</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE"> */</i></td></tr>
<tr><th id="1523">1523</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" title='fixupReg' data-type='int fixupReg(struct InternalInstruction * insn, const struct OperandSpecifier * op)' data-ref="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">fixupReg</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> *<dfn class="local col2 decl" id="122insn" title='insn' data-type='struct InternalInstruction *' data-ref="122insn">insn</dfn>,</td></tr>
<tr><th id="1524">1524</th><td>                    <em>const</em> <b>struct</b> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</a> *<dfn class="local col3 decl" id="123op" title='op' data-type='const struct OperandSpecifier *' data-ref="123op">op</dfn>) {</td></tr>
<tr><th id="1525">1525</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="124valid" title='valid' data-type='uint8_t' data-ref="124valid">valid</dfn>;</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>, <q>"fixupReg()"</q>);</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <b>switch</b> ((<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a>)<a class="local col3 ref" href="#123op" title='op' data-ref="123op">op</a>-&gt;<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a>) {</td></tr>
<tr><th id="1530">1530</th><td>  <b>default</b>:</td></tr>
<tr><th id="1531">1531</th><td>    <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1531, &quot;Expected a REG or R/M encoding in fixupReg&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Expected a REG or R/M encoding in fixupReg"</q>);</td></tr>
<tr><th id="1532">1532</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1533">1533</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>:</td></tr>
<tr><th id="1534">1534</th><td>    <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv">vvvv</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)<a class="tu ref" href="#1511" title='fixupRegValue' data-use='c' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</a>(<a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>,</td></tr>
<tr><th id="1535">1535</th><td>                                    (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a>)<a class="local col3 ref" href="#123op" title='op' data-ref="123op">op</a>-&gt;<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a>,</td></tr>
<tr><th id="1536">1536</th><td>                                    <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv">vvvv</a>,</td></tr>
<tr><th id="1537">1537</th><td>                                    &amp;<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>);</td></tr>
<tr><th id="1538">1538</th><td>    <b>if</b> (!<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>)</td></tr>
<tr><th id="1539">1539</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1540">1540</th><td>    <b>break</b>;</td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>:</td></tr>
<tr><th id="1542">1542</th><td>    <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg">reg</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)<a class="tu ref" href="#1511" title='fixupRegValue' data-use='c' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</a>(<a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>,</td></tr>
<tr><th id="1543">1543</th><td>                                   (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a>)<a class="local col3 ref" href="#123op" title='op' data-ref="123op">op</a>-&gt;<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a>,</td></tr>
<tr><th id="1544">1544</th><td>                                   <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg">reg</a> - <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase">regBase</a>,</td></tr>
<tr><th id="1545">1545</th><td>                                   &amp;<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>);</td></tr>
<tr><th id="1546">1546</th><td>    <b>if</b> (!<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>)</td></tr>
<tr><th id="1547">1547</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1548">1548</th><td>    <b>break</b>;</td></tr>
<tr><th id="1549">1549</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#341" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="1550">1550</th><td>    <b>if</b> (<a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> &gt;= <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a>) {</td></tr>
<tr><th id="1551">1551</th><td>      <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase">EABase</a>)<a class="tu ref" href="#1512" title='fixupRMValue' data-use='c' data-ref="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRMValue</a>(<a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>,</td></tr>
<tr><th id="1552">1552</th><td>                                          (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a>)<a class="local col3 ref" href="#123op" title='op' data-ref="123op">op</a>-&gt;<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a>,</td></tr>
<tr><th id="1553">1553</th><td>                                          <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> - <a class="local col2 ref" href="#122insn" title='insn' data-ref="122insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase">eaRegBase</a>,</td></tr>
<tr><th id="1554">1554</th><td>                                          &amp;<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>);</td></tr>
<tr><th id="1555">1555</th><td>      <b>if</b> (!<a class="local col4 ref" href="#124valid" title='valid' data-ref="124valid">valid</a>)</td></tr>
<tr><th id="1556">1556</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1557">1557</th><td>    }</td></tr>
<tr><th id="1558">1558</th><td>    <b>break</b>;</td></tr>
<tr><th id="1559">1559</th><td>  }</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1562">1562</th><td>}</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">/*</i></td></tr>
<tr><th id="1565">1565</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> * readOpcodeRegister - Reads an operand from the opcode field of an</i></td></tr>
<tr><th id="1566">1566</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> *   instruction and interprets it appropriately given the operand width.</i></td></tr>
<tr><th id="1567">1567</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> *   Handles AddRegFrm instructions.</i></td></tr>
<tr><th id="1568">1568</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> *</i></td></tr>
<tr><th id="1569">1569</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> * @param insn  - the instruction whose opcode field is to be read.</i></td></tr>
<tr><th id="1570">1570</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> * @param size  - The width (in bytes) of the register being specified.</i></td></tr>
<tr><th id="1571">1571</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> *                1 means AL and friends, 2 means AX, 4 means EAX, and 8 means</i></td></tr>
<tr><th id="1572">1572</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> *                RAX.</i></td></tr>
<tr><th id="1573">1573</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> * @return      - 0 on success; nonzero otherwise.</i></td></tr>
<tr><th id="1574">1574</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh"> */</i></td></tr>
<tr><th id="1575">1575</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-type='int readOpcodeRegister(struct InternalInstruction * insn, uint8_t size)' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col5 decl" id="125insn" title='insn' data-type='struct InternalInstruction *' data-ref="125insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="126size" title='size' data-type='uint8_t' data-ref="126size">size</dfn>) {</td></tr>
<tr><th id="1576">1576</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>, <q>"readOpcodeRegister()"</q>);</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <b>if</b> (<a class="local col6 ref" href="#126size" title='size' data-ref="126size">size</a> == <var>0</var>)</td></tr>
<tr><th id="1579">1579</th><td>    <a class="local col6 ref" href="#126size" title='size' data-ref="126size">size</a> = <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize">registerSize</a>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <b>switch</b> (<a class="local col6 ref" href="#126size" title='size' data-ref="126size">size</a>) {</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1583">1583</th><td>    <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AL' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AL">MODRM_REG_AL</a> + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="1584">1584</th><td>                                                  | (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1585">1585</th><td>    <b>if</b> (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a> &amp;&amp;</td></tr>
<tr><th id="1586">1586</th><td>        <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> &gt;= <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AL' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AL">MODRM_REG_AL</a> + <var>0x4</var> &amp;&amp;</td></tr>
<tr><th id="1587">1587</th><td>        <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> &lt; <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AL' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AL">MODRM_REG_AL</a> + <var>0x8</var>) {</td></tr>
<tr><th id="1588">1588</th><td>      <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_SPL' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_SPL">MODRM_REG_SPL</a></td></tr>
<tr><th id="1589">1589</th><td>                                   + (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> - <a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AL' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AL">MODRM_REG_AL</a> - <var>4</var>));</td></tr>
<tr><th id="1590">1590</th><td>    }</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>    <b>break</b>;</td></tr>
<tr><th id="1593">1593</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1594">1594</th><td>    <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_AX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_AX">MODRM_REG_AX</a></td></tr>
<tr><th id="1595">1595</th><td>                                 + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="1596">1596</th><td>                                    | (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1597">1597</th><td>    <b>break</b>;</td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1599">1599</th><td>    <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_EAX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_EAX">MODRM_REG_EAX</a></td></tr>
<tr><th id="1600">1600</th><td>                                 + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="1601">1601</th><td>                                    | (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1602">1602</th><td>    <b>break</b>;</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1604">1604</th><td>    <a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#459" title='llvm::X86Disassembler::Reg::MODRM_REG_RAX' data-ref="llvm::X86Disassembler::Reg::MODRM_REG_RAX">MODRM_REG_RAX</a></td></tr>
<tr><th id="1605">1605</th><td>                                 + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="1606">1606</th><td>                                    | (<a class="local col5 ref" href="#125insn" title='insn' data-ref="125insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1607">1607</th><td>    <b>break</b>;</td></tr>
<tr><th id="1608">1608</th><td>  }</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1611">1611</th><td>}</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">/*</i></td></tr>
<tr><th id="1614">1614</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> * readImmediate - Consumes an immediate operand from an instruction, given the</i></td></tr>
<tr><th id="1615">1615</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> *   desired operand size.</i></td></tr>
<tr><th id="1616">1616</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> *</i></td></tr>
<tr><th id="1617">1617</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> * @param insn  - The instruction whose operand is to be read.</i></td></tr>
<tr><th id="1618">1618</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> * @param size  - The width (in bytes) of the operand.</i></td></tr>
<tr><th id="1619">1619</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> * @return      - 0 if the immediate was successfully consumed; nonzero</i></td></tr>
<tr><th id="1620">1620</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> *                otherwise.</i></td></tr>
<tr><th id="1621">1621</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh"> */</i></td></tr>
<tr><th id="1622">1622</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-type='int readImmediate(struct InternalInstruction * insn, uint8_t size)' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col7 decl" id="127insn" title='insn' data-type='struct InternalInstruction *' data-ref="127insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="128size" title='size' data-type='uint8_t' data-ref="128size">size</dfn>) {</td></tr>
<tr><th id="1623">1623</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="129imm8" title='imm8' data-type='uint8_t' data-ref="129imm8">imm8</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="130imm16" title='imm16' data-type='uint16_t' data-ref="130imm16">imm16</dfn>;</td></tr>
<tr><th id="1625">1625</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="131imm32" title='imm32' data-type='uint32_t' data-ref="131imm32">imm32</dfn>;</td></tr>
<tr><th id="1626">1626</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="132imm64" title='imm64' data-type='uint64_t' data-ref="132imm64">imm64</dfn>;</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>, <q>"readImmediate()"</q>);</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <b>if</b> (<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a> == <var>2</var>) {</td></tr>
<tr><th id="1631">1631</th><td>    <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1631, &quot;Already consumed two immediates&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Already consumed two immediates"</q>);</td></tr>
<tr><th id="1632">1632</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1633">1633</th><td>  }</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <b>if</b> (<a class="local col8 ref" href="#128size" title='size' data-ref="128size">size</a> == <var>0</var>)</td></tr>
<tr><th id="1636">1636</th><td>    <a class="local col8 ref" href="#128size" title='size' data-ref="128size">size</a> = <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a>;</td></tr>
<tr><th id="1637">1637</th><td>  <b>else</b></td></tr>
<tr><th id="1638">1638</th><td>    <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a> = <a class="local col8 ref" href="#128size" title='size' data-ref="128size">size</a>;</td></tr>
<tr><th id="1639">1639</th><td>  <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset">immediateOffset</a> = <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> - <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a>;</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>  <b>switch</b> (<a class="local col8 ref" href="#128size" title='size' data-ref="128size">size</a>) {</td></tr>
<tr><th id="1642">1642</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1643">1643</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh" title='consumeByte' data-use='c' data-ref="_ZL11consumeBytePN4llvm15X86Disassembler19InternalInstructionEPh">consumeByte</a>(<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>, &amp;<a class="local col9 ref" href="#129imm8" title='imm8' data-ref="129imm8">imm8</a>))</td></tr>
<tr><th id="1644">1644</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1645">1645</th><td>    <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col9 ref" href="#129imm8" title='imm8' data-ref="129imm8">imm8</a>;</td></tr>
<tr><th id="1646">1646</th><td>    <b>break</b>;</td></tr>
<tr><th id="1647">1647</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1648">1648</th><td>    <b>if</b> (<a class="tu ref" href="#257" title='consumeUInt16' data-use='c' data-ref="_ZL13consumeUInt16PN4llvm15X86Disassembler19InternalInstructionEPt">consumeUInt16</a>(<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>, &amp;<a class="local col0 ref" href="#130imm16" title='imm16' data-ref="130imm16">imm16</a>))</td></tr>
<tr><th id="1649">1649</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1650">1650</th><td>    <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col0 ref" href="#130imm16" title='imm16' data-ref="130imm16">imm16</a>;</td></tr>
<tr><th id="1651">1651</th><td>    <b>break</b>;</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1653">1653</th><td>    <b>if</b> (<a class="tu ref" href="#258" title='consumeUInt32' data-use='c' data-ref="_ZL13consumeUInt32PN4llvm15X86Disassembler19InternalInstructionEPj">consumeUInt32</a>(<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>, &amp;<a class="local col1 ref" href="#131imm32" title='imm32' data-ref="131imm32">imm32</a>))</td></tr>
<tr><th id="1654">1654</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1655">1655</th><td>    <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col1 ref" href="#131imm32" title='imm32' data-ref="131imm32">imm32</a>;</td></tr>
<tr><th id="1656">1656</th><td>    <b>break</b>;</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1658">1658</th><td>    <b>if</b> (<a class="tu ref" href="#259" title='consumeUInt64' data-use='c' data-ref="_ZL13consumeUInt64PN4llvm15X86Disassembler19InternalInstructionEPm">consumeUInt64</a>(<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>, &amp;<a class="local col2 ref" href="#132imm64" title='imm64' data-ref="132imm64">imm64</a>))</td></tr>
<tr><th id="1659">1659</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1660">1660</th><td>    <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col2 ref" href="#132imm64" title='imm64' data-ref="132imm64">imm64</a>;</td></tr>
<tr><th id="1661">1661</th><td>    <b>break</b>;</td></tr>
<tr><th id="1662">1662</th><td>  }</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <a class="local col7 ref" href="#127insn" title='insn' data-ref="127insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a>++;</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1667">1667</th><td>}</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1670">1670</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> * readVVVV - Consumes vvvv from an instruction if it has a VEX prefix.</i></td></tr>
<tr><th id="1671">1671</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1672">1672</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose operand is to be read.</i></td></tr>
<tr><th id="1673">1673</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if the vvvv was successfully consumed; nonzero</i></td></tr>
<tr><th id="1674">1674</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> *                otherwise.</i></td></tr>
<tr><th id="1675">1675</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1676">1676</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" title='readVVVV' data-type='int readVVVV(struct InternalInstruction * insn)' data-ref="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">readVVVV</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col3 decl" id="133insn" title='insn' data-type='struct InternalInstruction *' data-ref="133insn">insn</dfn>) {</td></tr>
<tr><th id="1677">1677</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>, <q>"readVVVV()"</q>);</td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td>  <em>int</em> <dfn class="local col4 decl" id="134vvvv" title='vvvv' data-type='int' data-ref="134vvvv">vvvv</dfn>;</td></tr>
<tr><th id="1680">1680</th><td>  <b>if</b> (<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>)</td></tr>
<tr><th id="1681">1681</th><td>    <a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a> = (<a class="macro" href="X86DisassemblerDecoder.h.html#48" title="(((~insn-&gt;vectorExtensionPrefix[3]) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/v2FromEVEX4of4">v2FromEVEX4of4</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]) &lt;&lt; <var>4</var> |</td></tr>
<tr><th id="1682">1682</th><td>            <a class="macro" href="X86DisassemblerDecoder.h.html#42" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromEVEX3of4">vvvvFromEVEX3of4</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]));</td></tr>
<tr><th id="1683">1683</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_3B">TYPE_VEX_3B</a>)</td></tr>
<tr><th id="1684">1684</th><td>    <a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#56" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromVEX3of3">vvvvFromVEX3of3</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="1685">1685</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B" title='llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_VEX_2B">TYPE_VEX_2B</a>)</td></tr>
<tr><th id="1686">1686</th><td>    <a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#61" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromVEX2of2">vvvvFromVEX2of2</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="1687">1687</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_XOP" title='llvm::X86Disassembler::VectorExtensionType::TYPE_XOP' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_XOP">TYPE_XOP</a>)</td></tr>
<tr><th id="1688">1688</th><td>    <a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#70" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromXOP3of3">vvvvFromXOP3of3</a>(<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="1689">1689</th><td>  <b>else</b></td></tr>
<tr><th id="1690">1690</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>  <b>if</b> (<a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1693">1693</th><td>    <a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a> &amp;= <var>0xf</var>; <i>// Can only clear bit 4. Bit 3 must be cleared later.</i></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <a class="local col3 ref" href="#133insn" title='insn' data-ref="133insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv">vvvv</a> = <b>static_cast</b>&lt;<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>&gt;(<a class="local col4 ref" href="#134vvvv" title='vvvv' data-ref="134vvvv">vvvv</a>);</td></tr>
<tr><th id="1696">1696</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1697">1697</th><td>}</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1700">1700</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> * readMaskRegister - Reads an mask register from the opcode field of an</i></td></tr>
<tr><th id="1701">1701</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> *   instruction.</i></td></tr>
<tr><th id="1702">1702</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1703">1703</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn    - The instruction whose opcode field is to be read.</i></td></tr>
<tr><th id="1704">1704</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> * @return        - 0 on success; nonzero otherwise.</i></td></tr>
<tr><th id="1705">1705</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1706">1706</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE" title='readMaskRegister' data-type='int readMaskRegister(struct InternalInstruction * insn)' data-ref="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">readMaskRegister</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col5 decl" id="135insn" title='insn' data-type='struct InternalInstruction *' data-ref="135insn">insn</dfn>) {</td></tr>
<tr><th id="1707">1707</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn">insn</a>, <q>"readMaskRegister()"</q>);</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>  <b>if</b> (<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX" title='llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX' data-ref="llvm::X86Disassembler::VectorExtensionType::TYPE_EVEX">TYPE_EVEX</a>)</td></tr>
<tr><th id="1710">1710</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  <a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::writemask" title='llvm::X86Disassembler::InternalInstruction::writemask' data-ref="llvm::X86Disassembler::InternalInstruction::writemask">writemask</a> =</td></tr>
<tr><th id="1713">1713</th><td>      <b>static_cast</b>&lt;<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a>&gt;(<a class="macro" href="X86DisassemblerDecoder.h.html#49" title="((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x7)" data-ref="_M/aaaFromEVEX4of4">aaaFromEVEX4of4</a>(<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]));</td></tr>
<tr><th id="1714">1714</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1715">1715</th><td>}</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">/*</i></td></tr>
<tr><th id="1718">1718</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> * readOperands - Consults the specifier for an instruction and consumes all</i></td></tr>
<tr><th id="1719">1719</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> *   operands for that instruction, interpreting them as it goes.</i></td></tr>
<tr><th id="1720">1720</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> *</i></td></tr>
<tr><th id="1721">1721</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> * @param insn  - The instruction whose operands are to be read and interpreted.</i></td></tr>
<tr><th id="1722">1722</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> * @return      - 0 if all operands could be read; nonzero otherwise.</i></td></tr>
<tr><th id="1723">1723</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE"> */</i></td></tr>
<tr><th id="1724">1724</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" title='readOperands' data-type='int readOperands(struct InternalInstruction * insn)' data-ref="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">readOperands</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>* <dfn class="local col6 decl" id="136insn" title='insn' data-type='struct InternalInstruction *' data-ref="136insn">insn</dfn>) {</td></tr>
<tr><th id="1725">1725</th><td>  <em>int</em> <dfn class="local col7 decl" id="137hasVVVV" title='hasVVVV' data-type='int' data-ref="137hasVVVV">hasVVVV</dfn>, <dfn class="local col8 decl" id="138needVVVV" title='needVVVV' data-type='int' data-ref="138needVVVV">needVVVV</dfn>;</td></tr>
<tr><th id="1726">1726</th><td>  <em>int</em> <dfn class="local col9 decl" id="139sawRegImm" title='sawRegImm' data-type='int' data-ref="139sawRegImm">sawRegImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col6 ref" href="#136insn" title='insn' data-ref="136insn">insn</a>, <q>"readOperands()"</q>);</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>  <i>/* If non-zero vvvv specified, need to make sure one of the operands</i></td></tr>
<tr><th id="1731">1731</th><td><i>     uses it. */</i></td></tr>
<tr><th id="1732">1732</th><td>  <a class="local col7 ref" href="#137hasVVVV" title='hasVVVV' data-ref="137hasVVVV">hasVVVV</a> = !<a class="tu ref" href="#_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" title='readVVVV' data-use='c' data-ref="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">readVVVV</a>(<a class="local col6 ref" href="#136insn" title='insn' data-ref="136insn">insn</a>);</td></tr>
<tr><th id="1733">1733</th><td>  <a class="local col8 ref" href="#138needVVVV" title='needVVVV' data-ref="138needVVVV">needVVVV</a> = <a class="local col7 ref" href="#137hasVVVV" title='hasVVVV' data-ref="137hasVVVV">hasVVVV</a> &amp;&amp; (<a class="local col6 ref" href="#136insn" title='insn' data-ref="136insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv">vvvv</a> != <var>0</var>);</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;Op : <span class='error' title="use of undeclared identifier &apos;x86OperandSets&apos;">x86OperandSets</span>[insn-&gt;spec-&gt;operands]) {</td></tr>
<tr><th id="1736">1736</th><td>    <b>switch</b> (Op.encoding) {</td></tr>
<tr><th id="1737">1737</th><td>    <b>case</b> ENCODING_NONE:</td></tr>
<tr><th id="1738">1738</th><td>    <b>case</b> ENCODING_SI:</td></tr>
<tr><th id="1739">1739</th><td>    <b>case</b> ENCODING_DI:</td></tr>
<tr><th id="1740">1740</th><td>      <b>break</b>;</td></tr>
<tr><th id="1741">1741</th><td>    <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#350" title="case ENCODING_VSIB: case ENCODING_VSIB_CD2: case ENCODING_VSIB_CD4: case ENCODING_VSIB_CD8: case ENCODING_VSIB_CD16: case ENCODING_VSIB_CD32: case ENCODING_VSIB_CD64" data-ref="_M/CASE_ENCODING_VSIB">CASE_ENCODING_VSIB</a>:</td></tr>
<tr><th id="1742">1742</th><td>      <i>// VSIB can use the V2 bit so check only the other bits.</i></td></tr>
<tr><th id="1743">1743</th><td>      <b>if</b> (needVVVV)</td></tr>
<tr><th id="1744">1744</th><td>        needVVVV = hasVVVV &amp; ((insn-&gt;vvvv &amp; <var>0xf</var>) != <var>0</var>);</td></tr>
<tr><th id="1745">1745</th><td>      <b>if</b> (readModRM(insn))</td></tr>
<tr><th id="1746">1746</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>      <i>// Reject if SIB wasn't used.</i></td></tr>
<tr><th id="1749">1749</th><td>      <b>if</b> (insn-&gt;eaBase != EA_BASE_sib &amp;&amp; insn-&gt;eaBase != EA_BASE_sib64)</td></tr>
<tr><th id="1750">1750</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>      <i>// If sibIndex was set to SIB_INDEX_NONE, index offset is 4.</i></td></tr>
<tr><th id="1753">1753</th><td>      <b>if</b> (insn-&gt;sibIndex == SIB_INDEX_NONE)</td></tr>
<tr><th id="1754">1754</th><td>        insn-&gt;sibIndex = (SIBIndex)(insn-&gt;sibIndexBase + <var>4</var>);</td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td>      <i>// If EVEX.v2 is set this is one of the 16-31 registers.</i></td></tr>
<tr><th id="1757">1757</th><td>      <b>if</b> (insn-&gt;vectorExtensionType == TYPE_EVEX &amp;&amp; insn-&gt;mode == MODE_64BIT &amp;&amp;</td></tr>
<tr><th id="1758">1758</th><td>          <a class="macro" href="X86DisassemblerDecoder.h.html#48" title="(((~insn-&gt;vectorExtensionPrefix[3]) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/v2FromEVEX4of4">v2FromEVEX4of4</a>(insn-&gt;vectorExtensionPrefix[<var>3</var>]))</td></tr>
<tr><th id="1759">1759</th><td>        insn-&gt;sibIndex = (SIBIndex)(insn-&gt;sibIndex + <var>16</var>);</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>      <i>// Adjust the index register to the correct size.</i></td></tr>
<tr><th id="1762">1762</th><td>      <b>switch</b> ((OperandType)Op.type) {</td></tr>
<tr><th id="1763">1763</th><td>      <b>default</b>:</td></tr>
<tr><th id="1764">1764</th><td>        <a class="macro" href="#50" title="do { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp&quot;, 1764, &quot;Unhandled VSIB index type&quot;); } while (0)" data-ref="_M/debug">debug</a>(<q>"Unhandled VSIB index type"</q>);</td></tr>
<tr><th id="1765">1765</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1766">1766</th><td>      <b>case</b> TYPE_MVSIBX:</td></tr>
<tr><th id="1767">1767</th><td>        insn-&gt;sibIndex = (SIBIndex)(SIB_INDEX_XMM0 +</td></tr>
<tr><th id="1768">1768</th><td>                                    (insn-&gt;sibIndex - insn-&gt;sibIndexBase));</td></tr>
<tr><th id="1769">1769</th><td>        <b>break</b>;</td></tr>
<tr><th id="1770">1770</th><td>      <b>case</b> TYPE_MVSIBY:</td></tr>
<tr><th id="1771">1771</th><td>        insn-&gt;sibIndex = (SIBIndex)(SIB_INDEX_YMM0 +</td></tr>
<tr><th id="1772">1772</th><td>                                    (insn-&gt;sibIndex - insn-&gt;sibIndexBase));</td></tr>
<tr><th id="1773">1773</th><td>        <b>break</b>;</td></tr>
<tr><th id="1774">1774</th><td>      <b>case</b> TYPE_MVSIBZ:</td></tr>
<tr><th id="1775">1775</th><td>        insn-&gt;sibIndex = (SIBIndex)(SIB_INDEX_ZMM0 +</td></tr>
<tr><th id="1776">1776</th><td>                                    (insn-&gt;sibIndex - insn-&gt;sibIndexBase));</td></tr>
<tr><th id="1777">1777</th><td>        <b>break</b>;</td></tr>
<tr><th id="1778">1778</th><td>      }</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>      <i>// Apply the AVX512 compressed displacement scaling factor.</i></td></tr>
<tr><th id="1781">1781</th><td>      <b>if</b> (Op.encoding != ENCODING_REG &amp;&amp; insn-&gt;eaDisplacement == EA_DISP_8)</td></tr>
<tr><th id="1782">1782</th><td>        insn-&gt;displacement *= <var>1</var> &lt;&lt; (Op.encoding - ENCODING_VSIB);</td></tr>
<tr><th id="1783">1783</th><td>      <b>break</b>;</td></tr>
<tr><th id="1784">1784</th><td>    <b>case</b> ENCODING_REG:</td></tr>
<tr><th id="1785">1785</th><td>    <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#341" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="1786">1786</th><td>      <b>if</b> (readModRM(insn))</td></tr>
<tr><th id="1787">1787</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1788">1788</th><td>      <b>if</b> (fixupReg(insn, &amp;Op))</td></tr>
<tr><th id="1789">1789</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1790">1790</th><td>      <i>// Apply the AVX512 compressed displacement scaling factor.</i></td></tr>
<tr><th id="1791">1791</th><td>      <b>if</b> (Op.encoding != ENCODING_REG &amp;&amp; insn-&gt;eaDisplacement == EA_DISP_8)</td></tr>
<tr><th id="1792">1792</th><td>        insn-&gt;displacement *= <var>1</var> &lt;&lt; (Op.encoding - ENCODING_RM);</td></tr>
<tr><th id="1793">1793</th><td>      <b>break</b>;</td></tr>
<tr><th id="1794">1794</th><td>    <b>case</b> ENCODING_IB:</td></tr>
<tr><th id="1795">1795</th><td>      <b>if</b> (sawRegImm) {</td></tr>
<tr><th id="1796">1796</th><td>        <i>/* Saw a register immediate so don't read again and instead split the</i></td></tr>
<tr><th id="1797">1797</th><td><i>           previous immediate.  FIXME: This is a hack. */</i></td></tr>
<tr><th id="1798">1798</th><td>        insn-&gt;immediates[insn-&gt;numImmediatesConsumed] =</td></tr>
<tr><th id="1799">1799</th><td>          insn-&gt;immediates[insn-&gt;numImmediatesConsumed - <var>1</var>] &amp; <var>0xf</var>;</td></tr>
<tr><th id="1800">1800</th><td>        ++insn-&gt;numImmediatesConsumed;</td></tr>
<tr><th id="1801">1801</th><td>        <b>break</b>;</td></tr>
<tr><th id="1802">1802</th><td>      }</td></tr>
<tr><th id="1803">1803</th><td>      <b>if</b> (readImmediate(insn, <var>1</var>))</td></tr>
<tr><th id="1804">1804</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1805">1805</th><td>      <b>if</b> (Op.type == TYPE_XMM || Op.type == TYPE_YMM)</td></tr>
<tr><th id="1806">1806</th><td>        sawRegImm = <var>1</var>;</td></tr>
<tr><th id="1807">1807</th><td>      <b>break</b>;</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> ENCODING_IW:</td></tr>
<tr><th id="1809">1809</th><td>      <b>if</b> (readImmediate(insn, <var>2</var>))</td></tr>
<tr><th id="1810">1810</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1811">1811</th><td>      <b>break</b>;</td></tr>
<tr><th id="1812">1812</th><td>    <b>case</b> ENCODING_ID:</td></tr>
<tr><th id="1813">1813</th><td>      <b>if</b> (readImmediate(insn, <var>4</var>))</td></tr>
<tr><th id="1814">1814</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1815">1815</th><td>      <b>break</b>;</td></tr>
<tr><th id="1816">1816</th><td>    <b>case</b> ENCODING_IO:</td></tr>
<tr><th id="1817">1817</th><td>      <b>if</b> (readImmediate(insn, <var>8</var>))</td></tr>
<tr><th id="1818">1818</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1819">1819</th><td>      <b>break</b>;</td></tr>
<tr><th id="1820">1820</th><td>    <b>case</b> ENCODING_Iv:</td></tr>
<tr><th id="1821">1821</th><td>      <b>if</b> (readImmediate(insn, insn-&gt;immediateSize))</td></tr>
<tr><th id="1822">1822</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1823">1823</th><td>      <b>break</b>;</td></tr>
<tr><th id="1824">1824</th><td>    <b>case</b> ENCODING_Ia:</td></tr>
<tr><th id="1825">1825</th><td>      <b>if</b> (readImmediate(insn, insn-&gt;addressSize))</td></tr>
<tr><th id="1826">1826</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1827">1827</th><td>      <b>break</b>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> ENCODING_IRC:</td></tr>
<tr><th id="1829">1829</th><td>      insn-&gt;RC = (<a class="macro" href="X86DisassemblerDecoder.h.html#45" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/l2FromEVEX4of4">l2FromEVEX4of4</a>(insn-&gt;vectorExtensionPrefix[<var>3</var>]) &lt;&lt; <var>1</var>) |</td></tr>
<tr><th id="1830">1830</th><td>                 <a class="macro" href="X86DisassemblerDecoder.h.html#46" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/lFromEVEX4of4">lFromEVEX4of4</a>(insn-&gt;vectorExtensionPrefix[<var>3</var>]);</td></tr>
<tr><th id="1831">1831</th><td>      <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>    <b>case</b> ENCODING_RB:</td></tr>
<tr><th id="1833">1833</th><td>      <b>if</b> (readOpcodeRegister(insn, <var>1</var>))</td></tr>
<tr><th id="1834">1834</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1835">1835</th><td>      <b>break</b>;</td></tr>
<tr><th id="1836">1836</th><td>    <b>case</b> ENCODING_RW:</td></tr>
<tr><th id="1837">1837</th><td>      <b>if</b> (readOpcodeRegister(insn, <var>2</var>))</td></tr>
<tr><th id="1838">1838</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1839">1839</th><td>      <b>break</b>;</td></tr>
<tr><th id="1840">1840</th><td>    <b>case</b> ENCODING_RD:</td></tr>
<tr><th id="1841">1841</th><td>      <b>if</b> (readOpcodeRegister(insn, <var>4</var>))</td></tr>
<tr><th id="1842">1842</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1843">1843</th><td>      <b>break</b>;</td></tr>
<tr><th id="1844">1844</th><td>    <b>case</b> ENCODING_RO:</td></tr>
<tr><th id="1845">1845</th><td>      <b>if</b> (readOpcodeRegister(insn, <var>8</var>))</td></tr>
<tr><th id="1846">1846</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1847">1847</th><td>      <b>break</b>;</td></tr>
<tr><th id="1848">1848</th><td>    <b>case</b> ENCODING_Rv:</td></tr>
<tr><th id="1849">1849</th><td>      <b>if</b> (readOpcodeRegister(insn, <var>0</var>))</td></tr>
<tr><th id="1850">1850</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1851">1851</th><td>      <b>break</b>;</td></tr>
<tr><th id="1852">1852</th><td>    <b>case</b> ENCODING_CC:</td></tr>
<tr><th id="1853">1853</th><td>      insn-&gt;immediates[<var>1</var>] = insn-&gt;opcode &amp; <var>0xf</var>;</td></tr>
<tr><th id="1854">1854</th><td>      <b>break</b>;</td></tr>
<tr><th id="1855">1855</th><td>    <b>case</b> ENCODING_FP:</td></tr>
<tr><th id="1856">1856</th><td>      <b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>    <b>case</b> ENCODING_VVVV:</td></tr>
<tr><th id="1858">1858</th><td>      needVVVV = <var>0</var>; <i>/* Mark that we have found a VVVV operand. */</i></td></tr>
<tr><th id="1859">1859</th><td>      <b>if</b> (!hasVVVV)</td></tr>
<tr><th id="1860">1860</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1861">1861</th><td>      <b>if</b> (insn-&gt;mode != MODE_64BIT)</td></tr>
<tr><th id="1862">1862</th><td>        insn-&gt;vvvv = <b>static_cast</b>&lt;Reg&gt;(insn-&gt;vvvv &amp; <var>0x7</var>);</td></tr>
<tr><th id="1863">1863</th><td>      <b>if</b> (fixupReg(insn, &amp;Op))</td></tr>
<tr><th id="1864">1864</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1865">1865</th><td>      <b>break</b>;</td></tr>
<tr><th id="1866">1866</th><td>    <b>case</b> ENCODING_WRITEMASK:</td></tr>
<tr><th id="1867">1867</th><td>      <b>if</b> (readMaskRegister(insn))</td></tr>
<tr><th id="1868">1868</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1869">1869</th><td>      <b>break</b>;</td></tr>
<tr><th id="1870">1870</th><td>    <b>case</b> ENCODING_DUP:</td></tr>
<tr><th id="1871">1871</th><td>      <b>break</b>;</td></tr>
<tr><th id="1872">1872</th><td>    <b>default</b>:</td></tr>
<tr><th id="1873">1873</th><td>      dbgprintf(insn, <q>"Encountered an operand with an unknown encoding."</q>);</td></tr>
<tr><th id="1874">1874</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1875">1875</th><td>    }</td></tr>
<tr><th id="1876">1876</th><td>  }</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>  <i>/* If we didn't find ENCODING_VVVV operand, but non-zero vvvv present, fail */</i></td></tr>
<tr><th id="1879">1879</th><td>  <b>if</b> (<a class="local col8 ref" href="#138needVVVV" title='needVVVV' data-ref="138needVVVV">needVVVV</a>) <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><i>/*</i></td></tr>
<tr><th id="1885">1885</th><td><i> * decodeInstruction - Reads and interprets a full instruction provided by the</i></td></tr>
<tr><th id="1886">1886</th><td><i> *   user.</i></td></tr>
<tr><th id="1887">1887</th><td><i> *</i></td></tr>
<tr><th id="1888">1888</th><td><i> * @param insn      - A pointer to the instruction to be populated.  Must be</i></td></tr>
<tr><th id="1889">1889</th><td><i> *                    pre-allocated.</i></td></tr>
<tr><th id="1890">1890</th><td><i> * @param reader    - The function to be used to read the instruction's bytes.</i></td></tr>
<tr><th id="1891">1891</th><td><i> * @param readerArg - A generic argument to be passed to the reader to store</i></td></tr>
<tr><th id="1892">1892</th><td><i> *                    any internal state.</i></td></tr>
<tr><th id="1893">1893</th><td><i> * @param logger    - If non-NULL, the function to be used to write log messages</i></td></tr>
<tr><th id="1894">1894</th><td><i> *                    and warnings.</i></td></tr>
<tr><th id="1895">1895</th><td><i> * @param loggerArg - A generic argument to be passed to the logger to store</i></td></tr>
<tr><th id="1896">1896</th><td><i> *                    any internal state.</i></td></tr>
<tr><th id="1897">1897</th><td><i> * @param startLoc  - The address (in the reader's address space) of the first</i></td></tr>
<tr><th id="1898">1898</th><td><i> *                    byte in the instruction.</i></td></tr>
<tr><th id="1899">1899</th><td><i> * @param mode      - The mode (real mode, IA-32e, or IA-32e in 64-bit mode) to</i></td></tr>
<tr><th id="1900">1900</th><td><i> *                    decode the instruction in.</i></td></tr>
<tr><th id="1901">1901</th><td><i> * @return          - 0 if the instruction's memory could be read; nonzero if</i></td></tr>
<tr><th id="1902">1902</th><td><i> *                    not.</i></td></tr>
<tr><th id="1903">1903</th><td><i> */</i></td></tr>
<tr><th id="1904">1904</th><td><em>int</em> <span class="namespace">llvm::X86Disassembler::</span><dfn class="decl def" id="_ZN4llvm15X86Disassembler17decodeInstructionEPNS0_19InternalInstructionEPFiPKvPhmES4_PFvPvPKcES8_S4_mNS0_16DisassemblerModeE" title='llvm::X86Disassembler::decodeInstruction' data-ref="_ZN4llvm15X86Disassembler17decodeInstructionEPNS0_19InternalInstructionEPFiPKvPhmES4_PFvPvPKcES8_S4_mNS0_16DisassemblerModeE">decodeInstruction</dfn>(</td></tr>
<tr><th id="1905">1905</th><td>    <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> *<dfn class="local col0 decl" id="140insn" title='insn' data-type='struct InternalInstruction *' data-ref="140insn">insn</dfn>, <a class="typedef" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::byteReader_t" title='llvm::X86Disassembler::byteReader_t' data-type='int (*)(const void *, uint8_t *, uint64_t)' data-ref="llvm::X86Disassembler::byteReader_t">byteReader_t</a> <dfn class="local col1 decl" id="141reader" title='reader' data-type='byteReader_t' data-ref="141reader">reader</dfn>,</td></tr>
<tr><th id="1906">1906</th><td>    <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="142readerArg" title='readerArg' data-type='const void *' data-ref="142readerArg">readerArg</dfn>, <a class="typedef" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::dlog_t" title='llvm::X86Disassembler::dlog_t' data-type='void (*)(void *, const char *)' data-ref="llvm::X86Disassembler::dlog_t">dlog_t</a> <dfn class="local col3 decl" id="143logger" title='logger' data-type='dlog_t' data-ref="143logger">logger</dfn>, <em>void</em> *<dfn class="local col4 decl" id="144loggerArg" title='loggerArg' data-type='void *' data-ref="144loggerArg">loggerArg</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="145miiArg" title='miiArg' data-type='const void *' data-ref="145miiArg">miiArg</dfn>,</td></tr>
<tr><th id="1907">1907</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="146startLoc" title='startLoc' data-type='uint64_t' data-ref="146startLoc">startLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode" title='llvm::X86Disassembler::DisassemblerMode' data-ref="llvm::X86Disassembler::DisassemblerMode">DisassemblerMode</a> <dfn class="local col7 decl" id="147mode" title='mode' data-type='llvm::X86Disassembler::DisassemblerMode' data-ref="147mode">mode</dfn>) {</td></tr>
<tr><th id="1908">1908</th><td>  <a class="ref" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>, <var>0</var>, <b>sizeof</b>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a>));</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reader" title='llvm::X86Disassembler::InternalInstruction::reader' data-ref="llvm::X86Disassembler::InternalInstruction::reader">reader</a> = <a class="local col1 ref" href="#141reader" title='reader' data-ref="141reader">reader</a>;</td></tr>
<tr><th id="1911">1911</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerArg" title='llvm::X86Disassembler::InternalInstruction::readerArg' data-ref="llvm::X86Disassembler::InternalInstruction::readerArg">readerArg</a> = <a class="local col2 ref" href="#142readerArg" title='readerArg' data-ref="142readerArg">readerArg</a>;</td></tr>
<tr><th id="1912">1912</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::dlog" title='llvm::X86Disassembler::InternalInstruction::dlog' data-ref="llvm::X86Disassembler::InternalInstruction::dlog">dlog</a> = <a class="local col3 ref" href="#143logger" title='logger' data-ref="143logger">logger</a>;</td></tr>
<tr><th id="1913">1913</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::dlogArg" title='llvm::X86Disassembler::InternalInstruction::dlogArg' data-ref="llvm::X86Disassembler::InternalInstruction::dlogArg">dlogArg</a> = <a class="local col4 ref" href="#144loggerArg" title='loggerArg' data-ref="144loggerArg">loggerArg</a>;</td></tr>
<tr><th id="1914">1914</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a> = <a class="local col6 ref" href="#146startLoc" title='startLoc' data-ref="146startLoc">startLoc</a>;</td></tr>
<tr><th id="1915">1915</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> = <a class="local col6 ref" href="#146startLoc" title='startLoc' data-ref="146startLoc">startLoc</a>;</td></tr>
<tr><th id="1916">1916</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> = <a class="local col7 ref" href="#147mode" title='mode' data-ref="147mode">mode</a>;</td></tr>
<tr><th id="1917">1917</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed">numImmediatesConsumed</a> = <var>0</var>;</td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" title='readPrefixes' data-use='c' data-ref="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">readPrefixes</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>)       ||</td></tr>
<tr><th id="1920">1920</th><td>      <a class="tu ref" href="#_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" title='readOpcode' data-use='c' data-ref="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">readOpcode</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>)         ||</td></tr>
<tr><th id="1921">1921</th><td>      <a class="tu ref" href="#_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv" title='getID' data-use='c' data-ref="_ZL5getIDPN4llvm15X86Disassembler19InternalInstructionEPKv">getID</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>, <a class="local col5 ref" href="#145miiArg" title='miiArg' data-ref="145miiArg">miiArg</a>)      ||</td></tr>
<tr><th id="1922">1922</th><td>      <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a> == <var>0</var> ||</td></tr>
<tr><th id="1923">1923</th><td>      <a class="tu ref" href="#_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" title='readOperands' data-use='c' data-ref="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">readOperands</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>))</td></tr>
<tr><th id="1924">1924</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>  insn-&gt;operands = <span class='error' title="use of undeclared identifier &apos;x86OperandSets&apos;">x86OperandSets</span>[insn-&gt;spec-&gt;operands];</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>  <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length">length</a> = <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> - <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a>;</td></tr>
<tr><th id="1929">1929</th><td></td></tr>
<tr><th id="1930">1930</th><td>  <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>, <q>"Read from 0x%llx to 0x%llx: length %zu"</q>,</td></tr>
<tr><th id="1931">1931</th><td>            <a class="local col6 ref" href="#146startLoc" title='startLoc' data-ref="146startLoc">startLoc</a>, <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a>, <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length">length</a>);</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>  <b>if</b> (<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>-&gt;<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length">length</a> &gt; <var>15</var>)</td></tr>
<tr><th id="1934">1934</th><td>    <a class="tu ref" href="#_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz" title='dbgprintf' data-use='c' data-ref="_ZL9dbgprintfPN4llvm15X86Disassembler19InternalInstructionEPKcz">dbgprintf</a>(<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn">insn</a>, <q>"Instruction exceeds 15-byte limit"</q>);</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1937">1937</th><td>}</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
