// SPDX-License-Identifier: GPL-2.0
/* common parts for all chips with the SSD210 style pinctrl */

#ifndef DRIVERS_PINCTRL_MSTAR_PINCTRL_SSD210_H_
#define DRIVERS_PINCTRL_MSTAR_PINCTRL_SSD210_H_

/* register offsets, shifts, widths and masks.. */
#define REG_SSD210_JTAG		0x180
#define SHIFT_SSD210_JTAG	8
#define WIDTH_SSD210_JTAG	3
#define MASK_SSD210_JTAG	MAKEMASK(SSD210_JTAG)

#define REG_SSD210_PWM0		0x194
#define SHIFT_SSD210_PWM0	0
#define WIDTH_SSD210_PWM0	4
#define MASK_SSD210_PWM0	MAKEMASK(SSD210_PWM0)

#define REG_SSD210_PWM1		0x194
#define SHIFT_SSD210_PWM1	4
#define WIDTH_SSD210_PWM1	4
#define MASK_SSD210_PWM1	MAKEMASK(SSD210_PWM1)

#define REG_SSD210_PWM2		0x198
#define SHIFT_SSD210_PWM2	0
#define WIDTH_SSD210_PWM2	4
#define MASK_SSD210_PWM2	MAKEMASK(SSD210_PWM2)

#define REG_SSD210_PWM3		0x198
#define SHIFT_SSD210_PWM3	4
#define WIDTH_SSD210_PWM3	4
#define MASK_SSD210_PWM3	MAKEMASK(SSD210_PWM3)

#define REG_SSD210_SDIO		0x19e
#define SHIFT_SSD210_SDIO	0
#define WIDTH_SSD210_SDIO	2
#define MASK_SSD210_SDIO	MAKEMASK(SSD210_SDIO)

#define REG_SSD210_ETH		0x1b8
#define SHIFT_SSD210_ETH	0
#define WIDTH_SSD210_ETH	4
#define MASK_SSD210_ETH		MAKEMASK(SSD210_ETH)

#define REG_SSD210_I2C0		0x1bc
#define SHIFT_SSD210_I2C0	0
#define WIDTH_SSD210_I2C0	4
#define MASK_SSD210_I2C0	MAKEMASK(SSD210_I2C0)

#define REG_SSD210_I2C1		0x1bc
#define SHIFT_SSD210_I2C1	4
#define WIDTH_SSD210_I2C1	4
#define MASK_SSD210_I2C1	MAKEMASK(SSD210_I2C1)

/* for ssd210 pins */
#define SSD210_COMMON_PIN(_pinname) COMMON_PIN(SSD210, _pinname)
#define SSD210_PINCTRL_GROUP(_NAME, _name) \
	MSTAR_PINCTRL_GROUP(GROUPNAME_##_NAME, ssd210_##_name##_pins)
#define SSD210_FUNCTION(_NAME, _name) \
	MSTAR_PINCTRL_FUNCTION(FUNCTIONNAME_##_NAME, REG_SSD210_##_NAME, \
	MASK_SSD210_##_NAME, ssd210_##_name##_groups, ssd210_##_name##_values)
#define SSD210_MODE(_func, _modenum) (_modenum << SHIFT_SSD210_##_func)

#endif /* DRIVERS_PINCTRL_MSTAR_PINCTRL_SSD210_H_ */
