{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606001620702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606001620714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 18:33:40 2020 " "Processing started: Sat Nov 21 18:33:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606001620714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001620714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_accumulator_Nov14 -c mejia_accumulator_Nov14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_accumulator_Nov14 -c mejia_accumulator_Nov14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001620714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606001621359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606001621359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov14-arch " "Found design unit 1: mejia_register32_Nov14-arch" {  } { { "mejia_register32_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register32_Nov14.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov14 " "Found entity 1: mejia_register32_Nov14" {  } { { "mejia_register32_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register32_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register_Nov14-arch " "Found design unit 1: mejia_register_Nov14-arch" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637158 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register_Nov14 " "Found entity 1: mejia_register_Nov14" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14-arch " "Found design unit 1: mejia_accumulator_Nov14-arch" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637159 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14 " "Found entity 1: mejia_accumulator_Nov14" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addsub_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addsub_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addsub_nov14-SYN " "Found design unit 1: mejia_addsub_nov14-SYN" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637159 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addsub_Nov14 " "Found entity 1: mejia_addsub_Nov14" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14_tb-arch_tb " "Found design unit 1: mejia_accumulator_Nov14_tb-arch_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637163 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14_tb " "Found entity 1: mejia_accumulator_Nov14_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001637163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637163 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "o mejia_register_Nov14.vhd(18) " "VHDL error at mejia_register_Nov14.vhd(18): can't write to interface object \"o\" of mode IN" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register_Nov14.vhd" 18 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1606001637291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606001637522 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 18:33:57 2020 " "Processing ended: Sat Nov 21 18:33:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606001637522 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606001637522 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606001637522 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001637522 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001638213 ""}
