
Keyboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005740  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002440  08005918  08005918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d58  08007d58  00020054  2**0
                  CONTENTS
  4 .ARM          00000008  08007d58  08007d58  00017d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d60  08007d60  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d60  08007d60  00017d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d64  08007d64  00017d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08007d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000054  08007dbc  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08007dbc  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b9e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002181  00000000  00000000  00032c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc0  00000000  00000000  00034da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  00035d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d4eb  00000000  00000000  00036ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011aac  00000000  00000000  0005418b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c202e  00000000  00000000  00065c37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00127c65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004348  00000000  00000000  00127cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000054 	.word	0x20000054
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005900 	.word	0x08005900

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000058 	.word	0x20000058
 8000214:	08005900 	.word	0x08005900

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000522:	f001 fbf2 	bl	8001d0a <HAL_Init>

  /* USER CODE BEGIN Init */
  mode = PIANO;
 8000526:	4b4d      	ldr	r3, [pc, #308]	; (800065c <main+0x140>)
 8000528:	2200      	movs	r2, #0
 800052a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052c:	f000 f8b2 	bl	8000694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000530:	f000 fa4a 	bl	80009c8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000534:	f000 f8f8 	bl	8000728 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8000538:	f000 f940 	bl	80007bc <MX_TIM1_Init>
  MX_TIM8_Init();
 800053c:	f000 f9f0 	bl	8000920 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim8);// enable it
 8000540:	4847      	ldr	r0, [pc, #284]	; (8000660 <main+0x144>)
 8000542:	f002 ff7f 	bl	8003444 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(mode){
 8000546:	4b45      	ldr	r3, [pc, #276]	; (800065c <main+0x140>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b02      	cmp	r3, #2
 800054c:	d006      	beq.n	800055c <main+0x40>
 800054e:	2b02      	cmp	r3, #2
 8000550:	dcf9      	bgt.n	8000546 <main+0x2a>
 8000552:	2b00      	cmp	r3, #0
 8000554:	d07e      	beq.n	8000654 <main+0x138>
 8000556:	2b01      	cmp	r3, #1
 8000558:	d037      	beq.n	80005ca <main+0xae>
 800055a:	e7f4      	b.n	8000546 <main+0x2a>
	  case MIDI:
		  for(int i = 0; i < 7; i++){
 800055c:	2300      	movs	r3, #0
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	e02f      	b.n	80005c2 <main+0xa6>
			  if (note_off[i] != debounced_key_status[i]){// modify note status
 8000562:	4a40      	ldr	r2, [pc, #256]	; (8000664 <main+0x148>)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4413      	add	r3, r2
 8000568:	781a      	ldrb	r2, [r3, #0]
 800056a:	493f      	ldr	r1, [pc, #252]	; (8000668 <main+0x14c>)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	440b      	add	r3, r1
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	429a      	cmp	r2, r3
 8000574:	d022      	beq.n	80005bc <main+0xa0>
				  if (debounced_key_status[i]){// send note off signal
 8000576:	4a3c      	ldr	r2, [pc, #240]	; (8000668 <main+0x14c>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	4413      	add	r3, r2
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d00e      	beq.n	80005a0 <main+0x84>
					  control_midi(MIDI_NOTE_OFF, i + DO, 0);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	b2db      	uxtb	r3, r3
 8000586:	3301      	adds	r3, #1
 8000588:	b2db      	uxtb	r3, r3
 800058a:	2200      	movs	r2, #0
 800058c:	4619      	mov	r1, r3
 800058e:	2000      	movs	r0, #0
 8000590:	f000 fe04 	bl	800119c <control_midi>
					  note_off[i] = 1;
 8000594:	4a33      	ldr	r2, [pc, #204]	; (8000664 <main+0x148>)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4413      	add	r3, r2
 800059a:	2201      	movs	r2, #1
 800059c:	701a      	strb	r2, [r3, #0]
 800059e:	e00d      	b.n	80005bc <main+0xa0>
				  }
				  else{// send note on signal
					  control_midi(MIDI_NOTE_ON, i + DO, 0);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	3301      	adds	r3, #1
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	2200      	movs	r2, #0
 80005aa:	4619      	mov	r1, r3
 80005ac:	2001      	movs	r0, #1
 80005ae:	f000 fdf5 	bl	800119c <control_midi>
					  note_off[i] = 0;
 80005b2:	4a2c      	ldr	r2, [pc, #176]	; (8000664 <main+0x148>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4413      	add	r3, r2
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
		  for(int i = 0; i < 7; i++){
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3301      	adds	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2b06      	cmp	r3, #6
 80005c6:	ddcc      	ble.n	8000562 <main+0x46>
				  }
			  }
		  }
		  break;
 80005c8:	e047      	b.n	800065a <main+0x13e>
	  case PIANO:
		  break;
	  case MUSIC:
		  switch(song_to_play){
 80005ca:	4b28      	ldr	r3, [pc, #160]	; (800066c <main+0x150>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b03      	cmp	r3, #3
 80005d0:	d842      	bhi.n	8000658 <main+0x13c>
 80005d2:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <main+0xbc>)
 80005d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d8:	08000651 	.word	0x08000651
 80005dc:	080005e9 	.word	0x080005e9
 80005e0:	0800060b 	.word	0x0800060b
 80005e4:	0800062f 	.word	0x0800062f
		  case NO_SONG:
			  break;
		  case SONG_1:
			  display('1');
 80005e8:	2031      	movs	r0, #49	; 0x31
 80005ea:	f000 ff2b 	bl	8001444 <display>
			  play_song(SONG_1, bpm[0], length[0], note_tune[0], note_rhythm[0], note_octave[0]);
 80005ee:	2143      	movs	r1, #67	; 0x43
 80005f0:	22e5      	movs	r2, #229	; 0xe5
 80005f2:	4b1f      	ldr	r3, [pc, #124]	; (8000670 <main+0x154>)
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <main+0x158>)
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	4b1f      	ldr	r3, [pc, #124]	; (8000678 <main+0x15c>)
 80005fc:	2001      	movs	r0, #1
 80005fe:	f000 fe27 	bl	8001250 <play_song>
			  display('^');
 8000602:	205e      	movs	r0, #94	; 0x5e
 8000604:	f000 ff1e 	bl	8001444 <display>
			  break;
 8000608:	e023      	b.n	8000652 <main+0x136>
		  case SONG_2:	// song2
			  display('2');
 800060a:	2032      	movs	r0, #50	; 0x32
 800060c:	f000 ff1a 	bl	8001444 <display>
			  play_song(SONG_2, bpm[1], length[1], note_tune[1], note_rhythm[1], note_octave[1]);
 8000610:	2152      	movs	r1, #82	; 0x52
 8000612:	f240 1215 	movw	r2, #277	; 0x115
 8000616:	4b19      	ldr	r3, [pc, #100]	; (800067c <main+0x160>)
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <main+0x164>)
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	4b19      	ldr	r3, [pc, #100]	; (8000684 <main+0x168>)
 8000620:	2002      	movs	r0, #2
 8000622:	f000 fe15 	bl	8001250 <play_song>
			  display('^');
 8000626:	205e      	movs	r0, #94	; 0x5e
 8000628:	f000 ff0c 	bl	8001444 <display>
			  break;
 800062c:	e011      	b.n	8000652 <main+0x136>
		  case SONG_3:	// song3
			  display('3');
 800062e:	2033      	movs	r0, #51	; 0x33
 8000630:	f000 ff08 	bl	8001444 <display>
			  play_song(SONG_3, bpm[2], length[2], note_tune[2], note_rhythm[2], note_octave[2]);
 8000634:	215a      	movs	r1, #90	; 0x5a
 8000636:	2261      	movs	r2, #97	; 0x61
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <main+0x16c>)
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	4b13      	ldr	r3, [pc, #76]	; (800068c <main+0x170>)
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	4b13      	ldr	r3, [pc, #76]	; (8000690 <main+0x174>)
 8000642:	2003      	movs	r0, #3
 8000644:	f000 fe04 	bl	8001250 <play_song>
			  display('^');
 8000648:	205e      	movs	r0, #94	; 0x5e
 800064a:	f000 fefb 	bl	8001444 <display>
			  break;
 800064e:	e000      	b.n	8000652 <main+0x136>
			  break;
 8000650:	bf00      	nop
		  }
		  break;
 8000652:	e001      	b.n	8000658 <main+0x13c>
		  break;
 8000654:	bf00      	nop
 8000656:	e776      	b.n	8000546 <main+0x2a>
		  break;
 8000658:	bf00      	nop
	  switch(mode){
 800065a:	e774      	b.n	8000546 <main+0x2a>
 800065c:	20000198 	.word	0x20000198
 8000660:	2000014c 	.word	0x2000014c
 8000664:	20000040 	.word	0x20000040
 8000668:	20000038 	.word	0x20000038
 800066c:	20000199 	.word	0x20000199
 8000670:	08006518 	.word	0x08006518
 8000674:	08005f18 	.word	0x08005f18
 8000678:	08005918 	.word	0x08005918
 800067c:	08006d18 	.word	0x08006d18
 8000680:	08006118 	.word	0x08006118
 8000684:	08005b18 	.word	0x08005b18
 8000688:	08007518 	.word	0x08007518
 800068c:	08006318 	.word	0x08006318
 8000690:	08005d18 	.word	0x08005d18

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b094      	sub	sp, #80	; 0x50
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0318 	add.w	r3, r7, #24
 800069e:	2238      	movs	r2, #56	; 0x38
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f005 f924 	bl	80058f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006b6:	2000      	movs	r0, #0
 80006b8:	f001 fe94 	bl	80023e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006bc:	2301      	movs	r3, #1
 80006be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006c4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	2303      	movs	r3, #3
 80006cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80006ce:	2306      	movs	r3, #6
 80006d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006d2:	2355      	movs	r3, #85	; 0x55
 80006d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e2:	f107 0318 	add.w	r3, r7, #24
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 ff30 	bl	800254c <HAL_RCC_OscConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80006f2:	f001 f95f 	bl	80019b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	230f      	movs	r3, #15
 80006f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fa:	2303      	movs	r3, #3
 80006fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2104      	movs	r1, #4
 800070e:	4618      	mov	r0, r3
 8000710:	f002 fa34 	bl	8002b7c <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800071a:	f001 f94b 	bl	80019b4 <Error_Handler>
  }
}
 800071e:	bf00      	nop
 8000720:	3750      	adds	r7, #80	; 0x50
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800072c:	4b21      	ldr	r3, [pc, #132]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800072e:	4a22      	ldr	r2, [pc, #136]	; (80007b8 <MX_LPUART1_UART_Init+0x90>)
 8000730:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 31250;
 8000732:	4b20      	ldr	r3, [pc, #128]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000734:	f647 2212 	movw	r2, #31250	; 0x7a12
 8000738:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b1e      	ldr	r3, [pc, #120]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000746:	4b1b      	ldr	r3, [pc, #108]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000758:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800075a:	2200      	movs	r2, #0
 800075c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV256;
 800075e:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000760:	220b      	movs	r2, #11
 8000762:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000766:	2200      	movs	r2, #0
 8000768:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800076a:	4812      	ldr	r0, [pc, #72]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800076c:	f004 fa32 	bl	8004bd4 <HAL_UART_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000776:	f001 f91d 	bl	80019b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800077a:	2100      	movs	r1, #0
 800077c:	480d      	ldr	r0, [pc, #52]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 800077e:	f004 ffc9 	bl	8005714 <HAL_UARTEx_SetTxFifoThreshold>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000788:	f001 f914 	bl	80019b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800078c:	2100      	movs	r1, #0
 800078e:	4809      	ldr	r0, [pc, #36]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 8000790:	f004 fffe 	bl	8005790 <HAL_UARTEx_SetRxFifoThreshold>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800079a:	f001 f90b 	bl	80019b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800079e:	4805      	ldr	r0, [pc, #20]	; (80007b4 <MX_LPUART1_UART_Init+0x8c>)
 80007a0:	f004 ff7f 	bl	80056a2 <HAL_UARTEx_DisableFifoMode>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80007aa:	f001 f903 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000070 	.word	0x20000070
 80007b8:	40008000 	.word	0x40008000

080007bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b09c      	sub	sp, #112	; 0x70
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007c2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
 80007ec:	615a      	str	r2, [r3, #20]
 80007ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2234      	movs	r2, #52	; 0x34
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 f87a 	bl	80058f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007fc:	4b46      	ldr	r3, [pc, #280]	; (8000918 <MX_TIM1_Init+0x15c>)
 80007fe:	4a47      	ldr	r2, [pc, #284]	; (800091c <MX_TIM1_Init+0x160>)
 8000800:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170 - 1;
 8000802:	4b45      	ldr	r3, [pc, #276]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000804:	22a9      	movs	r2, #169	; 0xa9
 8000806:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000808:	4b43      	ldr	r3, [pc, #268]	; (8000918 <MX_TIM1_Init+0x15c>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2272;
 800080e:	4b42      	ldr	r3, [pc, #264]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000810:	f44f 620e 	mov.w	r2, #2272	; 0x8e0
 8000814:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000816:	4b40      	ldr	r3, [pc, #256]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800081c:	4b3e      	ldr	r3, [pc, #248]	; (8000918 <MX_TIM1_Init+0x15c>)
 800081e:	2200      	movs	r2, #0
 8000820:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000822:	4b3d      	ldr	r3, [pc, #244]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000828:	483b      	ldr	r0, [pc, #236]	; (8000918 <MX_TIM1_Init+0x15c>)
 800082a:	f002 fdb3 	bl	8003394 <HAL_TIM_Base_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000834:	f001 f8be 	bl	80019b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800083e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000842:	4619      	mov	r1, r3
 8000844:	4834      	ldr	r0, [pc, #208]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000846:	f003 faf3 	bl	8003e30 <HAL_TIM_ConfigClockSource>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000850:	f001 f8b0 	bl	80019b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000854:	4830      	ldr	r0, [pc, #192]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000856:	f002 fe5f 	bl	8003518 <HAL_TIM_PWM_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000860:	f001 f8a8 	bl	80019b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000864:	2300      	movs	r3, #0
 8000866:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000868:	2300      	movs	r3, #0
 800086a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800086c:	2300      	movs	r3, #0
 800086e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000870:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000874:	4619      	mov	r1, r3
 8000876:	4828      	ldr	r0, [pc, #160]	; (8000918 <MX_TIM1_Init+0x15c>)
 8000878:	f004 f844 	bl	8004904 <HAL_TIMEx_MasterConfigSynchronization>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000882:	f001 f897 	bl	80019b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000886:	2360      	movs	r3, #96	; 0x60
 8000888:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2200;
 800088a:	f640 0398 	movw	r3, #2200	; 0x898
 800088e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000890:	2300      	movs	r3, #0
 8000892:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000894:	2300      	movs	r3, #0
 8000896:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000898:	2300      	movs	r3, #0
 800089a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800089c:	2300      	movs	r3, #0
 800089e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008a0:	2300      	movs	r3, #0
 80008a2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008a8:	2200      	movs	r2, #0
 80008aa:	4619      	mov	r1, r3
 80008ac:	481a      	ldr	r0, [pc, #104]	; (8000918 <MX_TIM1_Init+0x15c>)
 80008ae:	f003 f9ab 	bl	8003c08 <HAL_TIM_PWM_ConfigChannel>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80008b8:	f001 f87c 	bl	80019b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008bc:	2300      	movs	r3, #0
 80008be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008de:	2300      	movs	r3, #0
 80008e0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80008ec:	2300      	movs	r3, #0
 80008ee:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	4619      	mov	r1, r3
 80008f8:	4807      	ldr	r0, [pc, #28]	; (8000918 <MX_TIM1_Init+0x15c>)
 80008fa:	f004 f885 	bl	8004a08 <HAL_TIMEx_ConfigBreakDeadTime>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000904:	f001 f856 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000908:	4803      	ldr	r0, [pc, #12]	; (8000918 <MX_TIM1_Init+0x15c>)
 800090a:	f001 f92d 	bl	8001b68 <HAL_TIM_MspPostInit>

}
 800090e:	bf00      	nop
 8000910:	3770      	adds	r7, #112	; 0x70
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000100 	.word	0x20000100
 800091c:	40012c00 	.word	0x40012c00

08000920 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000926:	f107 0310 	add.w	r3, r7, #16
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800093e:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000940:	4a20      	ldr	r2, [pc, #128]	; (80009c4 <MX_TIM8_Init+0xa4>)
 8000942:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 170-1;
 8000944:	4b1e      	ldr	r3, [pc, #120]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000946:	22a9      	movs	r2, #169	; 0xa9
 8000948:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800094a:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <MX_TIM8_Init+0xa0>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 8000950:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000952:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000956:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <MX_TIM8_Init+0xa0>)
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800095e:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000960:	2200      	movs	r2, #0
 8000962:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000964:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800096a:	4815      	ldr	r0, [pc, #84]	; (80009c0 <MX_TIM8_Init+0xa0>)
 800096c:	f002 fd12 	bl	8003394 <HAL_TIM_Base_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8000976:	f001 f81d 	bl	80019b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800097a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800097e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000980:	f107 0310 	add.w	r3, r7, #16
 8000984:	4619      	mov	r1, r3
 8000986:	480e      	ldr	r0, [pc, #56]	; (80009c0 <MX_TIM8_Init+0xa0>)
 8000988:	f003 fa52 	bl	8003e30 <HAL_TIM_ConfigClockSource>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8000992:	f001 f80f 	bl	80019b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	4619      	mov	r1, r3
 80009a6:	4806      	ldr	r0, [pc, #24]	; (80009c0 <MX_TIM8_Init+0xa0>)
 80009a8:	f003 ffac 	bl	8004904 <HAL_TIMEx_MasterConfigSynchronization>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80009b2:	f000 ffff 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	3720      	adds	r7, #32
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	2000014c 	.word	0x2000014c
 80009c4:	40013400 	.word	0x40013400

080009c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	; 0x28
 80009cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	4b56      	ldr	r3, [pc, #344]	; (8000b38 <MX_GPIO_Init+0x170>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e2:	4a55      	ldr	r2, [pc, #340]	; (8000b38 <MX_GPIO_Init+0x170>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ea:	4b53      	ldr	r3, [pc, #332]	; (8000b38 <MX_GPIO_Init+0x170>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009f6:	4b50      	ldr	r3, [pc, #320]	; (8000b38 <MX_GPIO_Init+0x170>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fa:	4a4f      	ldr	r2, [pc, #316]	; (8000b38 <MX_GPIO_Init+0x170>)
 80009fc:	f043 0320 	orr.w	r3, r3, #32
 8000a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a02:	4b4d      	ldr	r3, [pc, #308]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	f003 0320 	and.w	r3, r3, #32
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0e:	4b4a      	ldr	r3, [pc, #296]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	4a49      	ldr	r2, [pc, #292]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1a:	4b47      	ldr	r3, [pc, #284]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	4b44      	ldr	r3, [pc, #272]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2a:	4a43      	ldr	r2, [pc, #268]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a32:	4b41      	ldr	r3, [pc, #260]	; (8000b38 <MX_GPIO_Init+0x170>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_SET);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8000a44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a48:	f001 fc9c 	bl	8002384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2110      	movs	r1, #16
 8000a50:	483a      	ldr	r0, [pc, #232]	; (8000b3c <MX_GPIO_Init+0x174>)
 8000a52:	f001 fc97 	bl	8002384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000a5c:	4838      	ldr	r0, [pc, #224]	; (8000b40 <MX_GPIO_Init+0x178>)
 8000a5e:	f001 fc91 	bl	8002384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a68:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	4830      	ldr	r0, [pc, #192]	; (8000b3c <MX_GPIO_Init+0x174>)
 8000a7a:	f001 fae9 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_10;
 8000a7e:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8000a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a84:	2301      	movs	r3, #1
 8000a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	4619      	mov	r1, r3
 8000a96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9a:	f001 fad9 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a9e:	2310      	movs	r3, #16
 8000aa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aae:	f107 0314 	add.w	r3, r7, #20
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4821      	ldr	r0, [pc, #132]	; (8000b3c <MX_GPIO_Init+0x174>)
 8000ab6:	f001 facb 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000aba:	f44f 637e 	mov.w	r3, #4064	; 0xfe0
 8000abe:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ac0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	4619      	mov	r1, r3
 8000ad0:	481a      	ldr	r0, [pc, #104]	; (8000b3c <MX_GPIO_Init+0x174>)
 8000ad2:	f001 fabd 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000ad6:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	4619      	mov	r1, r3
 8000aee:	4814      	ldr	r0, [pc, #80]	; (8000b40 <MX_GPIO_Init+0x178>)
 8000af0:	f001 faae 	bl	8002050 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000afa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	480c      	ldr	r0, [pc, #48]	; (8000b3c <MX_GPIO_Init+0x174>)
 8000b0c:	f001 faa0 	bl	8002050 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2102      	movs	r1, #2
 8000b14:	2017      	movs	r0, #23
 8000b16:	f001 fa66 	bl	8001fe6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b1a:	2017      	movs	r0, #23
 8000b1c:	f001 fa7d 	bl	800201a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2102      	movs	r1, #2
 8000b24:	2028      	movs	r0, #40	; 0x28
 8000b26:	f001 fa5e 	bl	8001fe6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b2a:	2028      	movs	r0, #40	; 0x28
 8000b2c:	f001 fa75 	bl	800201a <HAL_NVIC_EnableIRQ>

}
 8000b30:	bf00      	nop
 8000b32:	3728      	adds	r7, #40	; 0x28
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	48000800 	.word	0x48000800
 8000b40:	48000400 	.word	0x48000400

08000b44 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void  HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)    // TIM INTERRUPT
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM8)   // IF INTERRUPT GENERATED BY TIM8
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a63      	ldr	r2, [pc, #396]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	f040 80c0 	bne.w	8000cd8 <HAL_TIM_PeriodElapsedCallback+0x194>
	{
		// key_status_time_index
		key_status[0][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8000b58:	2120      	movs	r1, #32
 8000b5a:	4862      	ldr	r0, [pc, #392]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000b5c:	f001 fbfa 	bl	8002354 <HAL_GPIO_ReadPin>
 8000b60:	4603      	mov	r3, r0
 8000b62:	461a      	mov	r2, r3
 8000b64:	4b60      	ldr	r3, [pc, #384]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	bf14      	ite	ne
 8000b6c:	2201      	movne	r2, #1
 8000b6e:	2200      	moveq	r2, #0
 8000b70:	b2d1      	uxtb	r1, r2
 8000b72:	4a5e      	ldr	r2, [pc, #376]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000b74:	54d1      	strb	r1, [r2, r3]
		key_status[1][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8000b76:	2140      	movs	r1, #64	; 0x40
 8000b78:	485a      	ldr	r0, [pc, #360]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000b7a:	f001 fbeb 	bl	8002354 <HAL_GPIO_ReadPin>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b59      	ldr	r3, [pc, #356]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2a00      	cmp	r2, #0
 8000b88:	bf14      	ite	ne
 8000b8a:	2201      	movne	r2, #1
 8000b8c:	2200      	moveq	r2, #0
 8000b8e:	b2d1      	uxtb	r1, r2
 8000b90:	4a56      	ldr	r2, [pc, #344]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000b92:	4413      	add	r3, r2
 8000b94:	460a      	mov	r2, r1
 8000b96:	721a      	strb	r2, [r3, #8]
		key_status[2][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 8000b98:	2180      	movs	r1, #128	; 0x80
 8000b9a:	4852      	ldr	r0, [pc, #328]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000b9c:	f001 fbda 	bl	8002354 <HAL_GPIO_ReadPin>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b50      	ldr	r3, [pc, #320]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	bf14      	ite	ne
 8000bac:	2201      	movne	r2, #1
 8000bae:	2200      	moveq	r2, #0
 8000bb0:	b2d1      	uxtb	r1, r2
 8000bb2:	4a4e      	ldr	r2, [pc, #312]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000bb4:	4413      	add	r3, r2
 8000bb6:	460a      	mov	r2, r1
 8000bb8:	741a      	strb	r2, [r3, #16]
		key_status[3][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8000bba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bbe:	4849      	ldr	r0, [pc, #292]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000bc0:	f001 fbc8 	bl	8002354 <HAL_GPIO_ReadPin>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	4b47      	ldr	r3, [pc, #284]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	bf14      	ite	ne
 8000bd0:	2201      	movne	r2, #1
 8000bd2:	2200      	moveq	r2, #0
 8000bd4:	b2d1      	uxtb	r1, r2
 8000bd6:	4a45      	ldr	r2, [pc, #276]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000bd8:	4413      	add	r3, r2
 8000bda:	460a      	mov	r2, r1
 8000bdc:	761a      	strb	r2, [r3, #24]
		key_status[4][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000bde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000be2:	4840      	ldr	r0, [pc, #256]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000be4:	f001 fbb6 	bl	8002354 <HAL_GPIO_ReadPin>
 8000be8:	4603      	mov	r3, r0
 8000bea:	461a      	mov	r2, r3
 8000bec:	4b3e      	ldr	r3, [pc, #248]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2a00      	cmp	r2, #0
 8000bf2:	bf14      	ite	ne
 8000bf4:	2201      	movne	r2, #1
 8000bf6:	2200      	moveq	r2, #0
 8000bf8:	b2d1      	uxtb	r1, r2
 8000bfa:	4a3c      	ldr	r2, [pc, #240]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000bfc:	4413      	add	r3, r2
 8000bfe:	460a      	mov	r2, r1
 8000c00:	f883 2020 	strb.w	r2, [r3, #32]
		key_status[5][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 8000c04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c08:	4836      	ldr	r0, [pc, #216]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000c0a:	f001 fba3 	bl	8002354 <HAL_GPIO_ReadPin>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b35      	ldr	r3, [pc, #212]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2a00      	cmp	r2, #0
 8000c18:	bf14      	ite	ne
 8000c1a:	2201      	movne	r2, #1
 8000c1c:	2200      	moveq	r2, #0
 8000c1e:	b2d1      	uxtb	r1, r2
 8000c20:	4a32      	ldr	r2, [pc, #200]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000c22:	4413      	add	r3, r2
 8000c24:	460a      	mov	r2, r1
 8000c26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		key_status[6][key_status_time_index] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 8000c2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c2e:	482d      	ldr	r0, [pc, #180]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000c30:	f001 fb90 	bl	8002354 <HAL_GPIO_ReadPin>
 8000c34:	4603      	mov	r3, r0
 8000c36:	461a      	mov	r2, r3
 8000c38:	4b2b      	ldr	r3, [pc, #172]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	bf14      	ite	ne
 8000c40:	2201      	movne	r2, #1
 8000c42:	2200      	moveq	r2, #0
 8000c44:	b2d1      	uxtb	r1, r2
 8000c46:	4a29      	ldr	r2, [pc, #164]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000c48:	4413      	add	r3, r2
 8000c4a:	460a      	mov	r2, r1
 8000c4c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		key_status_time_index++;
 8000c50:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	3301      	adds	r3, #1
 8000c56:	4a24      	ldr	r2, [pc, #144]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c58:	6013      	str	r3, [r2, #0]
		key_status_time_index %= 8;	// key_status_time_index in [0, 7)
 8000c5a:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	425a      	negs	r2, r3
 8000c60:	f003 0307 	and.w	r3, r3, #7
 8000c64:	f002 0207 	and.w	r2, r2, #7
 8000c68:	bf58      	it	pl
 8000c6a:	4253      	negpl	r3, r2
 8000c6c:	4a1e      	ldr	r2, [pc, #120]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000c6e:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 7; i++){
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	e02d      	b.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x18e>
			int pressed_count = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	613b      	str	r3, [r7, #16]
			for (int j = 0; j < 8; j++){// 8 time (16ms) the same
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	e011      	b.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x160>
				if(key_status[i][j] == 0){
 8000c80:	4a1a      	ldr	r2, [pc, #104]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	00db      	lsls	r3, r3, #3
 8000c86:	441a      	add	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	f083 0301 	eor.w	r3, r3, #1
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d002      	beq.n	8000c9e <HAL_TIM_PeriodElapsedCallback+0x15a>
					pressed_count++;
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	613b      	str	r3, [r7, #16]
			for (int j = 0; j < 8; j++){// 8 time (16ms) the same
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b07      	cmp	r3, #7
 8000ca8:	ddea      	ble.n	8000c80 <HAL_TIM_PeriodElapsedCallback+0x13c>
				}
			}
			if (pressed_count == 8){// 8 time (16ms) pressed
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d105      	bne.n	8000cbc <HAL_TIM_PeriodElapsedCallback+0x178>
				debounced_key_status[i] = 0;
 8000cb0:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	e007      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x188>
			}
			else if(pressed_count == 0){// 8 time (16ms) released
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d104      	bne.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x188>
				debounced_key_status[i] = 1;
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	2201      	movs	r2, #1
 8000cca:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 7; i++){
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	2b06      	cmp	r3, #6
 8000cd6:	ddce      	ble.n	8000c76 <HAL_TIM_PeriodElapsedCallback+0x132>
			}
		}
	}

}
 8000cd8:	bf00      	nop
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40013400 	.word	0x40013400
 8000ce4:	48000800 	.word	0x48000800
 8000ce8:	2000019c 	.word	0x2000019c
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000038 	.word	0x20000038

08000cf4 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	80fb      	strh	r3, [r7, #6]
	// ,8ci
	int octave;
	enum Tune tune;
	int control_key = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
	char key;

	switch(mode){
 8000d02:	4b8c      	ldr	r3, [pc, #560]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x240>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	f000 80f9 	beq.w	8000efe <HAL_GPIO_EXTI_Callback+0x20a>
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	f300 810d 	bgt.w	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_EXTI_Callback+0x2a>
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	f000 80a8 	beq.w	8000e6c <HAL_GPIO_EXTI_Callback+0x178>
 8000d1c:	e106      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
	case PIANO:// play piano

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d22:	4885      	ldr	r0, [pc, #532]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d24:	f001 fb16 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d00a      	beq.n	8000d44 <HAL_GPIO_EXTI_Callback+0x50>
					!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){// neither K8 nor K pressed!
 8000d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d32:	4881      	ldr	r0, [pc, #516]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d34:	f001 fb0e 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d38:	4603      	mov	r3, r0
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d102      	bne.n	8000d44 <HAL_GPIO_EXTI_Callback+0x50>
			octave = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
 8000d42:	e02a      	b.n	8000d9a <HAL_GPIO_EXTI_Callback+0xa6>
		}
		else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d48:	487b      	ldr	r0, [pc, #492]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d4a:	f001 fb03 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d10a      	bne.n	8000d6a <HAL_GPIO_EXTI_Callback+0x76>
				!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){// K8 pressed! higher
 8000d54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d58:	4877      	ldr	r0, [pc, #476]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d5a:	f001 fafb 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d5e:	4603      	mov	r3, r0
		else if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <HAL_GPIO_EXTI_Callback+0x76>
			octave = 1;
 8000d64:	2301      	movs	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	e017      	b.n	8000d9a <HAL_GPIO_EXTI_Callback+0xa6>
		}
		else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d6e:	4872      	ldr	r0, [pc, #456]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d70:	f001 faf0 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00b      	beq.n	8000d92 <HAL_GPIO_EXTI_Callback+0x9e>
				HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){// K pressed! lower
 8000d7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d7e:	486e      	ldr	r0, [pc, #440]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d80:	f001 fae8 	bl	8002354 <HAL_GPIO_ReadPin>
 8000d84:	4603      	mov	r3, r0
		else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <HAL_GPIO_EXTI_Callback+0x9e>
			octave = -1;
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	e003      	b.n	8000d9a <HAL_GPIO_EXTI_Callback+0xa6>
		}
		else{// K8 and K pressed! switch mode!
			mode = MUSIC;
 8000d92:	4b68      	ldr	r3, [pc, #416]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x240>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
			return;
 8000d98:	e0c8      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
		}

		switch(GPIO_Pin){
 8000d9a:	88fb      	ldrh	r3, [r7, #6]
 8000d9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000da0:	d03b      	beq.n	8000e1a <HAL_GPIO_EXTI_Callback+0x126>
 8000da2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000da6:	dc3d      	bgt.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
 8000da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000dac:	d030      	beq.n	8000e10 <HAL_GPIO_EXTI_Callback+0x11c>
 8000dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000db2:	dc37      	bgt.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
 8000db4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000db8:	d025      	beq.n	8000e06 <HAL_GPIO_EXTI_Callback+0x112>
 8000dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000dbe:	dc31      	bgt.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
 8000dc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000dc4:	d01a      	beq.n	8000dfc <HAL_GPIO_EXTI_Callback+0x108>
 8000dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000dca:	dc2b      	bgt.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
 8000dcc:	2b80      	cmp	r3, #128	; 0x80
 8000dce:	d010      	beq.n	8000df2 <HAL_GPIO_EXTI_Callback+0xfe>
 8000dd0:	2b80      	cmp	r3, #128	; 0x80
 8000dd2:	dc27      	bgt.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
 8000dd4:	2b20      	cmp	r3, #32
 8000dd6:	d002      	beq.n	8000dde <HAL_GPIO_EXTI_Callback+0xea>
 8000dd8:	2b40      	cmp	r3, #64	; 0x40
 8000dda:	d005      	beq.n	8000de8 <HAL_GPIO_EXTI_Callback+0xf4>
 8000ddc:	e022      	b.n	8000e24 <HAL_GPIO_EXTI_Callback+0x130>
		case GPIO_PIN_5:tune = DO; key = '1'; break;
 8000dde:	2301      	movs	r3, #1
 8000de0:	74fb      	strb	r3, [r7, #19]
 8000de2:	2331      	movs	r3, #49	; 0x31
 8000de4:	72fb      	strb	r3, [r7, #11]
 8000de6:	e020      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_6:tune = RE; key = '2'; break;
 8000de8:	2302      	movs	r3, #2
 8000dea:	74fb      	strb	r3, [r7, #19]
 8000dec:	2332      	movs	r3, #50	; 0x32
 8000dee:	72fb      	strb	r3, [r7, #11]
 8000df0:	e01b      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_7:tune = MI; key = '3'; break;
 8000df2:	2303      	movs	r3, #3
 8000df4:	74fb      	strb	r3, [r7, #19]
 8000df6:	2333      	movs	r3, #51	; 0x33
 8000df8:	72fb      	strb	r3, [r7, #11]
 8000dfa:	e016      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_8:tune = FA; key = '4'; break;
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	74fb      	strb	r3, [r7, #19]
 8000e00:	2334      	movs	r3, #52	; 0x34
 8000e02:	72fb      	strb	r3, [r7, #11]
 8000e04:	e011      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_9:tune = SOL;	key = '5'; break;
 8000e06:	2305      	movs	r3, #5
 8000e08:	74fb      	strb	r3, [r7, #19]
 8000e0a:	2335      	movs	r3, #53	; 0x35
 8000e0c:	72fb      	strb	r3, [r7, #11]
 8000e0e:	e00c      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_10:tune = LA; key = '6'; break;
 8000e10:	2306      	movs	r3, #6
 8000e12:	74fb      	strb	r3, [r7, #19]
 8000e14:	2336      	movs	r3, #54	; 0x36
 8000e16:	72fb      	strb	r3, [r7, #11]
 8000e18:	e007      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		case GPIO_PIN_11:tune = SI; key = '7'; break;
 8000e1a:	2307      	movs	r3, #7
 8000e1c:	74fb      	strb	r3, [r7, #19]
 8000e1e:	2337      	movs	r3, #55	; 0x37
 8000e20:	72fb      	strb	r3, [r7, #11]
 8000e22:	e002      	b.n	8000e2a <HAL_GPIO_EXTI_Callback+0x136>
		default:control_key = 1; break;
 8000e24:	2301      	movs	r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	bf00      	nop
		}
		if (!control_key){
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d17a      	bne.n	8000f26 <HAL_GPIO_EXTI_Callback+0x232>
			if(!HAL_GPIO_ReadPin(GPIOC, GPIO_Pin)){// 
 8000e30:	88fb      	ldrh	r3, [r7, #6]
 8000e32:	4619      	mov	r1, r3
 8000e34:	4840      	ldr	r0, [pc, #256]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000e36:	f001 fa8d 	bl	8002354 <HAL_GPIO_ReadPin>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d10d      	bne.n	8000e5c <HAL_GPIO_EXTI_Callback+0x168>
				set_tune(tune, octave);
 8000e40:	7cfb      	ldrb	r3, [r7, #19]
 8000e42:	6979      	ldr	r1, [r7, #20]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 f87d 	bl	8000f44 <set_tune>
				HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	483b      	ldr	r0, [pc, #236]	; (8000f3c <HAL_GPIO_EXTI_Callback+0x248>)
 8000e4e:	f002 fbc5 	bl	80035dc <HAL_TIM_PWM_Start>
				display(key);
 8000e52:	7afb      	ldrb	r3, [r7, #11]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 faf5 	bl	8001444 <display>
			else{
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
				display('^');
			}
		}
		break;
 8000e5a:	e064      	b.n	8000f26 <HAL_GPIO_EXTI_Callback+0x232>
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4837      	ldr	r0, [pc, #220]	; (8000f3c <HAL_GPIO_EXTI_Callback+0x248>)
 8000e60:	f002 fcbc 	bl	80037dc <HAL_TIM_PWM_Stop>
				display('^');
 8000e64:	205e      	movs	r0, #94	; 0x5e
 8000e66:	f000 faed 	bl	8001444 <display>
		break;
 8000e6a:	e05c      	b.n	8000f26 <HAL_GPIO_EXTI_Callback+0x232>
	case MUSIC:
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e70:	4831      	ldr	r0, [pc, #196]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000e72:	f001 fa6f 	bl	8002354 <HAL_GPIO_ReadPin>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d10b      	bne.n	8000e94 <HAL_GPIO_EXTI_Callback+0x1a0>
				HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){// K and K8 pressed!
 8000e7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e80:	482d      	ldr	r0, [pc, #180]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000e82:	f001 fa67 	bl	8002354 <HAL_GPIO_ReadPin>
 8000e86:	4603      	mov	r3, r0
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d003      	beq.n	8000e94 <HAL_GPIO_EXTI_Callback+0x1a0>
			mode = MIDI;
 8000e8c:	4b29      	ldr	r3, [pc, #164]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x240>)
 8000e8e:	2202      	movs	r2, #2
 8000e90:	701a      	strb	r2, [r3, #0]
			return;
 8000e92:	e04b      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
		}
		// play song
		switch(GPIO_Pin){
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	2b80      	cmp	r3, #128	; 0x80
 8000e98:	d01c      	beq.n	8000ed4 <HAL_GPIO_EXTI_Callback+0x1e0>
 8000e9a:	2b80      	cmp	r3, #128	; 0x80
 8000e9c:	dc25      	bgt.n	8000eea <HAL_GPIO_EXTI_Callback+0x1f6>
 8000e9e:	2b20      	cmp	r3, #32
 8000ea0:	d002      	beq.n	8000ea8 <HAL_GPIO_EXTI_Callback+0x1b4>
 8000ea2:	2b40      	cmp	r3, #64	; 0x40
 8000ea4:	d00b      	beq.n	8000ebe <HAL_GPIO_EXTI_Callback+0x1ca>
 8000ea6:	e020      	b.n	8000eea <HAL_GPIO_EXTI_Callback+0x1f6>
		case GPIO_PIN_5:	// song1
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)){// 
 8000ea8:	2120      	movs	r1, #32
 8000eaa:	4823      	ldr	r0, [pc, #140]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000eac:	f001 fa52 	bl	8002354 <HAL_GPIO_ReadPin>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d11d      	bne.n	8000ef2 <HAL_GPIO_EXTI_Callback+0x1fe>
				song_to_play = SONG_1;
 8000eb6:	4b22      	ldr	r3, [pc, #136]	; (8000f40 <HAL_GPIO_EXTI_Callback+0x24c>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ebc:	e019      	b.n	8000ef2 <HAL_GPIO_EXTI_Callback+0x1fe>
		case GPIO_PIN_6:	// song2
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6)){// 
 8000ebe:	2140      	movs	r1, #64	; 0x40
 8000ec0:	481d      	ldr	r0, [pc, #116]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000ec2:	f001 fa47 	bl	8002354 <HAL_GPIO_ReadPin>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d114      	bne.n	8000ef6 <HAL_GPIO_EXTI_Callback+0x202>
				song_to_play = SONG_2;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <HAL_GPIO_EXTI_Callback+0x24c>)
 8000ece:	2202      	movs	r2, #2
 8000ed0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ed2:	e010      	b.n	8000ef6 <HAL_GPIO_EXTI_Callback+0x202>
		case GPIO_PIN_7:	// song3
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7)){
 8000ed4:	2180      	movs	r1, #128	; 0x80
 8000ed6:	4818      	ldr	r0, [pc, #96]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000ed8:	f001 fa3c 	bl	8002354 <HAL_GPIO_ReadPin>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10b      	bne.n	8000efa <HAL_GPIO_EXTI_Callback+0x206>
				song_to_play = SONG_3;
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_GPIO_EXTI_Callback+0x24c>)
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ee8:	e007      	b.n	8000efa <HAL_GPIO_EXTI_Callback+0x206>
		default:	// STOP PLAY
			song_to_play = NO_SONG;
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <HAL_GPIO_EXTI_Callback+0x24c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
			break;
 8000ef0:	e004      	b.n	8000efc <HAL_GPIO_EXTI_Callback+0x208>
			break;
 8000ef2:	bf00      	nop
 8000ef4:	e01a      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
			break;
 8000ef6:	bf00      	nop
 8000ef8:	e018      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
			break;
 8000efa:	bf00      	nop
		}
		break;
 8000efc:	e016      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
	case MIDI:
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000efe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f02:	480d      	ldr	r0, [pc, #52]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000f04:	f001 fa26 	bl	8002354 <HAL_GPIO_ReadPin>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10d      	bne.n	8000f2a <HAL_GPIO_EXTI_Callback+0x236>
				HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){// K and K8 pressed!
 8000f0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f12:	4809      	ldr	r0, [pc, #36]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x244>)
 8000f14:	f001 fa1e 	bl	8002354 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) &&
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <HAL_GPIO_EXTI_Callback+0x236>
			mode = PIANO;
 8000f1e:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x240>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
			return;
 8000f24:	e002      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
		break;
 8000f26:	bf00      	nop
 8000f28:	e000      	b.n	8000f2c <HAL_GPIO_EXTI_Callback+0x238>
		}
		break;
 8000f2a:	bf00      	nop
	}

}
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000198 	.word	0x20000198
 8000f38:	48000800 	.word	0x48000800
 8000f3c:	20000100 	.word	0x20000100
 8000f40:	20000199 	.word	0x20000199

08000f44 <set_tune>:

void set_tune(enum Tune t, int octave){
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
	if (t == REST){// DON'T PLAY ANYTHING
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d108      	bne.n	8000f68 <set_tune+0x24>
		TIM1->ARR = 2272;
 8000f56:	4b90      	ldr	r3, [pc, #576]	; (8001198 <set_tune+0x254>)
 8000f58:	f44f 620e 	mov.w	r2, #2272	; 0x8e0
 8000f5c:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM1->CCR1 = 2273;
 8000f5e:	4b8e      	ldr	r3, [pc, #568]	; (8001198 <set_tune+0x254>)
 8000f60:	f640 02e1 	movw	r2, #2273	; 0x8e1
 8000f64:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8000f66:	e111      	b.n	800118c <set_tune+0x248>
	}
	switch (octave){
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	f000 80b5 	beq.w	80010da <set_tune+0x196>
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	f300 810a 	bgt.w	800118c <set_tune+0x248>
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f7e:	d058      	beq.n	8001032 <set_tune+0xee>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f040 8102 	bne.w	800118c <set_tune+0x248>
	case 0:// BEGIN WITH 440Hz
		if (t == DO){
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d108      	bne.n	8000fa0 <set_tune+0x5c>
			TIM1->ARR=3822;
 8000f8e:	4b82      	ldr	r3, [pc, #520]	; (8001198 <set_tune+0x254>)
 8000f90:	f640 62ee 	movw	r2, #3822	; 0xeee
 8000f94:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=3600;
 8000f96:	4b80      	ldr	r3, [pc, #512]	; (8001198 <set_tune+0x254>)
 8000f98:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f9c:	635a      	str	r2, [r3, #52]	; 0x34
		}
		else if (t == SI){
			TIM1->ARR=2024;
			TIM1->CCR1=1923;
		}
		break;
 8000f9e:	e0f0      	b.n	8001182 <set_tune+0x23e>
		else if (t == RE){
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d108      	bne.n	8000fb8 <set_tune+0x74>
			TIM1->ARR=3404;
 8000fa6:	4b7c      	ldr	r3, [pc, #496]	; (8001198 <set_tune+0x254>)
 8000fa8:	f640 524c 	movw	r2, #3404	; 0xd4c
 8000fac:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=3233;
 8000fae:	4b7a      	ldr	r3, [pc, #488]	; (8001198 <set_tune+0x254>)
 8000fb0:	f640 42a1 	movw	r2, #3233	; 0xca1
 8000fb4:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000fb6:	e0e4      	b.n	8001182 <set_tune+0x23e>
		else if (t == MI){
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	d108      	bne.n	8000fd0 <set_tune+0x8c>
			TIM1->ARR=3033;
 8000fbe:	4b76      	ldr	r3, [pc, #472]	; (8001198 <set_tune+0x254>)
 8000fc0:	f640 32d9 	movw	r2, #3033	; 0xbd9
 8000fc4:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=2881;
 8000fc6:	4b74      	ldr	r3, [pc, #464]	; (8001198 <set_tune+0x254>)
 8000fc8:	f640 3241 	movw	r2, #2881	; 0xb41
 8000fcc:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000fce:	e0d8      	b.n	8001182 <set_tune+0x23e>
		else if (t == FA){
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	d108      	bne.n	8000fe8 <set_tune+0xa4>
			TIM1->ARR=2863;
 8000fd6:	4b70      	ldr	r3, [pc, #448]	; (8001198 <set_tune+0x254>)
 8000fd8:	f640 322f 	movw	r2, #2863	; 0xb2f
 8000fdc:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=2719;
 8000fde:	4b6e      	ldr	r3, [pc, #440]	; (8001198 <set_tune+0x254>)
 8000fe0:	f640 229f 	movw	r2, #2719	; 0xa9f
 8000fe4:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000fe6:	e0cc      	b.n	8001182 <set_tune+0x23e>
		else if (t == SOL){
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	d108      	bne.n	8001000 <set_tune+0xbc>
			TIM1->ARR=2550;
 8000fee:	4b6a      	ldr	r3, [pc, #424]	; (8001198 <set_tune+0x254>)
 8000ff0:	f640 12f6 	movw	r2, #2550	; 0x9f6
 8000ff4:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=2422;
 8000ff6:	4b68      	ldr	r3, [pc, #416]	; (8001198 <set_tune+0x254>)
 8000ff8:	f640 1276 	movw	r2, #2422	; 0x976
 8000ffc:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000ffe:	e0c0      	b.n	8001182 <set_tune+0x23e>
		else if (t == LA){
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	2b06      	cmp	r3, #6
 8001004:	d108      	bne.n	8001018 <set_tune+0xd4>
			TIM1->ARR=2272;
 8001006:	4b64      	ldr	r3, [pc, #400]	; (8001198 <set_tune+0x254>)
 8001008:	f44f 620e 	mov.w	r2, #2272	; 0x8e0
 800100c:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=2023;
 800100e:	4b62      	ldr	r3, [pc, #392]	; (8001198 <set_tune+0x254>)
 8001010:	f240 72e7 	movw	r2, #2023	; 0x7e7
 8001014:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001016:	e0b4      	b.n	8001182 <set_tune+0x23e>
		else if (t == SI){
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	2b07      	cmp	r3, #7
 800101c:	f040 80b1 	bne.w	8001182 <set_tune+0x23e>
			TIM1->ARR=2024;
 8001020:	4b5d      	ldr	r3, [pc, #372]	; (8001198 <set_tune+0x254>)
 8001022:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8001026:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1923;
 8001028:	4b5b      	ldr	r3, [pc, #364]	; (8001198 <set_tune+0x254>)
 800102a:	f240 7283 	movw	r2, #1923	; 0x783
 800102e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001030:	e0a7      	b.n	8001182 <set_tune+0x23e>
	case -1:// LOW OCTAVE
		if (t == DO){
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d108      	bne.n	800104a <set_tune+0x106>
			TIM1->ARR=7644;
 8001038:	4b57      	ldr	r3, [pc, #348]	; (8001198 <set_tune+0x254>)
 800103a:	f641 52dc 	movw	r2, #7644	; 0x1ddc
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=7262;
 8001040:	4b55      	ldr	r3, [pc, #340]	; (8001198 <set_tune+0x254>)
 8001042:	f641 425e 	movw	r2, #7262	; 0x1c5e
 8001046:	635a      	str	r2, [r3, #52]	; 0x34
		}
		else if (t == SI){
			TIM1->ARR=4048;
			TIM1->CCR1=3845;
		}
		break;
 8001048:	e09d      	b.n	8001186 <set_tune+0x242>
		else if (t == RE){
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2b02      	cmp	r3, #2
 800104e:	d108      	bne.n	8001062 <set_tune+0x11e>
			TIM1->ARR=6809;
 8001050:	4b51      	ldr	r3, [pc, #324]	; (8001198 <set_tune+0x254>)
 8001052:	f641 2299 	movw	r2, #6809	; 0x1a99
 8001056:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=6468;
 8001058:	4b4f      	ldr	r3, [pc, #316]	; (8001198 <set_tune+0x254>)
 800105a:	f641 1244 	movw	r2, #6468	; 0x1944
 800105e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001060:	e091      	b.n	8001186 <set_tune+0x242>
		else if (t == MI){
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2b03      	cmp	r3, #3
 8001066:	d108      	bne.n	800107a <set_tune+0x136>
			TIM1->ARR=6067;
 8001068:	4b4b      	ldr	r3, [pc, #300]	; (8001198 <set_tune+0x254>)
 800106a:	f241 72b3 	movw	r2, #6067	; 0x17b3
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=5763;
 8001070:	4b49      	ldr	r3, [pc, #292]	; (8001198 <set_tune+0x254>)
 8001072:	f241 6283 	movw	r2, #5763	; 0x1683
 8001076:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001078:	e085      	b.n	8001186 <set_tune+0x242>
		else if (t == FA){
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b04      	cmp	r3, #4
 800107e:	d108      	bne.n	8001092 <set_tune+0x14e>
			TIM1->ARR=5726;
 8001080:	4b45      	ldr	r3, [pc, #276]	; (8001198 <set_tune+0x254>)
 8001082:	f241 625e 	movw	r2, #5726	; 0x165e
 8001086:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=5440;
 8001088:	4b43      	ldr	r3, [pc, #268]	; (8001198 <set_tune+0x254>)
 800108a:	f44f 52aa 	mov.w	r2, #5440	; 0x1540
 800108e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001090:	e079      	b.n	8001186 <set_tune+0x242>
		else if (t == SOL){
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b05      	cmp	r3, #5
 8001096:	d108      	bne.n	80010aa <set_tune+0x166>
			TIM1->ARR=5101;
 8001098:	4b3f      	ldr	r3, [pc, #252]	; (8001198 <set_tune+0x254>)
 800109a:	f241 32ed 	movw	r2, #5101	; 0x13ed
 800109e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=4845;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	; (8001198 <set_tune+0x254>)
 80010a2:	f241 22ed 	movw	r2, #4845	; 0x12ed
 80010a6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80010a8:	e06d      	b.n	8001186 <set_tune+0x242>
		else if (t == LA){
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2b06      	cmp	r3, #6
 80010ae:	d108      	bne.n	80010c2 <set_tune+0x17e>
			TIM1->ARR=4544;
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <set_tune+0x254>)
 80010b2:	f44f 528e 	mov.w	r2, #4544	; 0x11c0
 80010b6:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=4317;
 80010b8:	4b37      	ldr	r3, [pc, #220]	; (8001198 <set_tune+0x254>)
 80010ba:	f241 02dd 	movw	r2, #4317	; 0x10dd
 80010be:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80010c0:	e061      	b.n	8001186 <set_tune+0x242>
		else if (t == SI){
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b07      	cmp	r3, #7
 80010c6:	d15e      	bne.n	8001186 <set_tune+0x242>
			TIM1->ARR=4048;
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <set_tune+0x254>)
 80010ca:	f44f 627d 	mov.w	r2, #4048	; 0xfd0
 80010ce:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=3845;
 80010d0:	4b31      	ldr	r3, [pc, #196]	; (8001198 <set_tune+0x254>)
 80010d2:	f640 7205 	movw	r2, #3845	; 0xf05
 80010d6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80010d8:	e055      	b.n	8001186 <set_tune+0x242>
	case 1:// HIGH OCTAVE
		if (t == DO){
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d108      	bne.n	80010f2 <set_tune+0x1ae>
			TIM1->ARR=1910;
 80010e0:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <set_tune+0x254>)
 80010e2:	f240 7276 	movw	r2, #1910	; 0x776
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1814;
 80010e8:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <set_tune+0x254>)
 80010ea:	f240 7216 	movw	r2, #1814	; 0x716
 80010ee:	635a      	str	r2, [r3, #52]	; 0x34
		}
		else if (t == SI){
			TIM1->ARR=1011;
			TIM1->CCR1=960;
		}
		break;
 80010f0:	e04b      	b.n	800118a <set_tune+0x246>
		else if (t == RE){
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d108      	bne.n	800110a <set_tune+0x1c6>
			TIM1->ARR=1701;
 80010f8:	4b27      	ldr	r3, [pc, #156]	; (8001198 <set_tune+0x254>)
 80010fa:	f240 62a5 	movw	r2, #1701	; 0x6a5
 80010fe:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1616;
 8001100:	4b25      	ldr	r3, [pc, #148]	; (8001198 <set_tune+0x254>)
 8001102:	f44f 62ca 	mov.w	r2, #1616	; 0x650
 8001106:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001108:	e03f      	b.n	800118a <set_tune+0x246>
		else if (t == MI){
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	2b03      	cmp	r3, #3
 800110e:	d108      	bne.n	8001122 <set_tune+0x1de>
			TIM1->ARR=1516;
 8001110:	4b21      	ldr	r3, [pc, #132]	; (8001198 <set_tune+0x254>)
 8001112:	f240 52ec 	movw	r2, #1516	; 0x5ec
 8001116:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1440;
 8001118:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <set_tune+0x254>)
 800111a:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 800111e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001120:	e033      	b.n	800118a <set_tune+0x246>
		else if (t == FA){
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b04      	cmp	r3, #4
 8001126:	d108      	bne.n	800113a <set_tune+0x1f6>
			TIM1->ARR=1431;
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <set_tune+0x254>)
 800112a:	f240 5297 	movw	r2, #1431	; 0x597
 800112e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1359;
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <set_tune+0x254>)
 8001132:	f240 524f 	movw	r2, #1359	; 0x54f
 8001136:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001138:	e027      	b.n	800118a <set_tune+0x246>
		else if (t == SOL){
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b05      	cmp	r3, #5
 800113e:	d108      	bne.n	8001152 <set_tune+0x20e>
			TIM1->ARR=1275;
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <set_tune+0x254>)
 8001142:	f240 42fb 	movw	r2, #1275	; 0x4fb
 8001146:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1210;
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <set_tune+0x254>)
 800114a:	f240 42ba 	movw	r2, #1210	; 0x4ba
 800114e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001150:	e01b      	b.n	800118a <set_tune+0x246>
		else if (t == LA){
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	2b06      	cmp	r3, #6
 8001156:	d108      	bne.n	800116a <set_tune+0x226>
			TIM1->ARR=1135;
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <set_tune+0x254>)
 800115a:	f240 426f 	movw	r2, #1135	; 0x46f
 800115e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=1078;
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <set_tune+0x254>)
 8001162:	f240 4236 	movw	r2, #1078	; 0x436
 8001166:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001168:	e00f      	b.n	800118a <set_tune+0x246>
		else if (t == SI){
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b07      	cmp	r3, #7
 800116e:	d10c      	bne.n	800118a <set_tune+0x246>
			TIM1->ARR=1011;
 8001170:	4b09      	ldr	r3, [pc, #36]	; (8001198 <set_tune+0x254>)
 8001172:	f240 32f3 	movw	r2, #1011	; 0x3f3
 8001176:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->CCR1=960;
 8001178:	4b07      	ldr	r3, [pc, #28]	; (8001198 <set_tune+0x254>)
 800117a:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 800117e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001180:	e003      	b.n	800118a <set_tune+0x246>
		break;
 8001182:	bf00      	nop
 8001184:	e002      	b.n	800118c <set_tune+0x248>
		break;
 8001186:	bf00      	nop
 8001188:	e000      	b.n	800118c <set_tune+0x248>
		break;
 800118a:	bf00      	nop
	}
}
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40012c00 	.word	0x40012c00

0800119c <control_midi>:

void control_midi(int command, enum Tune t, int octave){
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	460b      	mov	r3, r1
 80011a6:	607a      	str	r2, [r7, #4]
 80011a8:	72fb      	strb	r3, [r7, #11]
	unsigned char frame[3];
	switch(command){// only single note at a time
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <control_midi+0x1c>
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d003      	beq.n	80011be <control_midi+0x22>
 80011b6:	e005      	b.n	80011c4 <control_midi+0x28>
	case MIDI_NOTE_OFF:
		frame[0] = 0x80;
 80011b8:	2380      	movs	r3, #128	; 0x80
 80011ba:	743b      	strb	r3, [r7, #16]
		break;
 80011bc:	e002      	b.n	80011c4 <control_midi+0x28>
	case MIDI_NOTE_ON:
		frame[0] = 0x90;
 80011be:	2390      	movs	r3, #144	; 0x90
 80011c0:	743b      	strb	r3, [r7, #16]
		break;
 80011c2:	bf00      	nop
	}

	if (t == DO){
 80011c4:	7afb      	ldrb	r3, [r7, #11]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d102      	bne.n	80011d0 <control_midi+0x34>
		frame[1] = 60;
 80011ca:	233c      	movs	r3, #60	; 0x3c
 80011cc:	747b      	strb	r3, [r7, #17]
 80011ce:	e022      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == RE){
 80011d0:	7afb      	ldrb	r3, [r7, #11]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d102      	bne.n	80011dc <control_midi+0x40>
		frame[1] = 62;
 80011d6:	233e      	movs	r3, #62	; 0x3e
 80011d8:	747b      	strb	r3, [r7, #17]
 80011da:	e01c      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == MI){
 80011dc:	7afb      	ldrb	r3, [r7, #11]
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d102      	bne.n	80011e8 <control_midi+0x4c>
		frame[1] = 64;
 80011e2:	2340      	movs	r3, #64	; 0x40
 80011e4:	747b      	strb	r3, [r7, #17]
 80011e6:	e016      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == FA){
 80011e8:	7afb      	ldrb	r3, [r7, #11]
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d102      	bne.n	80011f4 <control_midi+0x58>
		frame[1] = 65;
 80011ee:	2341      	movs	r3, #65	; 0x41
 80011f0:	747b      	strb	r3, [r7, #17]
 80011f2:	e010      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == SOL){
 80011f4:	7afb      	ldrb	r3, [r7, #11]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d102      	bne.n	8001200 <control_midi+0x64>
		frame[1] = 67;
 80011fa:	2343      	movs	r3, #67	; 0x43
 80011fc:	747b      	strb	r3, [r7, #17]
 80011fe:	e00a      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == LA){
 8001200:	7afb      	ldrb	r3, [r7, #11]
 8001202:	2b06      	cmp	r3, #6
 8001204:	d102      	bne.n	800120c <control_midi+0x70>
		frame[1] = 69;
 8001206:	2345      	movs	r3, #69	; 0x45
 8001208:	747b      	strb	r3, [r7, #17]
 800120a:	e004      	b.n	8001216 <control_midi+0x7a>
	}
	else if (t == SI){
 800120c:	7afb      	ldrb	r3, [r7, #11]
 800120e:	2b07      	cmp	r3, #7
 8001210:	d101      	bne.n	8001216 <control_midi+0x7a>
		frame[1] = 71;
 8001212:	2347      	movs	r3, #71	; 0x47
 8001214:	747b      	strb	r3, [r7, #17]
	}
	frame[2] = 0x7f;
 8001216:	237f      	movs	r3, #127	; 0x7f
 8001218:	74bb      	strb	r3, [r7, #18]

	for (int i = 0; i < 3;i++){
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	e00c      	b.n	800123a <control_midi+0x9e>
		HAL_UART_Transmit(&hlpuart1, &frame[i], 1, 0xffff);
 8001220:	f107 0210 	add.w	r2, r7, #16
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	18d1      	adds	r1, r2, r3
 8001228:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800122c:	2201      	movs	r2, #1
 800122e:	4807      	ldr	r0, [pc, #28]	; (800124c <control_midi+0xb0>)
 8001230:	f003 fd20 	bl	8004c74 <HAL_UART_Transmit>
	for (int i = 0; i < 3;i++){
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	3301      	adds	r3, #1
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2b02      	cmp	r3, #2
 800123e:	ddef      	ble.n	8001220 <control_midi+0x84>
	}
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000070 	.word	0x20000070

08001250 <play_song>:

void play_song(enum Song song, const int bpm, const int length, const enum Tune* note_tune, const enum Rhythm* note_rhythm, const int* note_ocative){
 8001250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001254:	b097      	sub	sp, #92	; 0x5c
 8001256:	af00      	add	r7, sp, #0
 8001258:	63b9      	str	r1, [r7, #56]	; 0x38
 800125a:	637a      	str	r2, [r7, #52]	; 0x34
 800125c:	633b      	str	r3, [r7, #48]	; 0x30
 800125e:	4603      	mov	r3, r0
 8001260:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	long long sixteenth_time = 60*1000/4/bpm;// time of sixteenth note
 8001264:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800126a:	fb92 f3f3 	sdiv	r3, r2, r3
 800126e:	17da      	asrs	r2, r3, #31
 8001270:	4698      	mov	r8, r3
 8001272:	4691      	mov	r9, r2
 8001274:	e9c7 8910 	strd	r8, r9, [r7, #64]	; 0x40
	for (long long i = 0; i < length; i++){
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8001284:	e0c5      	b.n	8001412 <play_song+0x1c2>
		if (song_to_play != song){
 8001286:	4b6d      	ldr	r3, [pc, #436]	; (800143c <play_song+0x1ec>)
 8001288:	781a      	ldrb	r2, [r3, #0]
 800128a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800128e:	4293      	cmp	r3, r2
 8001290:	f040 80ce 	bne.w	8001430 <play_song+0x1e0>
			return;
		}
		// 
		long long time = 0;	//millisecond
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		if (note_rhythm[i] == WHOLE){
 80012a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80012a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012a6:	4413      	add	r3, r2
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d10c      	bne.n	80012c8 <play_song+0x78>
			time = 16*sixteenth_time;
 80012ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80012b2:	f04f 0000 	mov.w	r0, #0
 80012b6:	f04f 0100 	mov.w	r1, #0
 80012ba:	0119      	lsls	r1, r3, #4
 80012bc:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80012c0:	0110      	lsls	r0, r2, #4
 80012c2:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
 80012c6:	e07c      	b.n	80013c2 <play_song+0x172>
		}
		else if(note_rhythm[i] == HALF){
 80012c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80012ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012ce:	4413      	add	r3, r2
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d10c      	bne.n	80012f0 <play_song+0xa0>
			time = 8*sixteenth_time;
 80012d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80012da:	f04f 0000 	mov.w	r0, #0
 80012de:	f04f 0100 	mov.w	r1, #0
 80012e2:	00d9      	lsls	r1, r3, #3
 80012e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80012e8:	00d0      	lsls	r0, r2, #3
 80012ea:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
 80012ee:	e068      	b.n	80013c2 <play_song+0x172>
		}
		else if (note_rhythm[i] == DOTTED_QUARTER){
 80012f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80012f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d116      	bne.n	800132c <play_song+0xdc>
			time = 6*sixteenth_time;
 80012fe:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	1896      	adds	r6, r2, r2
 8001308:	62be      	str	r6, [r7, #40]	; 0x28
 800130a:	415b      	adcs	r3, r3
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800130e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001312:	1814      	adds	r4, r2, r0
 8001314:	eb43 0501 	adc.w	r5, r3, r1
 8001318:	1923      	adds	r3, r4, r4
 800131a:	623b      	str	r3, [r7, #32]
 800131c:	eb45 0305 	adc.w	r3, r5, r5
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
 8001322:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001326:	e9c7 4512 	strd	r4, r5, [r7, #72]	; 0x48
 800132a:	e04a      	b.n	80013c2 <play_song+0x172>
		}
		else if(note_rhythm[i] == QUARTER){
 800132c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800132e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001332:	4413      	add	r3, r2
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b02      	cmp	r3, #2
 8001338:	d10c      	bne.n	8001354 <play_song+0x104>
			time = 4*sixteenth_time;
 800133a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800133e:	f04f 0000 	mov.w	r0, #0
 8001342:	f04f 0100 	mov.w	r1, #0
 8001346:	0099      	lsls	r1, r3, #2
 8001348:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800134c:	0090      	lsls	r0, r2, #2
 800134e:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
 8001352:	e036      	b.n	80013c2 <play_song+0x172>
		}
		else if(note_rhythm[i] == DOTTED_EIGHTH){
 8001354:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001356:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800135a:	4413      	add	r3, r2
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b05      	cmp	r3, #5
 8001360:	d112      	bne.n	8001388 <play_song+0x138>
			time = 3*sixteenth_time;
 8001362:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	1896      	adds	r6, r2, r2
 800136c:	61be      	str	r6, [r7, #24]
 800136e:	415b      	adcs	r3, r3
 8001370:	61fb      	str	r3, [r7, #28]
 8001372:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001376:	1816      	adds	r6, r2, r0
 8001378:	613e      	str	r6, [r7, #16]
 800137a:	414b      	adcs	r3, r1
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001382:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001386:	e01c      	b.n	80013c2 <play_song+0x172>
		}
		else if(note_rhythm[i] == EIGHTH){
 8001388:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800138a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800138e:	4413      	add	r3, r2
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b04      	cmp	r3, #4
 8001394:	d10a      	bne.n	80013ac <play_song+0x15c>
			time = 2*sixteenth_time;
 8001396:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800139a:	1891      	adds	r1, r2, r2
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	415b      	adcs	r3, r3
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013a6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80013aa:	e00a      	b.n	80013c2 <play_song+0x172>
		}
		else if(note_rhythm[i] == SIXTEENTH){
 80013ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80013ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80013b2:	4413      	add	r3, r2
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d103      	bne.n	80013c2 <play_song+0x172>
			time = 1*sixteenth_time;
 80013ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80013be:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		}
		set_tune(note_tune[i], note_ocative[i]);
 80013c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80013c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c6:	4413      	add	r3, r2
 80013c8:	7818      	ldrb	r0, [r3, #0]
 80013ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80013cc:	009a      	lsls	r2, r3, #2
 80013ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013d2:	4413      	add	r3, r2
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fdb4 	bl	8000f44 <set_tune>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013dc:	2100      	movs	r1, #0
 80013de:	4818      	ldr	r0, [pc, #96]	; (8001440 <play_song+0x1f0>)
 80013e0:	f002 f8fc 	bl	80035dc <HAL_TIM_PWM_Start>
		HAL_Delay(time - 50);	// ??????????
 80013e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013e6:	3b32      	subs	r3, #50	; 0x32
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fcff 	bl	8001dec <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80013ee:	2100      	movs	r1, #0
 80013f0:	4813      	ldr	r0, [pc, #76]	; (8001440 <play_song+0x1f0>)
 80013f2:	f002 f9f3 	bl	80037dc <HAL_TIM_PWM_Stop>
		HAL_Delay(50);
 80013f6:	2032      	movs	r0, #50	; 0x32
 80013f8:	f000 fcf8 	bl	8001dec <HAL_Delay>
	for (long long i = 0; i < length; i++){
 80013fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001400:	1c51      	adds	r1, r2, #1
 8001402:	6039      	str	r1, [r7, #0]
 8001404:	f143 0300 	adc.w	r3, r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800140e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8001412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001414:	17da      	asrs	r2, r3, #31
 8001416:	469a      	mov	sl, r3
 8001418:	4693      	mov	fp, r2
 800141a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800141e:	4552      	cmp	r2, sl
 8001420:	eb73 030b 	sbcs.w	r3, r3, fp
 8001424:	f6ff af2f 	blt.w	8001286 <play_song+0x36>
	}
	// play complete
	song_to_play = NO_SONG;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <play_song+0x1ec>)
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
 800142e:	e000      	b.n	8001432 <play_song+0x1e2>
			return;
 8001430:	bf00      	nop
}
 8001432:	375c      	adds	r7, #92	; 0x5c
 8001434:	46bd      	mov	sp, r7
 8001436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800143a:	bf00      	nop
 800143c:	20000199 	.word	0x20000199
 8001440:	20000100 	.word	0x20000100

08001444 <display>:

void display(char c){
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
	switch(c){
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	3b30      	subs	r3, #48	; 0x30
 8001452:	2b2e      	cmp	r3, #46	; 0x2e
 8001454:	f200 82a6 	bhi.w	80019a4 <display+0x560>
 8001458:	a201      	add	r2, pc, #4	; (adr r2, 8001460 <display+0x1c>)
 800145a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145e:	bf00      	nop
 8001460:	0800156f 	.word	0x0800156f
 8001464:	08001607 	.word	0x08001607
 8001468:	0800166f 	.word	0x0800166f
 800146c:	080016f9 	.word	0x080016f9
 8001470:	08001783 	.word	0x08001783
 8001474:	08001803 	.word	0x08001803
 8001478:	08001899 	.word	0x08001899
 800147c:	0800192f 	.word	0x0800192f
 8001480:	080019a5 	.word	0x080019a5
 8001484:	080019a5 	.word	0x080019a5
 8001488:	080019a5 	.word	0x080019a5
 800148c:	080019a5 	.word	0x080019a5
 8001490:	080019a5 	.word	0x080019a5
 8001494:	080019a5 	.word	0x080019a5
 8001498:	080019a5 	.word	0x080019a5
 800149c:	080019a5 	.word	0x080019a5
 80014a0:	080019a5 	.word	0x080019a5
 80014a4:	080019a5 	.word	0x080019a5
 80014a8:	080019a5 	.word	0x080019a5
 80014ac:	080019a5 	.word	0x080019a5
 80014b0:	080019a5 	.word	0x080019a5
 80014b4:	080019a5 	.word	0x080019a5
 80014b8:	080019a5 	.word	0x080019a5
 80014bc:	080019a5 	.word	0x080019a5
 80014c0:	080019a5 	.word	0x080019a5
 80014c4:	080019a5 	.word	0x080019a5
 80014c8:	080019a5 	.word	0x080019a5
 80014cc:	080019a5 	.word	0x080019a5
 80014d0:	080019a5 	.word	0x080019a5
 80014d4:	080019a5 	.word	0x080019a5
 80014d8:	080019a5 	.word	0x080019a5
 80014dc:	080019a5 	.word	0x080019a5
 80014e0:	080019a5 	.word	0x080019a5
 80014e4:	080019a5 	.word	0x080019a5
 80014e8:	080019a5 	.word	0x080019a5
 80014ec:	080019a5 	.word	0x080019a5
 80014f0:	080019a5 	.word	0x080019a5
 80014f4:	080019a5 	.word	0x080019a5
 80014f8:	080019a5 	.word	0x080019a5
 80014fc:	080019a5 	.word	0x080019a5
 8001500:	080019a5 	.word	0x080019a5
 8001504:	080019a5 	.word	0x080019a5
 8001508:	080019a5 	.word	0x080019a5
 800150c:	080019a5 	.word	0x080019a5
 8001510:	080019a5 	.word	0x080019a5
 8001514:	080019a5 	.word	0x080019a5
 8001518:	0800151d 	.word	0x0800151d
	case '^':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001526:	f000 ff2d 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800152a:	2201      	movs	r2, #1
 800152c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001530:	48d7      	ldr	r0, [pc, #860]	; (8001890 <display+0x44c>)
 8001532:	f000 ff27 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2110      	movs	r1, #16
 800153a:	48d5      	ldr	r0, [pc, #852]	; (8001890 <display+0x44c>)
 800153c:	f000 ff22 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	2120      	movs	r1, #32
 8001544:	48d2      	ldr	r0, [pc, #840]	; (8001890 <display+0x44c>)
 8001546:	f000 ff1d 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800154a:	2201      	movs	r2, #1
 800154c:	2108      	movs	r1, #8
 800154e:	48d0      	ldr	r0, [pc, #832]	; (8001890 <display+0x44c>)
 8001550:	f000 ff18 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f000 ff11 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8001562:	2201      	movs	r2, #1
 8001564:	2110      	movs	r1, #16
 8001566:	48cb      	ldr	r0, [pc, #812]	; (8001894 <display+0x450>)
 8001568:	f000 ff0c 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 800156c:	e21a      	b.n	80019a4 <display+0x560>
	case '0':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800156e:	2201      	movs	r2, #1
 8001570:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001578:	f000 ff04 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001582:	48c3      	ldr	r0, [pc, #780]	; (8001890 <display+0x44c>)
 8001584:	f000 fefe 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001588:	2201      	movs	r2, #1
 800158a:	2110      	movs	r1, #16
 800158c:	48c0      	ldr	r0, [pc, #768]	; (8001890 <display+0x44c>)
 800158e:	f000 fef9 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001592:	2201      	movs	r2, #1
 8001594:	2120      	movs	r1, #32
 8001596:	48be      	ldr	r0, [pc, #760]	; (8001890 <display+0x44c>)
 8001598:	f000 fef4 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	2108      	movs	r1, #8
 80015a0:	48bb      	ldr	r0, [pc, #748]	; (8001890 <display+0x44c>)
 80015a2:	f000 feef 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80015a6:	2201      	movs	r2, #1
 80015a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b0:	f000 fee8 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80015b4:	2201      	movs	r2, #1
 80015b6:	2110      	movs	r1, #16
 80015b8:	48b6      	ldr	r0, [pc, #728]	; (8001894 <display+0x450>)
 80015ba:	f000 fee3 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80015be:	2200      	movs	r2, #0
 80015c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c8:	f000 fedc 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d2:	48af      	ldr	r0, [pc, #700]	; (8001890 <display+0x44c>)
 80015d4:	f000 fed6 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	2110      	movs	r1, #16
 80015dc:	48ac      	ldr	r0, [pc, #688]	; (8001890 <display+0x44c>)
 80015de:	f000 fed1 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2120      	movs	r1, #32
 80015e6:	48aa      	ldr	r0, [pc, #680]	; (8001890 <display+0x44c>)
 80015e8:	f000 fecc 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2108      	movs	r1, #8
 80015f0:	48a7      	ldr	r0, [pc, #668]	; (8001890 <display+0x44c>)
 80015f2:	f000 fec7 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001600:	f000 fec0 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 8001604:	e1ce      	b.n	80019a4 <display+0x560>
	case '1':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 7180 	mov.w	r1, #256	; 0x100
 800160c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001610:	f000 feb8 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001614:	2201      	movs	r2, #1
 8001616:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800161a:	489d      	ldr	r0, [pc, #628]	; (8001890 <display+0x44c>)
 800161c:	f000 feb2 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001620:	2201      	movs	r2, #1
 8001622:	2110      	movs	r1, #16
 8001624:	489a      	ldr	r0, [pc, #616]	; (8001890 <display+0x44c>)
 8001626:	f000 fead 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800162a:	2201      	movs	r2, #1
 800162c:	2120      	movs	r1, #32
 800162e:	4898      	ldr	r0, [pc, #608]	; (8001890 <display+0x44c>)
 8001630:	f000 fea8 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	2108      	movs	r1, #8
 8001638:	4895      	ldr	r0, [pc, #596]	; (8001890 <display+0x44c>)
 800163a:	f000 fea3 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001648:	f000 fe9c 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800164c:	2201      	movs	r2, #1
 800164e:	2110      	movs	r1, #16
 8001650:	4890      	ldr	r0, [pc, #576]	; (8001894 <display+0x450>)
 8001652:	f000 fe97 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800165c:	488c      	ldr	r0, [pc, #560]	; (8001890 <display+0x44c>)
 800165e:	f000 fe91 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2110      	movs	r1, #16
 8001666:	488a      	ldr	r0, [pc, #552]	; (8001890 <display+0x44c>)
 8001668:	f000 fe8c 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 800166c:	e19a      	b.n	80019a4 <display+0x560>
	case '2':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800166e:	2201      	movs	r2, #1
 8001670:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001678:	f000 fe84 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800167c:	2201      	movs	r2, #1
 800167e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001682:	4883      	ldr	r0, [pc, #524]	; (8001890 <display+0x44c>)
 8001684:	f000 fe7e 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001688:	2201      	movs	r2, #1
 800168a:	2110      	movs	r1, #16
 800168c:	4880      	ldr	r0, [pc, #512]	; (8001890 <display+0x44c>)
 800168e:	f000 fe79 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001692:	2201      	movs	r2, #1
 8001694:	2120      	movs	r1, #32
 8001696:	487e      	ldr	r0, [pc, #504]	; (8001890 <display+0x44c>)
 8001698:	f000 fe74 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800169c:	2201      	movs	r2, #1
 800169e:	2108      	movs	r1, #8
 80016a0:	487b      	ldr	r0, [pc, #492]	; (8001890 <display+0x44c>)
 80016a2:	f000 fe6f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b0:	f000 fe68 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80016b4:	2201      	movs	r2, #1
 80016b6:	2110      	movs	r1, #16
 80016b8:	4876      	ldr	r0, [pc, #472]	; (8001894 <display+0x450>)
 80016ba:	f000 fe63 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016c8:	f000 fe5c 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d2:	486f      	ldr	r0, [pc, #444]	; (8001890 <display+0x44c>)
 80016d4:	f000 fe56 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	2120      	movs	r1, #32
 80016dc:	486c      	ldr	r0, [pc, #432]	; (8001890 <display+0x44c>)
 80016de:	f000 fe51 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2108      	movs	r1, #8
 80016e6:	486a      	ldr	r0, [pc, #424]	; (8001890 <display+0x44c>)
 80016e8:	f000 fe4c 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2110      	movs	r1, #16
 80016f0:	4868      	ldr	r0, [pc, #416]	; (8001894 <display+0x450>)
 80016f2:	f000 fe47 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 80016f6:	e155      	b.n	80019a4 <display+0x560>
	case '3':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80016f8:	2201      	movs	r2, #1
 80016fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001702:	f000 fe3f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001706:	2201      	movs	r2, #1
 8001708:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800170c:	4860      	ldr	r0, [pc, #384]	; (8001890 <display+0x44c>)
 800170e:	f000 fe39 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001712:	2201      	movs	r2, #1
 8001714:	2110      	movs	r1, #16
 8001716:	485e      	ldr	r0, [pc, #376]	; (8001890 <display+0x44c>)
 8001718:	f000 fe34 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800171c:	2201      	movs	r2, #1
 800171e:	2120      	movs	r1, #32
 8001720:	485b      	ldr	r0, [pc, #364]	; (8001890 <display+0x44c>)
 8001722:	f000 fe2f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001726:	2201      	movs	r2, #1
 8001728:	2108      	movs	r1, #8
 800172a:	4859      	ldr	r0, [pc, #356]	; (8001890 <display+0x44c>)
 800172c:	f000 fe2a 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001730:	2201      	movs	r2, #1
 8001732:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001736:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173a:	f000 fe23 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	2110      	movs	r1, #16
 8001742:	4854      	ldr	r0, [pc, #336]	; (8001894 <display+0x450>)
 8001744:	f000 fe1e 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001752:	f000 fe17 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800175c:	484c      	ldr	r0, [pc, #304]	; (8001890 <display+0x44c>)
 800175e:	f000 fe11 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	2110      	movs	r1, #16
 8001766:	484a      	ldr	r0, [pc, #296]	; (8001890 <display+0x44c>)
 8001768:	f000 fe0c 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	2120      	movs	r1, #32
 8001770:	4847      	ldr	r0, [pc, #284]	; (8001890 <display+0x44c>)
 8001772:	f000 fe07 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	2110      	movs	r1, #16
 800177a:	4846      	ldr	r0, [pc, #280]	; (8001894 <display+0x450>)
 800177c:	f000 fe02 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 8001780:	e110      	b.n	80019a4 <display+0x560>
	case '4':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001782:	2201      	movs	r2, #1
 8001784:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178c:	f000 fdfa 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001796:	483e      	ldr	r0, [pc, #248]	; (8001890 <display+0x44c>)
 8001798:	f000 fdf4 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800179c:	2201      	movs	r2, #1
 800179e:	2110      	movs	r1, #16
 80017a0:	483b      	ldr	r0, [pc, #236]	; (8001890 <display+0x44c>)
 80017a2:	f000 fdef 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80017a6:	2201      	movs	r2, #1
 80017a8:	2120      	movs	r1, #32
 80017aa:	4839      	ldr	r0, [pc, #228]	; (8001890 <display+0x44c>)
 80017ac:	f000 fdea 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80017b0:	2201      	movs	r2, #1
 80017b2:	2108      	movs	r1, #8
 80017b4:	4836      	ldr	r0, [pc, #216]	; (8001890 <display+0x44c>)
 80017b6:	f000 fde5 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017ba:	2201      	movs	r2, #1
 80017bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c4:	f000 fdde 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80017c8:	2201      	movs	r2, #1
 80017ca:	2110      	movs	r1, #16
 80017cc:	4831      	ldr	r0, [pc, #196]	; (8001894 <display+0x450>)
 80017ce:	f000 fdd9 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017d8:	482d      	ldr	r0, [pc, #180]	; (8001890 <display+0x44c>)
 80017da:	f000 fdd3 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	2110      	movs	r1, #16
 80017e2:	482b      	ldr	r0, [pc, #172]	; (8001890 <display+0x44c>)
 80017e4:	f000 fdce 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017f2:	f000 fdc7 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2110      	movs	r1, #16
 80017fa:	4826      	ldr	r0, [pc, #152]	; (8001894 <display+0x450>)
 80017fc:	f000 fdc2 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 8001800:	e0d0      	b.n	80019a4 <display+0x560>
	case '5':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f000 fdba 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001810:	2201      	movs	r2, #1
 8001812:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001816:	481e      	ldr	r0, [pc, #120]	; (8001890 <display+0x44c>)
 8001818:	f000 fdb4 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800181c:	2201      	movs	r2, #1
 800181e:	2110      	movs	r1, #16
 8001820:	481b      	ldr	r0, [pc, #108]	; (8001890 <display+0x44c>)
 8001822:	f000 fdaf 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001826:	2201      	movs	r2, #1
 8001828:	2120      	movs	r1, #32
 800182a:	4819      	ldr	r0, [pc, #100]	; (8001890 <display+0x44c>)
 800182c:	f000 fdaa 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2108      	movs	r1, #8
 8001834:	4816      	ldr	r0, [pc, #88]	; (8001890 <display+0x44c>)
 8001836:	f000 fda5 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800183a:	2201      	movs	r2, #1
 800183c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001844:	f000 fd9e 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8001848:	2201      	movs	r2, #1
 800184a:	2110      	movs	r1, #16
 800184c:	4811      	ldr	r0, [pc, #68]	; (8001894 <display+0x450>)
 800184e:	f000 fd99 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185c:	f000 fd92 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	2110      	movs	r1, #16
 8001864:	480a      	ldr	r0, [pc, #40]	; (8001890 <display+0x44c>)
 8001866:	f000 fd8d 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2120      	movs	r1, #32
 800186e:	4808      	ldr	r0, [pc, #32]	; (8001890 <display+0x44c>)
 8001870:	f000 fd88 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800187a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800187e:	f000 fd81 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2110      	movs	r1, #16
 8001886:	4803      	ldr	r0, [pc, #12]	; (8001894 <display+0x450>)
 8001888:	f000 fd7c 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 800188c:	e08a      	b.n	80019a4 <display+0x560>
 800188e:	bf00      	nop
 8001890:	48000400 	.word	0x48000400
 8001894:	48000800 	.word	0x48000800
	case '6':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800189e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a2:	f000 fd6f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80018a6:	2201      	movs	r2, #1
 80018a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018ac:	483f      	ldr	r0, [pc, #252]	; (80019ac <display+0x568>)
 80018ae:	f000 fd69 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2110      	movs	r1, #16
 80018b6:	483d      	ldr	r0, [pc, #244]	; (80019ac <display+0x568>)
 80018b8:	f000 fd64 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	2120      	movs	r1, #32
 80018c0:	483a      	ldr	r0, [pc, #232]	; (80019ac <display+0x568>)
 80018c2:	f000 fd5f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80018c6:	2201      	movs	r2, #1
 80018c8:	2108      	movs	r1, #8
 80018ca:	4838      	ldr	r0, [pc, #224]	; (80019ac <display+0x568>)
 80018cc:	f000 fd5a 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f000 fd53 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80018de:	2201      	movs	r2, #1
 80018e0:	2110      	movs	r1, #16
 80018e2:	4833      	ldr	r0, [pc, #204]	; (80019b0 <display+0x56c>)
 80018e4:	f000 fd4e 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80018e8:	2200      	movs	r2, #0
 80018ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f2:	f000 fd47 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2110      	movs	r1, #16
 80018fa:	482c      	ldr	r0, [pc, #176]	; (80019ac <display+0x568>)
 80018fc:	f000 fd42 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	2120      	movs	r1, #32
 8001904:	4829      	ldr	r0, [pc, #164]	; (80019ac <display+0x568>)
 8001906:	f000 fd3d 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	2108      	movs	r1, #8
 800190e:	4827      	ldr	r0, [pc, #156]	; (80019ac <display+0x568>)
 8001910:	f000 fd38 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001914:	2200      	movs	r2, #0
 8001916:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800191a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191e:	f000 fd31 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001922:	2200      	movs	r2, #0
 8001924:	2110      	movs	r1, #16
 8001926:	4822      	ldr	r0, [pc, #136]	; (80019b0 <display+0x56c>)
 8001928:	f000 fd2c 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 800192c:	e03a      	b.n	80019a4 <display+0x560>
	case '7':
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001934:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001938:	f000 fd24 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800193c:	2201      	movs	r2, #1
 800193e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001942:	481a      	ldr	r0, [pc, #104]	; (80019ac <display+0x568>)
 8001944:	f000 fd1e 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001948:	2201      	movs	r2, #1
 800194a:	2110      	movs	r1, #16
 800194c:	4817      	ldr	r0, [pc, #92]	; (80019ac <display+0x568>)
 800194e:	f000 fd19 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001952:	2201      	movs	r2, #1
 8001954:	2120      	movs	r1, #32
 8001956:	4815      	ldr	r0, [pc, #84]	; (80019ac <display+0x568>)
 8001958:	f000 fd14 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	2108      	movs	r1, #8
 8001960:	4812      	ldr	r0, [pc, #72]	; (80019ac <display+0x568>)
 8001962:	f000 fd0f 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001966:	2201      	movs	r2, #1
 8001968:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800196c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001970:	f000 fd08 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2110      	movs	r1, #16
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <display+0x56c>)
 800197a:	f000 fd03 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001984:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001988:	f000 fcfc 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001992:	4806      	ldr	r0, [pc, #24]	; (80019ac <display+0x568>)
 8001994:	f000 fcf6 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001998:	2200      	movs	r2, #0
 800199a:	2110      	movs	r1, #16
 800199c:	4803      	ldr	r0, [pc, #12]	; (80019ac <display+0x568>)
 800199e:	f000 fcf1 	bl	8002384 <HAL_GPIO_WritePin>
		break;
 80019a2:	bf00      	nop
	}
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	48000400 	.word	0x48000400
 80019b0:	48000800 	.word	0x48000800

080019b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b8:	b672      	cpsid	i
}
 80019ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019bc:	e7fe      	b.n	80019bc <Error_Handler+0x8>
	...

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <HAL_MspInit+0x44>)
 80019c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ca:	4a0e      	ldr	r2, [pc, #56]	; (8001a04 <HAL_MspInit+0x44>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6613      	str	r3, [r2, #96]	; 0x60
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <HAL_MspInit+0x44>)
 80019d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_MspInit+0x44>)
 80019e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e2:	4a08      	ldr	r2, [pc, #32]	; (8001a04 <HAL_MspInit+0x44>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6593      	str	r3, [r2, #88]	; 0x58
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_MspInit+0x44>)
 80019ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80019f6:	f000 fd99 	bl	800252c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000

08001a08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b09c      	sub	sp, #112	; 0x70
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a20:	f107 0318 	add.w	r3, r7, #24
 8001a24:	2244      	movs	r2, #68	; 0x44
 8001a26:	2100      	movs	r1, #0
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f003 ff61 	bl	80058f0 <memset>
  if(huart->Instance==LPUART1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a2d      	ldr	r2, [pc, #180]	; (8001ae8 <HAL_UART_MspInit+0xe0>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d153      	bne.n	8001ae0 <HAL_UART_MspInit+0xd8>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a38:	2320      	movs	r3, #32
 8001a3a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a40:	f107 0318 	add.w	r3, r7, #24
 8001a44:	4618      	mov	r0, r3
 8001a46:	f001 fab5 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a50:	f7ff ffb0 	bl	80019b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a54:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a58:	4a24      	ldr	r2, [pc, #144]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a70:	4a1e      	ldr	r2, [pc, #120]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a78:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a84:	4b19      	ldr	r3, [pc, #100]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a88:	4a18      	ldr	r2, [pc, #96]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a8a:	f043 0302 	orr.w	r3, r3, #2
 8001a8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a90:	4b16      	ldr	r3, [pc, #88]	; (8001aec <HAL_UART_MspInit+0xe4>)
 8001a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001aac:	230c      	movs	r3, #12
 8001aae:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aba:	f000 fac9 	bl	8002050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ac2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001ad0:	2308      	movs	r3, #8
 8001ad2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_UART_MspInit+0xe8>)
 8001adc:	f000 fab8 	bl	8002050 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3770      	adds	r7, #112	; 0x70
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40008000 	.word	0x40008000
 8001aec:	40021000 	.word	0x40021000
 8001af0:	48000400 	.word	0x48000400

08001af4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a16      	ldr	r2, [pc, #88]	; (8001b5c <HAL_TIM_Base_MspInit+0x68>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d10c      	bne.n	8001b20 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0a:	4a15      	ldr	r2, [pc, #84]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b10:	6613      	str	r3, [r2, #96]	; 0x60
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b1e:	e018      	b.n	8001b52 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM8)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <HAL_TIM_Base_MspInit+0x70>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d113      	bne.n	8001b52 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b2e:	4a0c      	ldr	r2, [pc, #48]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b34:	6613      	str	r3, [r2, #96]	; 0x60
 8001b36:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <HAL_TIM_Base_MspInit+0x6c>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2100      	movs	r1, #0
 8001b46:	202c      	movs	r0, #44	; 0x2c
 8001b48:	f000 fa4d 	bl	8001fe6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001b4c:	202c      	movs	r0, #44	; 0x2c
 8001b4e:	f000 fa64 	bl	800201a <HAL_NVIC_EnableIRQ>
}
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40012c00 	.word	0x40012c00
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40013400 	.word	0x40013400

08001b68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a11      	ldr	r2, [pc, #68]	; (8001bcc <HAL_TIM_MspPostInit+0x64>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d11b      	bne.n	8001bc2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8a:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_TIM_MspPostInit+0x68>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8e:	4a10      	ldr	r2, [pc, #64]	; (8001bd0 <HAL_TIM_MspPostInit+0x68>)
 8001b90:	f043 0304 	orr.w	r3, r3, #4
 8001b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <HAL_TIM_MspPostInit+0x68>)
 8001b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <HAL_TIM_MspPostInit+0x6c>)
 8001bbe:	f000 fa47 	bl	8002050 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40012c00 	.word	0x40012c00
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	48000800 	.word	0x48000800

08001bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <NMI_Handler+0x4>

08001bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be2:	e7fe      	b.n	8001be2 <HardFault_Handler+0x4>

08001be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be8:	e7fe      	b.n	8001be8 <MemManage_Handler+0x4>

08001bea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bea:	b480      	push	{r7}
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bee:	e7fe      	b.n	8001bee <BusFault_Handler+0x4>

08001bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <UsageFault_Handler+0x4>

08001bf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c24:	f000 f8c4 	bl	8001db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001c30:	2020      	movs	r0, #32
 8001c32:	f000 fbbf 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001c36:	2040      	movs	r0, #64	; 0x40
 8001c38:	f000 fbbc 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001c3c:	2080      	movs	r0, #128	; 0x80
 8001c3e:	f000 fbb9 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c42:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c46:	f000 fbb5 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001c4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c4e:	f000 fbb1 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001c5a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001c5e:	f000 fba9 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001c62:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c66:	f000 fba5 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001c6a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c6e:	f000 fba1 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c76:	f000 fb9d 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <TIM8_UP_IRQHandler+0x10>)
 8001c86:	f001 fe3f 	bl	8003908 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	2000014c 	.word	0x2000014c

08001c94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <SystemInit+0x20>)
 8001c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c9e:	4a05      	ldr	r2, [pc, #20]	; (8001cb4 <SystemInit+0x20>)
 8001ca0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ca4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cb8:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cbc:	480d      	ldr	r0, [pc, #52]	; (8001cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cbe:	490e      	ldr	r1, [pc, #56]	; (8001cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cc0:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <LoopForever+0xe>)
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001cc4:	e002      	b.n	8001ccc <LoopCopyDataInit>

08001cc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cca:	3304      	adds	r3, #4

08001ccc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ccc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd0:	d3f9      	bcc.n	8001cc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cd4:	4c0b      	ldr	r4, [pc, #44]	; (8001d04 <LoopForever+0x16>)
  movs r3, #0
 8001cd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd8:	e001      	b.n	8001cde <LoopFillZerobss>

08001cda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cdc:	3204      	adds	r2, #4

08001cde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce0:	d3fb      	bcc.n	8001cda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ce2:	f7ff ffd7 	bl	8001c94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f003 fddf 	bl	80058a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cea:	f7fe fc17 	bl	800051c <main>

08001cee <LoopForever>:

LoopForever:
    b LoopForever
 8001cee:	e7fe      	b.n	8001cee <LoopForever>
  ldr   r0, =_estack
 8001cf0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf8:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001cfc:	08007d68 	.word	0x08007d68
  ldr r2, =_sbss
 8001d00:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001d04:	200001a4 	.word	0x200001a4

08001d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <ADC1_2_IRQHandler>

08001d0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d10:	2300      	movs	r3, #0
 8001d12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d14:	2003      	movs	r0, #3
 8001d16:	f000 f95b 	bl	8001fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f000 f80e 	bl	8001d3c <HAL_InitTick>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	71fb      	strb	r3, [r7, #7]
 8001d2a:	e001      	b.n	8001d30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d2c:	f7ff fe48 	bl	80019c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d30:	79fb      	ldrb	r3, [r7, #7]

}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d48:	4b16      	ldr	r3, [pc, #88]	; (8001da4 <HAL_InitTick+0x68>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d022      	beq.n	8001d96 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_InitTick+0x6c>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b13      	ldr	r3, [pc, #76]	; (8001da4 <HAL_InitTick+0x68>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 f966 	bl	8002036 <HAL_SYSTICK_Config>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10f      	bne.n	8001d90 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2b0f      	cmp	r3, #15
 8001d74:	d809      	bhi.n	8001d8a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d76:	2200      	movs	r2, #0
 8001d78:	6879      	ldr	r1, [r7, #4]
 8001d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d7e:	f000 f932 	bl	8001fe6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d82:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <HAL_InitTick+0x70>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	e007      	b.n	8001d9a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
 8001d8e:	e004      	b.n	8001d9a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	73fb      	strb	r3, [r7, #15]
 8001d94:	e001      	b.n	8001d9a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000050 	.word	0x20000050
 8001da8:	20000048 	.word	0x20000048
 8001dac:	2000004c 	.word	0x2000004c

08001db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db4:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <HAL_IncTick+0x1c>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_IncTick+0x20>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	4a03      	ldr	r2, [pc, #12]	; (8001dcc <HAL_IncTick+0x1c>)
 8001dc0:	6013      	str	r3, [r2, #0]
}
 8001dc2:	bf00      	nop
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	200001a0 	.word	0x200001a0
 8001dd0:	20000050 	.word	0x20000050

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200001a0 	.word	0x200001a0

08001dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff ffee 	bl	8001dd4 <HAL_GetTick>
 8001df8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e04:	d004      	beq.n	8001e10 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e06:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <HAL_Delay+0x40>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e10:	bf00      	nop
 8001e12:	f7ff ffdf 	bl	8001dd4 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d8f7      	bhi.n	8001e12 <HAL_Delay+0x26>
  {
  }
}
 8001e22:	bf00      	nop
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000050 	.word	0x20000050

08001e30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <__NVIC_SetPriorityGrouping+0x44>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e62:	4a04      	ldr	r2, [pc, #16]	; (8001e74 <__NVIC_SetPriorityGrouping+0x44>)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	60d3      	str	r3, [r2, #12]
}
 8001e68:	bf00      	nop
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e7c:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <__NVIC_GetPriorityGrouping+0x18>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	0a1b      	lsrs	r3, r3, #8
 8001e82:	f003 0307 	and.w	r3, r3, #7
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	db0b      	blt.n	8001ebe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	f003 021f 	and.w	r2, r3, #31
 8001eac:	4907      	ldr	r1, [pc, #28]	; (8001ecc <__NVIC_EnableIRQ+0x38>)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	095b      	lsrs	r3, r3, #5
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	e000e100 	.word	0xe000e100

08001ed0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	6039      	str	r1, [r7, #0]
 8001eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	db0a      	blt.n	8001efa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	490c      	ldr	r1, [pc, #48]	; (8001f1c <__NVIC_SetPriority+0x4c>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	0112      	lsls	r2, r2, #4
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ef8:	e00a      	b.n	8001f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	4908      	ldr	r1, [pc, #32]	; (8001f20 <__NVIC_SetPriority+0x50>)
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	3b04      	subs	r3, #4
 8001f08:	0112      	lsls	r2, r2, #4
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	761a      	strb	r2, [r3, #24]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	e000e100 	.word	0xe000e100
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	; 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	f1c3 0307 	rsb	r3, r3, #7
 8001f3e:	2b04      	cmp	r3, #4
 8001f40:	bf28      	it	cs
 8001f42:	2304      	movcs	r3, #4
 8001f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3304      	adds	r3, #4
 8001f4a:	2b06      	cmp	r3, #6
 8001f4c:	d902      	bls.n	8001f54 <NVIC_EncodePriority+0x30>
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	3b03      	subs	r3, #3
 8001f52:	e000      	b.n	8001f56 <NVIC_EncodePriority+0x32>
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	f04f 32ff 	mov.w	r2, #4294967295
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43da      	mvns	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	401a      	ands	r2, r3
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fa01 f303 	lsl.w	r3, r1, r3
 8001f76:	43d9      	mvns	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f7c:	4313      	orrs	r3, r2
         );
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3724      	adds	r7, #36	; 0x24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
	...

08001f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f9c:	d301      	bcc.n	8001fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00f      	b.n	8001fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa2:	4a0a      	ldr	r2, [pc, #40]	; (8001fcc <SysTick_Config+0x40>)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001faa:	210f      	movs	r1, #15
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb0:	f7ff ff8e 	bl	8001ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb4:	4b05      	ldr	r3, [pc, #20]	; (8001fcc <SysTick_Config+0x40>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fba:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <SysTick_Config+0x40>)
 8001fbc:	2207      	movs	r2, #7
 8001fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	e000e010 	.word	0xe000e010

08001fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff ff29 	bl	8001e30 <__NVIC_SetPriorityGrouping>
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4603      	mov	r3, r0
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
 8001ff2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff4:	f7ff ff40 	bl	8001e78 <__NVIC_GetPriorityGrouping>
 8001ff8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	68b9      	ldr	r1, [r7, #8]
 8001ffe:	6978      	ldr	r0, [r7, #20]
 8002000:	f7ff ff90 	bl	8001f24 <NVIC_EncodePriority>
 8002004:	4602      	mov	r2, r0
 8002006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800200a:	4611      	mov	r1, r2
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff ff5f 	bl	8001ed0 <__NVIC_SetPriority>
}
 8002012:	bf00      	nop
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	4603      	mov	r3, r0
 8002022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff ff33 	bl	8001e94 <__NVIC_EnableIRQ>
}
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff ffa4 	bl	8001f8c <SysTick_Config>
 8002044:	4603      	mov	r3, r0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002050:	b480      	push	{r7}
 8002052:	b087      	sub	sp, #28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800205e:	e15a      	b.n	8002316 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	2101      	movs	r1, #1
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	fa01 f303 	lsl.w	r3, r1, r3
 800206c:	4013      	ands	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	f000 814c 	beq.w	8002310 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0303 	and.w	r3, r3, #3
 8002080:	2b01      	cmp	r3, #1
 8002082:	d005      	beq.n	8002090 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800208c:	2b02      	cmp	r3, #2
 800208e:	d130      	bne.n	80020f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	2203      	movs	r2, #3
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4013      	ands	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020c6:	2201      	movs	r2, #1
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	43db      	mvns	r3, r3
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4013      	ands	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	091b      	lsrs	r3, r3, #4
 80020dc:	f003 0201 	and.w	r2, r3, #1
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d017      	beq.n	800212e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	2203      	movs	r2, #3
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	689a      	ldr	r2, [r3, #8]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0303 	and.w	r3, r3, #3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d123      	bne.n	8002182 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	08da      	lsrs	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3208      	adds	r2, #8
 8002142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002146:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	220f      	movs	r2, #15
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	6939      	ldr	r1, [r7, #16]
 800217e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	4013      	ands	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0203 	and.w	r2, r3, #3
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 80a6 	beq.w	8002310 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c4:	4b5b      	ldr	r3, [pc, #364]	; (8002334 <HAL_GPIO_Init+0x2e4>)
 80021c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c8:	4a5a      	ldr	r2, [pc, #360]	; (8002334 <HAL_GPIO_Init+0x2e4>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6613      	str	r3, [r2, #96]	; 0x60
 80021d0:	4b58      	ldr	r3, [pc, #352]	; (8002334 <HAL_GPIO_Init+0x2e4>)
 80021d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021dc:	4a56      	ldr	r2, [pc, #344]	; (8002338 <HAL_GPIO_Init+0x2e8>)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	089b      	lsrs	r3, r3, #2
 80021e2:	3302      	adds	r3, #2
 80021e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	f003 0303 	and.w	r3, r3, #3
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	220f      	movs	r2, #15
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4013      	ands	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002206:	d01f      	beq.n	8002248 <HAL_GPIO_Init+0x1f8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a4c      	ldr	r2, [pc, #304]	; (800233c <HAL_GPIO_Init+0x2ec>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d019      	beq.n	8002244 <HAL_GPIO_Init+0x1f4>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a4b      	ldr	r2, [pc, #300]	; (8002340 <HAL_GPIO_Init+0x2f0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d013      	beq.n	8002240 <HAL_GPIO_Init+0x1f0>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a4a      	ldr	r2, [pc, #296]	; (8002344 <HAL_GPIO_Init+0x2f4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00d      	beq.n	800223c <HAL_GPIO_Init+0x1ec>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a49      	ldr	r2, [pc, #292]	; (8002348 <HAL_GPIO_Init+0x2f8>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d007      	beq.n	8002238 <HAL_GPIO_Init+0x1e8>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a48      	ldr	r2, [pc, #288]	; (800234c <HAL_GPIO_Init+0x2fc>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d101      	bne.n	8002234 <HAL_GPIO_Init+0x1e4>
 8002230:	2305      	movs	r3, #5
 8002232:	e00a      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 8002234:	2306      	movs	r3, #6
 8002236:	e008      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 8002238:	2304      	movs	r3, #4
 800223a:	e006      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 800223c:	2303      	movs	r3, #3
 800223e:	e004      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 8002240:	2302      	movs	r3, #2
 8002242:	e002      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 8002244:	2301      	movs	r3, #1
 8002246:	e000      	b.n	800224a <HAL_GPIO_Init+0x1fa>
 8002248:	2300      	movs	r3, #0
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	f002 0203 	and.w	r2, r2, #3
 8002250:	0092      	lsls	r2, r2, #2
 8002252:	4093      	lsls	r3, r2
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800225a:	4937      	ldr	r1, [pc, #220]	; (8002338 <HAL_GPIO_Init+0x2e8>)
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	089b      	lsrs	r3, r3, #2
 8002260:	3302      	adds	r3, #2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002268:	4b39      	ldr	r3, [pc, #228]	; (8002350 <HAL_GPIO_Init+0x300>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	43db      	mvns	r3, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800228c:	4a30      	ldr	r2, [pc, #192]	; (8002350 <HAL_GPIO_Init+0x300>)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002292:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <HAL_GPIO_Init+0x300>)
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	43db      	mvns	r3, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022b6:	4a26      	ldr	r2, [pc, #152]	; (8002350 <HAL_GPIO_Init+0x300>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80022bc:	4b24      	ldr	r3, [pc, #144]	; (8002350 <HAL_GPIO_Init+0x300>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4313      	orrs	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022e0:	4a1b      	ldr	r2, [pc, #108]	; (8002350 <HAL_GPIO_Init+0x300>)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022e6:	4b1a      	ldr	r3, [pc, #104]	; (8002350 <HAL_GPIO_Init+0x300>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	43db      	mvns	r3, r3
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800230a:	4a11      	ldr	r2, [pc, #68]	; (8002350 <HAL_GPIO_Init+0x300>)
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	3301      	adds	r3, #1
 8002314:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	fa22 f303 	lsr.w	r3, r2, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	f47f ae9d 	bne.w	8002060 <HAL_GPIO_Init+0x10>
  }
}
 8002326:	bf00      	nop
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	40021000 	.word	0x40021000
 8002338:	40010000 	.word	0x40010000
 800233c:	48000400 	.word	0x48000400
 8002340:	48000800 	.word	0x48000800
 8002344:	48000c00 	.word	0x48000c00
 8002348:	48001000 	.word	0x48001000
 800234c:	48001400 	.word	0x48001400
 8002350:	40010400 	.word	0x40010400

08002354 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691a      	ldr	r2, [r3, #16]
 8002364:	887b      	ldrh	r3, [r7, #2]
 8002366:	4013      	ands	r3, r2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800236c:	2301      	movs	r3, #1
 800236e:	73fb      	strb	r3, [r7, #15]
 8002370:	e001      	b.n	8002376 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002372:	2300      	movs	r3, #0
 8002374:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002376:	7bfb      	ldrb	r3, [r7, #15]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
 8002390:	4613      	mov	r3, r2
 8002392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002394:	787b      	ldrb	r3, [r7, #1]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800239a:	887a      	ldrh	r2, [r7, #2]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023a0:	e002      	b.n	80023a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023a2:	887a      	ldrh	r2, [r7, #2]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023c0:	695a      	ldr	r2, [r3, #20]
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d006      	beq.n	80023d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023ca:	4a05      	ldr	r2, [pc, #20]	; (80023e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023cc:	88fb      	ldrh	r3, [r7, #6]
 80023ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe fc8e 	bl	8000cf4 <HAL_GPIO_EXTI_Callback>
  }
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40010400 	.word	0x40010400

080023e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d141      	bne.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023f2:	4b4b      	ldr	r3, [pc, #300]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023fe:	d131      	bne.n	8002464 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002400:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002402:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002406:	4a46      	ldr	r2, [pc, #280]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002408:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800240c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002410:	4b43      	ldr	r3, [pc, #268]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002418:	4a41      	ldr	r2, [pc, #260]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800241e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002420:	4b40      	ldr	r3, [pc, #256]	; (8002524 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2232      	movs	r2, #50	; 0x32
 8002426:	fb02 f303 	mul.w	r3, r2, r3
 800242a:	4a3f      	ldr	r2, [pc, #252]	; (8002528 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	3301      	adds	r3, #1
 8002434:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002436:	e002      	b.n	800243e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	3b01      	subs	r3, #1
 800243c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800243e:	4b38      	ldr	r3, [pc, #224]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800244a:	d102      	bne.n	8002452 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f2      	bne.n	8002438 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002452:	4b33      	ldr	r3, [pc, #204]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245e:	d158      	bne.n	8002512 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e057      	b.n	8002514 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002464:	4b2e      	ldr	r3, [pc, #184]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002466:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800246a:	4a2d      	ldr	r2, [pc, #180]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800246c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002470:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002474:	e04d      	b.n	8002512 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800247c:	d141      	bne.n	8002502 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800247e:	4b28      	ldr	r3, [pc, #160]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800248a:	d131      	bne.n	80024f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002492:	4a23      	ldr	r2, [pc, #140]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002498:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800249c:	4b20      	ldr	r3, [pc, #128]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024a4:	4a1e      	ldr	r2, [pc, #120]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024ac:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2232      	movs	r2, #50	; 0x32
 80024b2:	fb02 f303 	mul.w	r3, r2, r3
 80024b6:	4a1c      	ldr	r2, [pc, #112]	; (8002528 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024b8:	fba2 2303 	umull	r2, r3, r2, r3
 80024bc:	0c9b      	lsrs	r3, r3, #18
 80024be:	3301      	adds	r3, #1
 80024c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024c2:	e002      	b.n	80024ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024d6:	d102      	bne.n	80024de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f2      	bne.n	80024c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ea:	d112      	bne.n	8002512 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e011      	b.n	8002514 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024f0:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024f6:	4a0a      	ldr	r2, [pc, #40]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002500:	e007      	b.n	8002512 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002502:	4b07      	ldr	r3, [pc, #28]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800250a:	4a05      	ldr	r2, [pc, #20]	; (8002520 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800250c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002510:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	40007000 	.word	0x40007000
 8002524:	20000048 	.word	0x20000048
 8002528:	431bde83 	.word	0x431bde83

0800252c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002530:	4b05      	ldr	r3, [pc, #20]	; (8002548 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	4a04      	ldr	r2, [pc, #16]	; (8002548 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002536:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800253a:	6093      	str	r3, [r2, #8]
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40007000 	.word	0x40007000

0800254c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b088      	sub	sp, #32
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e306      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d075      	beq.n	8002656 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800256a:	4b97      	ldr	r3, [pc, #604]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002574:	4b94      	ldr	r3, [pc, #592]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	2b0c      	cmp	r3, #12
 8002582:	d102      	bne.n	800258a <HAL_RCC_OscConfig+0x3e>
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2b03      	cmp	r3, #3
 8002588:	d002      	beq.n	8002590 <HAL_RCC_OscConfig+0x44>
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d10b      	bne.n	80025a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	4b8d      	ldr	r3, [pc, #564]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d05b      	beq.n	8002654 <HAL_RCC_OscConfig+0x108>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d157      	bne.n	8002654 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e2e1      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b0:	d106      	bne.n	80025c0 <HAL_RCC_OscConfig+0x74>
 80025b2:	4b85      	ldr	r3, [pc, #532]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a84      	ldr	r2, [pc, #528]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	e01d      	b.n	80025fc <HAL_RCC_OscConfig+0xb0>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025c8:	d10c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x98>
 80025ca:	4b7f      	ldr	r3, [pc, #508]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a7e      	ldr	r2, [pc, #504]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	4b7c      	ldr	r3, [pc, #496]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a7b      	ldr	r2, [pc, #492]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	e00b      	b.n	80025fc <HAL_RCC_OscConfig+0xb0>
 80025e4:	4b78      	ldr	r3, [pc, #480]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a77      	ldr	r2, [pc, #476]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	4b75      	ldr	r3, [pc, #468]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a74      	ldr	r2, [pc, #464]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80025f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d013      	beq.n	800262c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7ff fbe6 	bl	8001dd4 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260c:	f7ff fbe2 	bl	8001dd4 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	; 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e2a6      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800261e:	4b6a      	ldr	r3, [pc, #424]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0xc0>
 800262a:	e014      	b.n	8002656 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7ff fbd2 	bl	8001dd4 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002634:	f7ff fbce 	bl	8001dd4 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b64      	cmp	r3, #100	; 0x64
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e292      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002646:	4b60      	ldr	r3, [pc, #384]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f0      	bne.n	8002634 <HAL_RCC_OscConfig+0xe8>
 8002652:	e000      	b.n	8002656 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d075      	beq.n	800274e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002662:	4b59      	ldr	r3, [pc, #356]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 030c 	and.w	r3, r3, #12
 800266a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800266c:	4b56      	ldr	r3, [pc, #344]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	f003 0303 	and.w	r3, r3, #3
 8002674:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	2b0c      	cmp	r3, #12
 800267a:	d102      	bne.n	8002682 <HAL_RCC_OscConfig+0x136>
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d002      	beq.n	8002688 <HAL_RCC_OscConfig+0x13c>
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	2b04      	cmp	r3, #4
 8002686:	d11f      	bne.n	80026c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002688:	4b4f      	ldr	r3, [pc, #316]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <HAL_RCC_OscConfig+0x154>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e265      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a0:	4b49      	ldr	r3, [pc, #292]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	061b      	lsls	r3, r3, #24
 80026ae:	4946      	ldr	r1, [pc, #280]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026b4:	4b45      	ldr	r3, [pc, #276]	; (80027cc <HAL_RCC_OscConfig+0x280>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff fb3f 	bl	8001d3c <HAL_InitTick>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d043      	beq.n	800274c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e251      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d023      	beq.n	8002718 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d0:	4b3d      	ldr	r3, [pc, #244]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a3c      	ldr	r2, [pc, #240]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80026d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7ff fb7a 	bl	8001dd4 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e4:	f7ff fb76 	bl	8001dd4 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e23a      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026f6:	4b34      	ldr	r3, [pc, #208]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d0f0      	beq.n	80026e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002702:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	061b      	lsls	r3, r3, #24
 8002710:	492d      	ldr	r1, [pc, #180]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002712:	4313      	orrs	r3, r2
 8002714:	604b      	str	r3, [r1, #4]
 8002716:	e01a      	b.n	800274e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002718:	4b2b      	ldr	r3, [pc, #172]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a2a      	ldr	r2, [pc, #168]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800271e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002724:	f7ff fb56 	bl	8001dd4 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800272c:	f7ff fb52 	bl	8001dd4 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e216      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800273e:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f0      	bne.n	800272c <HAL_RCC_OscConfig+0x1e0>
 800274a:	e000      	b.n	800274e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800274c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	2b00      	cmp	r3, #0
 8002758:	d041      	beq.n	80027de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01c      	beq.n	800279c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002762:	4b19      	ldr	r3, [pc, #100]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002764:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002768:	4a17      	ldr	r2, [pc, #92]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800276a:	f043 0301 	orr.w	r3, r3, #1
 800276e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002772:	f7ff fb2f 	bl	8001dd4 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277a:	f7ff fb2b 	bl	8001dd4 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e1ef      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800278c:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800278e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0ef      	beq.n	800277a <HAL_RCC_OscConfig+0x22e>
 800279a:	e020      	b.n	80027de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800279c:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 800279e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027a2:	4a09      	ldr	r2, [pc, #36]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ac:	f7ff fb12 	bl	8001dd4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027b2:	e00d      	b.n	80027d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b4:	f7ff fb0e 	bl	8001dd4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d906      	bls.n	80027d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e1d2      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
 80027c6:	bf00      	nop
 80027c8:	40021000 	.word	0x40021000
 80027cc:	2000004c 	.word	0x2000004c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027d0:	4b8c      	ldr	r3, [pc, #560]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80027d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1ea      	bne.n	80027b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f000 80a6 	beq.w	8002938 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ec:	2300      	movs	r3, #0
 80027ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027f0:	4b84      	ldr	r3, [pc, #528]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80027f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_RCC_OscConfig+0x2b4>
 80027fc:	2301      	movs	r3, #1
 80027fe:	e000      	b.n	8002802 <HAL_RCC_OscConfig+0x2b6>
 8002800:	2300      	movs	r3, #0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00d      	beq.n	8002822 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002806:	4b7f      	ldr	r3, [pc, #508]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280a:	4a7e      	ldr	r2, [pc, #504]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800280c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002810:	6593      	str	r3, [r2, #88]	; 0x58
 8002812:	4b7c      	ldr	r3, [pc, #496]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800281e:	2301      	movs	r3, #1
 8002820:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002822:	4b79      	ldr	r3, [pc, #484]	; (8002a08 <HAL_RCC_OscConfig+0x4bc>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800282a:	2b00      	cmp	r3, #0
 800282c:	d118      	bne.n	8002860 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800282e:	4b76      	ldr	r3, [pc, #472]	; (8002a08 <HAL_RCC_OscConfig+0x4bc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a75      	ldr	r2, [pc, #468]	; (8002a08 <HAL_RCC_OscConfig+0x4bc>)
 8002834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800283a:	f7ff facb 	bl	8001dd4 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002842:	f7ff fac7 	bl	8001dd4 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e18b      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002854:	4b6c      	ldr	r3, [pc, #432]	; (8002a08 <HAL_RCC_OscConfig+0x4bc>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d108      	bne.n	800287a <HAL_RCC_OscConfig+0x32e>
 8002868:	4b66      	ldr	r3, [pc, #408]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800286e:	4a65      	ldr	r2, [pc, #404]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002878:	e024      	b.n	80028c4 <HAL_RCC_OscConfig+0x378>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	2b05      	cmp	r3, #5
 8002880:	d110      	bne.n	80028a4 <HAL_RCC_OscConfig+0x358>
 8002882:	4b60      	ldr	r3, [pc, #384]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002888:	4a5e      	ldr	r2, [pc, #376]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800288a:	f043 0304 	orr.w	r3, r3, #4
 800288e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002892:	4b5c      	ldr	r3, [pc, #368]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002898:	4a5a      	ldr	r2, [pc, #360]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028a2:	e00f      	b.n	80028c4 <HAL_RCC_OscConfig+0x378>
 80028a4:	4b57      	ldr	r3, [pc, #348]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028aa:	4a56      	ldr	r2, [pc, #344]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80028ac:	f023 0301 	bic.w	r3, r3, #1
 80028b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028b4:	4b53      	ldr	r3, [pc, #332]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ba:	4a52      	ldr	r2, [pc, #328]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80028bc:	f023 0304 	bic.w	r3, r3, #4
 80028c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d016      	beq.n	80028fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028cc:	f7ff fa82 	bl	8001dd4 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028d2:	e00a      	b.n	80028ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d4:	f7ff fa7e 	bl	8001dd4 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e140      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ea:	4b46      	ldr	r3, [pc, #280]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80028ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0ed      	beq.n	80028d4 <HAL_RCC_OscConfig+0x388>
 80028f8:	e015      	b.n	8002926 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fa:	f7ff fa6b 	bl	8001dd4 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002900:	e00a      	b.n	8002918 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002902:	f7ff fa67 	bl	8001dd4 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002910:	4293      	cmp	r3, r2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e129      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002918:	4b3a      	ldr	r3, [pc, #232]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800291a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1ed      	bne.n	8002902 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002926:	7ffb      	ldrb	r3, [r7, #31]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d105      	bne.n	8002938 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800292c:	4b35      	ldr	r3, [pc, #212]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	4a34      	ldr	r2, [pc, #208]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002936:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b00      	cmp	r3, #0
 8002942:	d03c      	beq.n	80029be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d01c      	beq.n	8002986 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800294e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002952:	4a2c      	ldr	r2, [pc, #176]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800295c:	f7ff fa3a 	bl	8001dd4 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002964:	f7ff fa36 	bl	8001dd4 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e0fa      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002978:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0ef      	beq.n	8002964 <HAL_RCC_OscConfig+0x418>
 8002984:	e01b      	b.n	80029be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002986:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 8002988:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800298c:	4a1d      	ldr	r2, [pc, #116]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 800298e:	f023 0301 	bic.w	r3, r3, #1
 8002992:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002996:	f7ff fa1d 	bl	8001dd4 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299e:	f7ff fa19 	bl	8001dd4 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e0dd      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029b0:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80029b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1ef      	bne.n	800299e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 80d1 	beq.w	8002b6a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029c8:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 030c 	and.w	r3, r3, #12
 80029d0:	2b0c      	cmp	r3, #12
 80029d2:	f000 808b 	beq.w	8002aec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d15e      	bne.n	8002a9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029de:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a08      	ldr	r2, [pc, #32]	; (8002a04 <HAL_RCC_OscConfig+0x4b8>)
 80029e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7ff f9f3 	bl	8001dd4 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f0:	e00c      	b.n	8002a0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f2:	f7ff f9ef 	bl	8001dd4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d905      	bls.n	8002a0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e0b3      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a0c:	4b59      	ldr	r3, [pc, #356]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1ec      	bne.n	80029f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a18:	4b56      	ldr	r3, [pc, #344]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a1a:	68da      	ldr	r2, [r3, #12]
 8002a1c:	4b56      	ldr	r3, [pc, #344]	; (8002b78 <HAL_RCC_OscConfig+0x62c>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6a11      	ldr	r1, [r2, #32]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a28:	3a01      	subs	r2, #1
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	4311      	orrs	r1, r2
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002a32:	0212      	lsls	r2, r2, #8
 8002a34:	4311      	orrs	r1, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a3a:	0852      	lsrs	r2, r2, #1
 8002a3c:	3a01      	subs	r2, #1
 8002a3e:	0552      	lsls	r2, r2, #21
 8002a40:	4311      	orrs	r1, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a46:	0852      	lsrs	r2, r2, #1
 8002a48:	3a01      	subs	r2, #1
 8002a4a:	0652      	lsls	r2, r2, #25
 8002a4c:	4311      	orrs	r1, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a52:	06d2      	lsls	r2, r2, #27
 8002a54:	430a      	orrs	r2, r1
 8002a56:	4947      	ldr	r1, [pc, #284]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a5c:	4b45      	ldr	r3, [pc, #276]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a44      	ldr	r2, [pc, #272]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a68:	4b42      	ldr	r3, [pc, #264]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a41      	ldr	r2, [pc, #260]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7ff f9ae 	bl	8001dd4 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7c:	f7ff f9aa 	bl	8001dd4 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e06e      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8e:	4b39      	ldr	r3, [pc, #228]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0f0      	beq.n	8002a7c <HAL_RCC_OscConfig+0x530>
 8002a9a:	e066      	b.n	8002b6a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9c:	4b35      	ldr	r3, [pc, #212]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a34      	ldr	r2, [pc, #208]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002aa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002aa6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002aa8:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4a31      	ldr	r2, [pc, #196]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ab4:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	4a2e      	ldr	r2, [pc, #184]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002aba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f986 	bl	8001dd4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002acc:	f7ff f982 	bl	8001dd4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e046      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ade:	4b25      	ldr	r3, [pc, #148]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x580>
 8002aea:	e03e      	b.n	8002b6a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e039      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002af8:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <HAL_RCC_OscConfig+0x628>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 0203 	and.w	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d12c      	bne.n	8002b66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	3b01      	subs	r3, #1
 8002b18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d123      	bne.n	8002b66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d11b      	bne.n	8002b66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d113      	bne.n	8002b66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b48:	085b      	lsrs	r3, r3, #1
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d109      	bne.n	8002b66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b5c:	085b      	lsrs	r3, r3, #1
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d001      	beq.n	8002b6a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e000      	b.n	8002b6c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3720      	adds	r7, #32
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40021000 	.word	0x40021000
 8002b78:	019f800c 	.word	0x019f800c

08002b7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e11e      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b94:	4b91      	ldr	r3, [pc, #580]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 030f 	and.w	r3, r3, #15
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d910      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba2:	4b8e      	ldr	r3, [pc, #568]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 020f 	bic.w	r2, r3, #15
 8002baa:	498c      	ldr	r1, [pc, #560]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb2:	4b8a      	ldr	r3, [pc, #552]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d001      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e106      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d073      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d129      	bne.n	8002c2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bd8:	4b81      	ldr	r3, [pc, #516]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0f4      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002be8:	f000 f99e 	bl	8002f28 <RCC_GetSysClockFreqFromPLLSource>
 8002bec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4a7c      	ldr	r2, [pc, #496]	; (8002de4 <HAL_RCC_ClockConfig+0x268>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d93f      	bls.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bf6:	4b7a      	ldr	r3, [pc, #488]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d009      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d033      	beq.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d12f      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c16:	4b72      	ldr	r3, [pc, #456]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c1e:	4a70      	ldr	r2, [pc, #448]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c26:	2380      	movs	r3, #128	; 0x80
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e024      	b.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c34:	4b6a      	ldr	r3, [pc, #424]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d109      	bne.n	8002c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0c6      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c44:	4b66      	ldr	r3, [pc, #408]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0be      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c54:	f000 f8ce 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4a61      	ldr	r2, [pc, #388]	; (8002de4 <HAL_RCC_ClockConfig+0x268>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d909      	bls.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c62:	4b5f      	ldr	r3, [pc, #380]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c6a:	4a5d      	ldr	r2, [pc, #372]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c72:	2380      	movs	r3, #128	; 0x80
 8002c74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c76:	4b5a      	ldr	r3, [pc, #360]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f023 0203 	bic.w	r2, r3, #3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	4957      	ldr	r1, [pc, #348]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c88:	f7ff f8a4 	bl	8001dd4 <HAL_GetTick>
 8002c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	e00a      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f7ff f8a0 	bl	8001dd4 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e095      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca6:	4b4e      	ldr	r3, [pc, #312]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 020c 	and.w	r2, r3, #12
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d1eb      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d023      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd0:	4b43      	ldr	r3, [pc, #268]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	4a42      	ldr	r2, [pc, #264]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0308 	and.w	r3, r3, #8
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002ce8:	4b3d      	ldr	r3, [pc, #244]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002cf0:	4a3b      	ldr	r2, [pc, #236]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf8:	4b39      	ldr	r3, [pc, #228]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	4936      	ldr	r1, [pc, #216]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	608b      	str	r3, [r1, #8]
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	2b80      	cmp	r3, #128	; 0x80
 8002d10:	d105      	bne.n	8002d1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d12:	4b33      	ldr	r3, [pc, #204]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	4a32      	ldr	r2, [pc, #200]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1e:	4b2f      	ldr	r3, [pc, #188]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d21d      	bcs.n	8002d68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2c:	4b2b      	ldr	r3, [pc, #172]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f023 020f 	bic.w	r2, r3, #15
 8002d34:	4929      	ldr	r1, [pc, #164]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d3c:	f7ff f84a 	bl	8001dd4 <HAL_GetTick>
 8002d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	e00a      	b.n	8002d5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d44:	f7ff f846 	bl	8001dd4 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e03b      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	4b20      	ldr	r3, [pc, #128]	; (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d1ed      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d008      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d74:	4b1a      	ldr	r3, [pc, #104]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	4917      	ldr	r1, [pc, #92]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d009      	beq.n	8002da6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	490f      	ldr	r1, [pc, #60]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002da6:	f000 f825 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002daa:	4602      	mov	r2, r0
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	490c      	ldr	r1, [pc, #48]	; (8002de8 <HAL_RCC_ClockConfig+0x26c>)
 8002db8:	5ccb      	ldrb	r3, [r1, r3]
 8002dba:	f003 031f 	and.w	r3, r3, #31
 8002dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <HAL_RCC_ClockConfig+0x270>)
 8002dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <HAL_RCC_ClockConfig+0x274>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe ffb6 	bl	8001d3c <HAL_InitTick>
 8002dd0:	4603      	mov	r3, r0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40022000 	.word	0x40022000
 8002de0:	40021000 	.word	0x40021000
 8002de4:	04c4b400 	.word	0x04c4b400
 8002de8:	08007d18 	.word	0x08007d18
 8002dec:	20000048 	.word	0x20000048
 8002df0:	2000004c 	.word	0x2000004c

08002df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002dfa:	4b2c      	ldr	r3, [pc, #176]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d102      	bne.n	8002e0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e06:	4b2a      	ldr	r3, [pc, #168]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	e047      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e0c:	4b27      	ldr	r3, [pc, #156]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d102      	bne.n	8002e1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e18:	4b26      	ldr	r3, [pc, #152]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e1a:	613b      	str	r3, [r7, #16]
 8002e1c:	e03e      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002e1e:	4b23      	ldr	r3, [pc, #140]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d136      	bne.n	8002e98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e2a:	4b20      	ldr	r3, [pc, #128]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e34:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	3301      	adds	r3, #1
 8002e40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d10c      	bne.n	8002e62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e48:	4a1a      	ldr	r2, [pc, #104]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e50:	4a16      	ldr	r2, [pc, #88]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e52:	68d2      	ldr	r2, [r2, #12]
 8002e54:	0a12      	lsrs	r2, r2, #8
 8002e56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	617b      	str	r3, [r7, #20]
      break;
 8002e60:	e00c      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e62:	4a13      	ldr	r2, [pc, #76]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6a:	4a10      	ldr	r2, [pc, #64]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e6c:	68d2      	ldr	r2, [r2, #12]
 8002e6e:	0a12      	lsrs	r2, r2, #8
 8002e70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e74:	fb02 f303 	mul.w	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]
      break;
 8002e7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	0e5b      	lsrs	r3, r3, #25
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	3301      	adds	r3, #1
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	e001      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e9c:	693b      	ldr	r3, [r7, #16]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	00f42400 	.word	0x00f42400
 8002eb4:	016e3600 	.word	0x016e3600

08002eb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20000048 	.word	0x20000048

08002ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ed4:	f7ff fff0 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	4904      	ldr	r1, [pc, #16]	; (8002ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ee6:	5ccb      	ldrb	r3, [r1, r3]
 8002ee8:	f003 031f 	and.w	r3, r3, #31
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	08007d28 	.word	0x08007d28

08002efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f00:	f7ff ffda 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	0adb      	lsrs	r3, r3, #11
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4904      	ldr	r1, [pc, #16]	; (8002f24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40021000 	.word	0x40021000
 8002f24:	08007d28 	.word	0x08007d28

08002f28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b087      	sub	sp, #28
 8002f2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	; (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3301      	adds	r3, #1
 8002f44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d10c      	bne.n	8002f66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f4c:	4a17      	ldr	r2, [pc, #92]	; (8002fac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f54:	4a14      	ldr	r2, [pc, #80]	; (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f56:	68d2      	ldr	r2, [r2, #12]
 8002f58:	0a12      	lsrs	r2, r2, #8
 8002f5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	617b      	str	r3, [r7, #20]
    break;
 8002f64:	e00c      	b.n	8002f80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f66:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6e:	4a0e      	ldr	r2, [pc, #56]	; (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f70:	68d2      	ldr	r2, [r2, #12]
 8002f72:	0a12      	lsrs	r2, r2, #8
 8002f74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	617b      	str	r3, [r7, #20]
    break;
 8002f7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f80:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0e5b      	lsrs	r3, r3, #25
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f9a:	687b      	ldr	r3, [r7, #4]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	016e3600 	.word	0x016e3600
 8002fb0:	00f42400 	.word	0x00f42400

08002fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8098 	beq.w	8003102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd6:	4b43      	ldr	r3, [pc, #268]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10d      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe2:	4b40      	ldr	r3, [pc, #256]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	4a3f      	ldr	r2, [pc, #252]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fec:	6593      	str	r3, [r2, #88]	; 0x58
 8002fee:	4b3d      	ldr	r3, [pc, #244]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ffe:	4b3a      	ldr	r3, [pc, #232]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a39      	ldr	r2, [pc, #228]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003008:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800300a:	f7fe fee3 	bl	8001dd4 <HAL_GetTick>
 800300e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003010:	e009      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003012:	f7fe fedf 	bl	8001dd4 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d902      	bls.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	74fb      	strb	r3, [r7, #19]
        break;
 8003024:	e005      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003026:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0ef      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003032:	7cfb      	ldrb	r3, [r7, #19]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d159      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003038:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800303a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800303e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003042:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d01e      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	429a      	cmp	r2, r3
 8003052:	d019      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003054:	4b23      	ldr	r3, [pc, #140]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800305a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800305e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003060:	4b20      	ldr	r3, [pc, #128]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	4a1f      	ldr	r2, [pc, #124]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003070:	4b1c      	ldr	r3, [pc, #112]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	4a1b      	ldr	r2, [pc, #108]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003080:	4a18      	ldr	r2, [pc, #96]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d016      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003092:	f7fe fe9f 	bl	8001dd4 <HAL_GetTick>
 8003096:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003098:	e00b      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309a:	f7fe fe9b 	bl	8001dd4 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d902      	bls.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	74fb      	strb	r3, [r7, #19]
            break;
 80030b0:	e006      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b2:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0ec      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80030c0:	7cfb      	ldrb	r3, [r7, #19]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030c6:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	4903      	ldr	r1, [pc, #12]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80030dc:	e008      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	74bb      	strb	r3, [r7, #18]
 80030e2:	e005      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ec:	7cfb      	ldrb	r3, [r7, #19]
 80030ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030f0:	7c7b      	ldrb	r3, [r7, #17]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d105      	bne.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f6:	4ba6      	ldr	r3, [pc, #664]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fa:	4aa5      	ldr	r2, [pc, #660]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003100:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800310e:	4ba0      	ldr	r3, [pc, #640]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003114:	f023 0203 	bic.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	499c      	ldr	r1, [pc, #624]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003130:	4b97      	ldr	r3, [pc, #604]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003136:	f023 020c 	bic.w	r2, r3, #12
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4994      	ldr	r1, [pc, #592]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003152:	4b8f      	ldr	r3, [pc, #572]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003158:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	498b      	ldr	r1, [pc, #556]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003174:	4b86      	ldr	r3, [pc, #536]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	4983      	ldr	r1, [pc, #524]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003196:	4b7e      	ldr	r3, [pc, #504]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	497a      	ldr	r1, [pc, #488]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031b8:	4b75      	ldr	r3, [pc, #468]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	4972      	ldr	r1, [pc, #456]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031da:	4b6d      	ldr	r3, [pc, #436]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	4969      	ldr	r1, [pc, #420]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031fc:	4b64      	ldr	r3, [pc, #400]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003202:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	4961      	ldr	r1, [pc, #388]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00a      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800321e:	4b5c      	ldr	r3, [pc, #368]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003224:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	4958      	ldr	r1, [pc, #352]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323c:	2b00      	cmp	r3, #0
 800323e:	d015      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003240:	4b53      	ldr	r3, [pc, #332]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324e:	4950      	ldr	r1, [pc, #320]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800325e:	d105      	bne.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003260:	4b4b      	ldr	r3, [pc, #300]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	4a4a      	ldr	r2, [pc, #296]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003266:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800326a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003274:	2b00      	cmp	r3, #0
 8003276:	d015      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003278:	4b45      	ldr	r3, [pc, #276]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800327a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	4942      	ldr	r1, [pc, #264]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003296:	d105      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003298:	4b3d      	ldr	r3, [pc, #244]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4a3c      	ldr	r2, [pc, #240]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800329e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032a2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d015      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032b0:	4b37      	ldr	r3, [pc, #220]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	4934      	ldr	r1, [pc, #208]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032ce:	d105      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032d0:	4b2f      	ldr	r3, [pc, #188]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	4a2e      	ldr	r2, [pc, #184]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032e8:	4b29      	ldr	r3, [pc, #164]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032f6:	4926      	ldr	r1, [pc, #152]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003302:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003306:	d105      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003308:	4b21      	ldr	r3, [pc, #132]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a20      	ldr	r2, [pc, #128]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800330e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003312:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d015      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003320:	4b1b      	ldr	r3, [pc, #108]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003326:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332e:	4918      	ldr	r1, [pc, #96]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800333e:	d105      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003340:	4b13      	ldr	r3, [pc, #76]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	4a12      	ldr	r2, [pc, #72]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003346:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800334a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d015      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003358:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003366:	490a      	ldr	r1, [pc, #40]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003372:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003376:	d105      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	4a04      	ldr	r2, [pc, #16]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003382:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003384:	7cbb      	ldrb	r3, [r7, #18]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000

08003394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e049      	b.n	800343a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d106      	bne.n	80033c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe fb9a 	bl	8001af4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3304      	adds	r3, #4
 80033d0:	4619      	mov	r1, r3
 80033d2:	4610      	mov	r0, r2
 80033d4:	f000 fe4e 	bl	8004074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d001      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e04a      	b.n	80034f2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a21      	ldr	r2, [pc, #132]	; (8003500 <HAL_TIM_Base_Start_IT+0xbc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d018      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x6c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003486:	d013      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x6c>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a1d      	ldr	r2, [pc, #116]	; (8003504 <HAL_TIM_Base_Start_IT+0xc0>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d00e      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x6c>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a1c      	ldr	r2, [pc, #112]	; (8003508 <HAL_TIM_Base_Start_IT+0xc4>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d009      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x6c>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a1a      	ldr	r2, [pc, #104]	; (800350c <HAL_TIM_Base_Start_IT+0xc8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d004      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x6c>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a19      	ldr	r2, [pc, #100]	; (8003510 <HAL_TIM_Base_Start_IT+0xcc>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d115      	bne.n	80034dc <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	4b17      	ldr	r3, [pc, #92]	; (8003514 <HAL_TIM_Base_Start_IT+0xd0>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b06      	cmp	r3, #6
 80034c0:	d015      	beq.n	80034ee <HAL_TIM_Base_Start_IT+0xaa>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c8:	d011      	beq.n	80034ee <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034da:	e008      	b.n	80034ee <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	e000      	b.n	80034f0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40012c00 	.word	0x40012c00
 8003504:	40000400 	.word	0x40000400
 8003508:	40000800 	.word	0x40000800
 800350c:	40013400 	.word	0x40013400
 8003510:	40014000 	.word	0x40014000
 8003514:	00010007 	.word	0x00010007

08003518 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e049      	b.n	80035be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f841 	bl	80035c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2202      	movs	r2, #2
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3304      	adds	r3, #4
 8003554:	4619      	mov	r1, r3
 8003556:	4610      	mov	r0, r2
 8003558:	f000 fd8c 	bl	8004074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
	...

080035dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d109      	bne.n	8003600 <HAL_TIM_PWM_Start+0x24>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	bf14      	ite	ne
 80035f8:	2301      	movne	r3, #1
 80035fa:	2300      	moveq	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	e03c      	b.n	800367a <HAL_TIM_PWM_Start+0x9e>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	2b04      	cmp	r3, #4
 8003604:	d109      	bne.n	800361a <HAL_TIM_PWM_Start+0x3e>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b01      	cmp	r3, #1
 8003610:	bf14      	ite	ne
 8003612:	2301      	movne	r3, #1
 8003614:	2300      	moveq	r3, #0
 8003616:	b2db      	uxtb	r3, r3
 8003618:	e02f      	b.n	800367a <HAL_TIM_PWM_Start+0x9e>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b08      	cmp	r3, #8
 800361e:	d109      	bne.n	8003634 <HAL_TIM_PWM_Start+0x58>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b01      	cmp	r3, #1
 800362a:	bf14      	ite	ne
 800362c:	2301      	movne	r3, #1
 800362e:	2300      	moveq	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e022      	b.n	800367a <HAL_TIM_PWM_Start+0x9e>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	2b0c      	cmp	r3, #12
 8003638:	d109      	bne.n	800364e <HAL_TIM_PWM_Start+0x72>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b01      	cmp	r3, #1
 8003644:	bf14      	ite	ne
 8003646:	2301      	movne	r3, #1
 8003648:	2300      	moveq	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	e015      	b.n	800367a <HAL_TIM_PWM_Start+0x9e>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	2b10      	cmp	r3, #16
 8003652:	d109      	bne.n	8003668 <HAL_TIM_PWM_Start+0x8c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b01      	cmp	r3, #1
 800365e:	bf14      	ite	ne
 8003660:	2301      	movne	r3, #1
 8003662:	2300      	moveq	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	e008      	b.n	800367a <HAL_TIM_PWM_Start+0x9e>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e097      	b.n	80037b2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d104      	bne.n	8003692 <HAL_TIM_PWM_Start+0xb6>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003690:	e023      	b.n	80036da <HAL_TIM_PWM_Start+0xfe>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b04      	cmp	r3, #4
 8003696:	d104      	bne.n	80036a2 <HAL_TIM_PWM_Start+0xc6>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036a0:	e01b      	b.n	80036da <HAL_TIM_PWM_Start+0xfe>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d104      	bne.n	80036b2 <HAL_TIM_PWM_Start+0xd6>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036b0:	e013      	b.n	80036da <HAL_TIM_PWM_Start+0xfe>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b0c      	cmp	r3, #12
 80036b6:	d104      	bne.n	80036c2 <HAL_TIM_PWM_Start+0xe6>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036c0:	e00b      	b.n	80036da <HAL_TIM_PWM_Start+0xfe>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d104      	bne.n	80036d2 <HAL_TIM_PWM_Start+0xf6>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036d0:	e003      	b.n	80036da <HAL_TIM_PWM_Start+0xfe>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2202      	movs	r2, #2
 80036d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2201      	movs	r2, #1
 80036e0:	6839      	ldr	r1, [r7, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f001 f8e8 	bl	80048b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a33      	ldr	r2, [pc, #204]	; (80037bc <HAL_TIM_PWM_Start+0x1e0>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d013      	beq.n	800371a <HAL_TIM_PWM_Start+0x13e>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a32      	ldr	r2, [pc, #200]	; (80037c0 <HAL_TIM_PWM_Start+0x1e4>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d00e      	beq.n	800371a <HAL_TIM_PWM_Start+0x13e>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a30      	ldr	r2, [pc, #192]	; (80037c4 <HAL_TIM_PWM_Start+0x1e8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d009      	beq.n	800371a <HAL_TIM_PWM_Start+0x13e>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a2f      	ldr	r2, [pc, #188]	; (80037c8 <HAL_TIM_PWM_Start+0x1ec>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d004      	beq.n	800371a <HAL_TIM_PWM_Start+0x13e>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a2d      	ldr	r2, [pc, #180]	; (80037cc <HAL_TIM_PWM_Start+0x1f0>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d101      	bne.n	800371e <HAL_TIM_PWM_Start+0x142>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <HAL_TIM_PWM_Start+0x144>
 800371e:	2300      	movs	r3, #0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d007      	beq.n	8003734 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003732:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a20      	ldr	r2, [pc, #128]	; (80037bc <HAL_TIM_PWM_Start+0x1e0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d018      	beq.n	8003770 <HAL_TIM_PWM_Start+0x194>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003746:	d013      	beq.n	8003770 <HAL_TIM_PWM_Start+0x194>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a20      	ldr	r2, [pc, #128]	; (80037d0 <HAL_TIM_PWM_Start+0x1f4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00e      	beq.n	8003770 <HAL_TIM_PWM_Start+0x194>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1f      	ldr	r2, [pc, #124]	; (80037d4 <HAL_TIM_PWM_Start+0x1f8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d009      	beq.n	8003770 <HAL_TIM_PWM_Start+0x194>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a17      	ldr	r2, [pc, #92]	; (80037c0 <HAL_TIM_PWM_Start+0x1e4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d004      	beq.n	8003770 <HAL_TIM_PWM_Start+0x194>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a16      	ldr	r2, [pc, #88]	; (80037c4 <HAL_TIM_PWM_Start+0x1e8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d115      	bne.n	800379c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <HAL_TIM_PWM_Start+0x1fc>)
 8003778:	4013      	ands	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2b06      	cmp	r3, #6
 8003780:	d015      	beq.n	80037ae <HAL_TIM_PWM_Start+0x1d2>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003788:	d011      	beq.n	80037ae <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	e008      	b.n	80037ae <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	e000      	b.n	80037b0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40013400 	.word	0x40013400
 80037c4:	40014000 	.word	0x40014000
 80037c8:	40014400 	.word	0x40014400
 80037cc:	40014800 	.word	0x40014800
 80037d0:	40000400 	.word	0x40000400
 80037d4:	40000800 	.word	0x40000800
 80037d8:	00010007 	.word	0x00010007

080037dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2200      	movs	r2, #0
 80037ec:	6839      	ldr	r1, [r7, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f862 	bl	80048b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a3e      	ldr	r2, [pc, #248]	; (80038f4 <HAL_TIM_PWM_Stop+0x118>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d013      	beq.n	8003826 <HAL_TIM_PWM_Stop+0x4a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a3d      	ldr	r2, [pc, #244]	; (80038f8 <HAL_TIM_PWM_Stop+0x11c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00e      	beq.n	8003826 <HAL_TIM_PWM_Stop+0x4a>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a3b      	ldr	r2, [pc, #236]	; (80038fc <HAL_TIM_PWM_Stop+0x120>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d009      	beq.n	8003826 <HAL_TIM_PWM_Stop+0x4a>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a3a      	ldr	r2, [pc, #232]	; (8003900 <HAL_TIM_PWM_Stop+0x124>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d004      	beq.n	8003826 <HAL_TIM_PWM_Stop+0x4a>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a38      	ldr	r2, [pc, #224]	; (8003904 <HAL_TIM_PWM_Stop+0x128>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d101      	bne.n	800382a <HAL_TIM_PWM_Stop+0x4e>
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <HAL_TIM_PWM_Stop+0x50>
 800382a:	2300      	movs	r3, #0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d017      	beq.n	8003860 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6a1a      	ldr	r2, [r3, #32]
 8003836:	f241 1311 	movw	r3, #4369	; 0x1111
 800383a:	4013      	ands	r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10f      	bne.n	8003860 <HAL_TIM_PWM_Stop+0x84>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6a1a      	ldr	r2, [r3, #32]
 8003846:	f244 4344 	movw	r3, #17476	; 0x4444
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d107      	bne.n	8003860 <HAL_TIM_PWM_Stop+0x84>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800385e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6a1a      	ldr	r2, [r3, #32]
 8003866:	f241 1311 	movw	r3, #4369	; 0x1111
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10f      	bne.n	8003890 <HAL_TIM_PWM_Stop+0xb4>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6a1a      	ldr	r2, [r3, #32]
 8003876:	f244 4344 	movw	r3, #17476	; 0x4444
 800387a:	4013      	ands	r3, r2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d107      	bne.n	8003890 <HAL_TIM_PWM_Stop+0xb4>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d104      	bne.n	80038a0 <HAL_TIM_PWM_Stop+0xc4>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800389e:	e023      	b.n	80038e8 <HAL_TIM_PWM_Stop+0x10c>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	d104      	bne.n	80038b0 <HAL_TIM_PWM_Stop+0xd4>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ae:	e01b      	b.n	80038e8 <HAL_TIM_PWM_Stop+0x10c>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b08      	cmp	r3, #8
 80038b4:	d104      	bne.n	80038c0 <HAL_TIM_PWM_Stop+0xe4>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038be:	e013      	b.n	80038e8 <HAL_TIM_PWM_Stop+0x10c>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2b0c      	cmp	r3, #12
 80038c4:	d104      	bne.n	80038d0 <HAL_TIM_PWM_Stop+0xf4>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038ce:	e00b      	b.n	80038e8 <HAL_TIM_PWM_Stop+0x10c>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2b10      	cmp	r3, #16
 80038d4:	d104      	bne.n	80038e0 <HAL_TIM_PWM_Stop+0x104>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038de:	e003      	b.n	80038e8 <HAL_TIM_PWM_Stop+0x10c>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	40013400 	.word	0x40013400
 80038fc:	40014000 	.word	0x40014000
 8003900:	40014400 	.word	0x40014400
 8003904:	40014800 	.word	0x40014800

08003908 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b02      	cmp	r3, #2
 800391c:	d122      	bne.n	8003964 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b02      	cmp	r3, #2
 800392a:	d11b      	bne.n	8003964 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0202 	mvn.w	r2, #2
 8003934:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 fb74 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003950:	e005      	b.n	800395e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fb66 	bl	8004024 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f000 fb77 	bl	800404c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b04      	cmp	r3, #4
 8003970:	d122      	bne.n	80039b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b04      	cmp	r3, #4
 800397e:	d11b      	bne.n	80039b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0204 	mvn.w	r2, #4
 8003988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2202      	movs	r2, #2
 800398e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fb4a 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 80039a4:	e005      	b.n	80039b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fb3c 	bl	8004024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fb4d 	bl	800404c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d122      	bne.n	8003a0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d11b      	bne.n	8003a0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f06f 0208 	mvn.w	r2, #8
 80039dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2204      	movs	r2, #4
 80039e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fb20 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 80039f8:	e005      	b.n	8003a06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fb12 	bl	8004024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fb23 	bl	800404c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	f003 0310 	and.w	r3, r3, #16
 8003a16:	2b10      	cmp	r3, #16
 8003a18:	d122      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f003 0310 	and.w	r3, r3, #16
 8003a24:	2b10      	cmp	r3, #16
 8003a26:	d11b      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0210 	mvn.w	r2, #16
 8003a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2208      	movs	r2, #8
 8003a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 faf6 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003a4c:	e005      	b.n	8003a5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 fae8 	bl	8004024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 faf9 	bl	800404c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d10e      	bne.n	8003a8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d107      	bne.n	8003a8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 0201 	mvn.w	r2, #1
 8003a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7fd f85c 	bl	8000b44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a96:	2b80      	cmp	r3, #128	; 0x80
 8003a98:	d10e      	bne.n	8003ab8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa4:	2b80      	cmp	r3, #128	; 0x80
 8003aa6:	d107      	bne.n	8003ab8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f001 f852 	bl	8004b5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac6:	d10e      	bne.n	8003ae6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad2:	2b80      	cmp	r3, #128	; 0x80
 8003ad4:	d107      	bne.n	8003ae6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f001 f845 	bl	8004b70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	d10e      	bne.n	8003b12 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afe:	2b40      	cmp	r3, #64	; 0x40
 8003b00:	d107      	bne.n	8003b12 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 faa7 	bl	8004060 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f003 0320 	and.w	r3, r3, #32
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d10e      	bne.n	8003b3e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f003 0320 	and.w	r3, r3, #32
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	d107      	bne.n	8003b3e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f06f 0220 	mvn.w	r2, #32
 8003b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f001 f805 	bl	8004b48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b4c:	d10f      	bne.n	8003b6e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b5c:	d107      	bne.n	8003b6e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f001 f80b 	bl	8004b84 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b7c:	d10f      	bne.n	8003b9e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b8c:	d107      	bne.n	8003b9e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fffd 	bl	8004b98 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bac:	d10f      	bne.n	8003bce <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bbc:	d107      	bne.n	8003bce <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 ffef 	bl	8004bac <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bd8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bdc:	d10f      	bne.n	8003bfe <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003be8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bec:	d107      	bne.n	8003bfe <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003bf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 ffe1 	bl	8004bc0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bfe:	bf00      	nop
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c14:	2300      	movs	r3, #0
 8003c16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d101      	bne.n	8003c26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c22:	2302      	movs	r3, #2
 8003c24:	e0ff      	b.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b14      	cmp	r3, #20
 8003c32:	f200 80f0 	bhi.w	8003e16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003c36:	a201      	add	r2, pc, #4	; (adr r2, 8003c3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3c:	08003c91 	.word	0x08003c91
 8003c40:	08003e17 	.word	0x08003e17
 8003c44:	08003e17 	.word	0x08003e17
 8003c48:	08003e17 	.word	0x08003e17
 8003c4c:	08003cd1 	.word	0x08003cd1
 8003c50:	08003e17 	.word	0x08003e17
 8003c54:	08003e17 	.word	0x08003e17
 8003c58:	08003e17 	.word	0x08003e17
 8003c5c:	08003d13 	.word	0x08003d13
 8003c60:	08003e17 	.word	0x08003e17
 8003c64:	08003e17 	.word	0x08003e17
 8003c68:	08003e17 	.word	0x08003e17
 8003c6c:	08003d53 	.word	0x08003d53
 8003c70:	08003e17 	.word	0x08003e17
 8003c74:	08003e17 	.word	0x08003e17
 8003c78:	08003e17 	.word	0x08003e17
 8003c7c:	08003d95 	.word	0x08003d95
 8003c80:	08003e17 	.word	0x08003e17
 8003c84:	08003e17 	.word	0x08003e17
 8003c88:	08003e17 	.word	0x08003e17
 8003c8c:	08003dd5 	.word	0x08003dd5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68b9      	ldr	r1, [r7, #8]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fa7c 	bl	8004194 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0208 	orr.w	r2, r2, #8
 8003caa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0204 	bic.w	r2, r2, #4
 8003cba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6999      	ldr	r1, [r3, #24]
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	691a      	ldr	r2, [r3, #16]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	619a      	str	r2, [r3, #24]
      break;
 8003cce:	e0a5      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68b9      	ldr	r1, [r7, #8]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 faec 	bl	80042b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	699a      	ldr	r2, [r3, #24]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699a      	ldr	r2, [r3, #24]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6999      	ldr	r1, [r3, #24]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	021a      	lsls	r2, r3, #8
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	619a      	str	r2, [r3, #24]
      break;
 8003d10:	e084      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fb55 	bl	80043c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69da      	ldr	r2, [r3, #28]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0208 	orr.w	r2, r2, #8
 8003d2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	69da      	ldr	r2, [r3, #28]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0204 	bic.w	r2, r2, #4
 8003d3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69d9      	ldr	r1, [r3, #28]
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	61da      	str	r2, [r3, #28]
      break;
 8003d50:	e064      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68b9      	ldr	r1, [r7, #8]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fbbd 	bl	80044d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69da      	ldr	r2, [r3, #28]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69da      	ldr	r2, [r3, #28]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69d9      	ldr	r1, [r3, #28]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	021a      	lsls	r2, r3, #8
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	61da      	str	r2, [r3, #28]
      break;
 8003d92:	e043      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68b9      	ldr	r1, [r7, #8]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f000 fc26 	bl	80045ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0208 	orr.w	r2, r2, #8
 8003dae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f022 0204 	bic.w	r2, r2, #4
 8003dbe:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	691a      	ldr	r2, [r3, #16]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003dd2:	e023      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fc6a 	bl	80046b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dfe:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	021a      	lsls	r2, r3, #8
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003e14:	e002      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	75fb      	strb	r3, [r7, #23]
      break;
 8003e1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop

08003e30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <HAL_TIM_ConfigClockSource+0x1c>
 8003e48:	2302      	movs	r3, #2
 8003e4a:	e0de      	b.n	800400a <HAL_TIM_ConfigClockSource+0x1da>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2202      	movs	r2, #2
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003e6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a63      	ldr	r2, [pc, #396]	; (8004014 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	f000 80a9 	beq.w	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003e8c:	4a61      	ldr	r2, [pc, #388]	; (8004014 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	f200 80ae 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003e94:	4a60      	ldr	r2, [pc, #384]	; (8004018 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	f000 80a1 	beq.w	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003e9c:	4a5e      	ldr	r2, [pc, #376]	; (8004018 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	f200 80a6 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ea4:	4a5d      	ldr	r2, [pc, #372]	; (800401c <HAL_TIM_ConfigClockSource+0x1ec>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	f000 8099 	beq.w	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003eac:	4a5b      	ldr	r2, [pc, #364]	; (800401c <HAL_TIM_ConfigClockSource+0x1ec>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	f200 809e 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003eb4:	4a5a      	ldr	r2, [pc, #360]	; (8004020 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	f000 8091 	beq.w	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003ebc:	4a58      	ldr	r2, [pc, #352]	; (8004020 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	f200 8096 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ec4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003ec8:	f000 8089 	beq.w	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003ecc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003ed0:	f200 808e 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed8:	d03e      	beq.n	8003f58 <HAL_TIM_ConfigClockSource+0x128>
 8003eda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ede:	f200 8087 	bhi.w	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee6:	f000 8086 	beq.w	8003ff6 <HAL_TIM_ConfigClockSource+0x1c6>
 8003eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eee:	d87f      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ef0:	2b70      	cmp	r3, #112	; 0x70
 8003ef2:	d01a      	beq.n	8003f2a <HAL_TIM_ConfigClockSource+0xfa>
 8003ef4:	2b70      	cmp	r3, #112	; 0x70
 8003ef6:	d87b      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ef8:	2b60      	cmp	r3, #96	; 0x60
 8003efa:	d050      	beq.n	8003f9e <HAL_TIM_ConfigClockSource+0x16e>
 8003efc:	2b60      	cmp	r3, #96	; 0x60
 8003efe:	d877      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003f00:	2b50      	cmp	r3, #80	; 0x50
 8003f02:	d03c      	beq.n	8003f7e <HAL_TIM_ConfigClockSource+0x14e>
 8003f04:	2b50      	cmp	r3, #80	; 0x50
 8003f06:	d873      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003f08:	2b40      	cmp	r3, #64	; 0x40
 8003f0a:	d058      	beq.n	8003fbe <HAL_TIM_ConfigClockSource+0x18e>
 8003f0c:	2b40      	cmp	r3, #64	; 0x40
 8003f0e:	d86f      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003f10:	2b30      	cmp	r3, #48	; 0x30
 8003f12:	d064      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003f14:	2b30      	cmp	r3, #48	; 0x30
 8003f16:	d86b      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d060      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d867      	bhi.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d05c      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d05a      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0x1ae>
 8003f28:	e062      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	6899      	ldr	r1, [r3, #8]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f000 fc9d 	bl	8004878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	609a      	str	r2, [r3, #8]
      break;
 8003f56:	e04f      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6818      	ldr	r0, [r3, #0]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6899      	ldr	r1, [r3, #8]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f000 fc86 	bl	8004878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f7a:	609a      	str	r2, [r3, #8]
      break;
 8003f7c:	e03c      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6818      	ldr	r0, [r3, #0]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	6859      	ldr	r1, [r3, #4]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f000 fbf8 	bl	8004780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2150      	movs	r1, #80	; 0x50
 8003f96:	4618      	mov	r0, r3
 8003f98:	f000 fc51 	bl	800483e <TIM_ITRx_SetConfig>
      break;
 8003f9c:	e02c      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	6859      	ldr	r1, [r3, #4]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f000 fc17 	bl	80047de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2160      	movs	r1, #96	; 0x60
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fc41 	bl	800483e <TIM_ITRx_SetConfig>
      break;
 8003fbc:	e01c      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	6859      	ldr	r1, [r3, #4]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	f000 fbd8 	bl	8004780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2140      	movs	r1, #64	; 0x40
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 fc31 	bl	800483e <TIM_ITRx_SetConfig>
      break;
 8003fdc:	e00c      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f000 fc28 	bl	800483e <TIM_ITRx_SetConfig>
      break;
 8003fee:	e003      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff4:	e000      	b.n	8003ff8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8003ff6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004008:	7bfb      	ldrb	r3, [r7, #15]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	00100070 	.word	0x00100070
 8004018:	00100040 	.word	0x00100040
 800401c:	00100030 	.word	0x00100030
 8004020:	00100020 	.word	0x00100020

08004024 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a3c      	ldr	r2, [pc, #240]	; (8004178 <TIM_Base_SetConfig+0x104>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d00f      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004092:	d00b      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a39      	ldr	r2, [pc, #228]	; (800417c <TIM_Base_SetConfig+0x108>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d007      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a38      	ldr	r2, [pc, #224]	; (8004180 <TIM_Base_SetConfig+0x10c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d003      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a37      	ldr	r2, [pc, #220]	; (8004184 <TIM_Base_SetConfig+0x110>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d108      	bne.n	80040be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a2d      	ldr	r2, [pc, #180]	; (8004178 <TIM_Base_SetConfig+0x104>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d01b      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040cc:	d017      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a2a      	ldr	r2, [pc, #168]	; (800417c <TIM_Base_SetConfig+0x108>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d013      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a29      	ldr	r2, [pc, #164]	; (8004180 <TIM_Base_SetConfig+0x10c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00f      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a28      	ldr	r2, [pc, #160]	; (8004184 <TIM_Base_SetConfig+0x110>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d00b      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a27      	ldr	r2, [pc, #156]	; (8004188 <TIM_Base_SetConfig+0x114>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d007      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a26      	ldr	r2, [pc, #152]	; (800418c <TIM_Base_SetConfig+0x118>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d003      	beq.n	80040fe <TIM_Base_SetConfig+0x8a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a25      	ldr	r2, [pc, #148]	; (8004190 <TIM_Base_SetConfig+0x11c>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d108      	bne.n	8004110 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004104:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	4313      	orrs	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a10      	ldr	r2, [pc, #64]	; (8004178 <TIM_Base_SetConfig+0x104>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00f      	beq.n	800415c <TIM_Base_SetConfig+0xe8>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a11      	ldr	r2, [pc, #68]	; (8004184 <TIM_Base_SetConfig+0x110>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d00b      	beq.n	800415c <TIM_Base_SetConfig+0xe8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a10      	ldr	r2, [pc, #64]	; (8004188 <TIM_Base_SetConfig+0x114>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d007      	beq.n	800415c <TIM_Base_SetConfig+0xe8>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a0f      	ldr	r2, [pc, #60]	; (800418c <TIM_Base_SetConfig+0x118>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d003      	beq.n	800415c <TIM_Base_SetConfig+0xe8>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a0e      	ldr	r2, [pc, #56]	; (8004190 <TIM_Base_SetConfig+0x11c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d103      	bne.n	8004164 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	691a      	ldr	r2, [r3, #16]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	615a      	str	r2, [r3, #20]
}
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	40012c00 	.word	0x40012c00
 800417c:	40000400 	.word	0x40000400
 8004180:	40000800 	.word	0x40000800
 8004184:	40013400 	.word	0x40013400
 8004188:	40014000 	.word	0x40014000
 800418c:	40014400 	.word	0x40014400
 8004190:	40014800 	.word	0x40014800

08004194 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	f023 0201 	bic.w	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f023 0303 	bic.w	r3, r3, #3
 80041ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f023 0302 	bic.w	r3, r3, #2
 80041e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a2c      	ldr	r2, [pc, #176]	; (80042a0 <TIM_OC1_SetConfig+0x10c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d00f      	beq.n	8004214 <TIM_OC1_SetConfig+0x80>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a2b      	ldr	r2, [pc, #172]	; (80042a4 <TIM_OC1_SetConfig+0x110>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00b      	beq.n	8004214 <TIM_OC1_SetConfig+0x80>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a2a      	ldr	r2, [pc, #168]	; (80042a8 <TIM_OC1_SetConfig+0x114>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d007      	beq.n	8004214 <TIM_OC1_SetConfig+0x80>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a29      	ldr	r2, [pc, #164]	; (80042ac <TIM_OC1_SetConfig+0x118>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_OC1_SetConfig+0x80>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a28      	ldr	r2, [pc, #160]	; (80042b0 <TIM_OC1_SetConfig+0x11c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d10c      	bne.n	800422e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f023 0308 	bic.w	r3, r3, #8
 800421a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	4313      	orrs	r3, r2
 8004224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f023 0304 	bic.w	r3, r3, #4
 800422c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a1b      	ldr	r2, [pc, #108]	; (80042a0 <TIM_OC1_SetConfig+0x10c>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d00f      	beq.n	8004256 <TIM_OC1_SetConfig+0xc2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a1a      	ldr	r2, [pc, #104]	; (80042a4 <TIM_OC1_SetConfig+0x110>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d00b      	beq.n	8004256 <TIM_OC1_SetConfig+0xc2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a19      	ldr	r2, [pc, #100]	; (80042a8 <TIM_OC1_SetConfig+0x114>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d007      	beq.n	8004256 <TIM_OC1_SetConfig+0xc2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a18      	ldr	r2, [pc, #96]	; (80042ac <TIM_OC1_SetConfig+0x118>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d003      	beq.n	8004256 <TIM_OC1_SetConfig+0xc2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a17      	ldr	r2, [pc, #92]	; (80042b0 <TIM_OC1_SetConfig+0x11c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d111      	bne.n	800427a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800425c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4313      	orrs	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	621a      	str	r2, [r3, #32]
}
 8004294:	bf00      	nop
 8004296:	371c      	adds	r7, #28
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	40012c00 	.word	0x40012c00
 80042a4:	40013400 	.word	0x40013400
 80042a8:	40014000 	.word	0x40014000
 80042ac:	40014400 	.word	0x40014400
 80042b0:	40014800 	.word	0x40014800

080042b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	f023 0210 	bic.w	r2, r3, #16
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	021b      	lsls	r3, r3, #8
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f023 0320 	bic.w	r3, r3, #32
 8004302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a28      	ldr	r2, [pc, #160]	; (80043b4 <TIM_OC2_SetConfig+0x100>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d003      	beq.n	8004320 <TIM_OC2_SetConfig+0x6c>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a27      	ldr	r2, [pc, #156]	; (80043b8 <TIM_OC2_SetConfig+0x104>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d10d      	bne.n	800433c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800433a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a1d      	ldr	r2, [pc, #116]	; (80043b4 <TIM_OC2_SetConfig+0x100>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d00f      	beq.n	8004364 <TIM_OC2_SetConfig+0xb0>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a1c      	ldr	r2, [pc, #112]	; (80043b8 <TIM_OC2_SetConfig+0x104>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d00b      	beq.n	8004364 <TIM_OC2_SetConfig+0xb0>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a1b      	ldr	r2, [pc, #108]	; (80043bc <TIM_OC2_SetConfig+0x108>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d007      	beq.n	8004364 <TIM_OC2_SetConfig+0xb0>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a1a      	ldr	r2, [pc, #104]	; (80043c0 <TIM_OC2_SetConfig+0x10c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d003      	beq.n	8004364 <TIM_OC2_SetConfig+0xb0>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a19      	ldr	r2, [pc, #100]	; (80043c4 <TIM_OC2_SetConfig+0x110>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d113      	bne.n	800438c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800436a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004372:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	4313      	orrs	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4313      	orrs	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	621a      	str	r2, [r3, #32]
}
 80043a6:	bf00      	nop
 80043a8:	371c      	adds	r7, #28
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40012c00 	.word	0x40012c00
 80043b8:	40013400 	.word	0x40013400
 80043bc:	40014000 	.word	0x40014000
 80043c0:	40014400 	.word	0x40014400
 80043c4:	40014800 	.word	0x40014800

080043c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b087      	sub	sp, #28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0303 	bic.w	r3, r3, #3
 8004402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4313      	orrs	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004414:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a27      	ldr	r2, [pc, #156]	; (80044c4 <TIM_OC3_SetConfig+0xfc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d003      	beq.n	8004432 <TIM_OC3_SetConfig+0x6a>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a26      	ldr	r2, [pc, #152]	; (80044c8 <TIM_OC3_SetConfig+0x100>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d10d      	bne.n	800444e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004438:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	021b      	lsls	r3, r3, #8
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800444c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a1c      	ldr	r2, [pc, #112]	; (80044c4 <TIM_OC3_SetConfig+0xfc>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00f      	beq.n	8004476 <TIM_OC3_SetConfig+0xae>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a1b      	ldr	r2, [pc, #108]	; (80044c8 <TIM_OC3_SetConfig+0x100>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d00b      	beq.n	8004476 <TIM_OC3_SetConfig+0xae>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a1a      	ldr	r2, [pc, #104]	; (80044cc <TIM_OC3_SetConfig+0x104>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d007      	beq.n	8004476 <TIM_OC3_SetConfig+0xae>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a19      	ldr	r2, [pc, #100]	; (80044d0 <TIM_OC3_SetConfig+0x108>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d003      	beq.n	8004476 <TIM_OC3_SetConfig+0xae>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a18      	ldr	r2, [pc, #96]	; (80044d4 <TIM_OC3_SetConfig+0x10c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d113      	bne.n	800449e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800447c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4313      	orrs	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	4313      	orrs	r3, r2
 800449c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	621a      	str	r2, [r3, #32]
}
 80044b8:	bf00      	nop
 80044ba:	371c      	adds	r7, #28
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr
 80044c4:	40012c00 	.word	0x40012c00
 80044c8:	40013400 	.word	0x40013400
 80044cc:	40014000 	.word	0x40014000
 80044d0:	40014400 	.word	0x40014400
 80044d4:	40014800 	.word	0x40014800

080044d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044d8:	b480      	push	{r7}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004506:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800450a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004512:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4313      	orrs	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004526:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	031b      	lsls	r3, r3, #12
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a28      	ldr	r2, [pc, #160]	; (80045d8 <TIM_OC4_SetConfig+0x100>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d003      	beq.n	8004544 <TIM_OC4_SetConfig+0x6c>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a27      	ldr	r2, [pc, #156]	; (80045dc <TIM_OC4_SetConfig+0x104>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d10d      	bne.n	8004560 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800454a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	031b      	lsls	r3, r3, #12
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800455e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a1d      	ldr	r2, [pc, #116]	; (80045d8 <TIM_OC4_SetConfig+0x100>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00f      	beq.n	8004588 <TIM_OC4_SetConfig+0xb0>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a1c      	ldr	r2, [pc, #112]	; (80045dc <TIM_OC4_SetConfig+0x104>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d00b      	beq.n	8004588 <TIM_OC4_SetConfig+0xb0>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a1b      	ldr	r2, [pc, #108]	; (80045e0 <TIM_OC4_SetConfig+0x108>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d007      	beq.n	8004588 <TIM_OC4_SetConfig+0xb0>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a1a      	ldr	r2, [pc, #104]	; (80045e4 <TIM_OC4_SetConfig+0x10c>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d003      	beq.n	8004588 <TIM_OC4_SetConfig+0xb0>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a19      	ldr	r2, [pc, #100]	; (80045e8 <TIM_OC4_SetConfig+0x110>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d113      	bne.n	80045b0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800458e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004596:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	019b      	lsls	r3, r3, #6
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	019b      	lsls	r3, r3, #6
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	40013400 	.word	0x40013400
 80045e0:	40014000 	.word	0x40014000
 80045e4:	40014400 	.word	0x40014400
 80045e8:	40014800 	.word	0x40014800

080045ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800461a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800461e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	4313      	orrs	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004630:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	041b      	lsls	r3, r3, #16
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a17      	ldr	r2, [pc, #92]	; (80046a0 <TIM_OC5_SetConfig+0xb4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d00f      	beq.n	8004666 <TIM_OC5_SetConfig+0x7a>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a16      	ldr	r2, [pc, #88]	; (80046a4 <TIM_OC5_SetConfig+0xb8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d00b      	beq.n	8004666 <TIM_OC5_SetConfig+0x7a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a15      	ldr	r2, [pc, #84]	; (80046a8 <TIM_OC5_SetConfig+0xbc>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d007      	beq.n	8004666 <TIM_OC5_SetConfig+0x7a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a14      	ldr	r2, [pc, #80]	; (80046ac <TIM_OC5_SetConfig+0xc0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d003      	beq.n	8004666 <TIM_OC5_SetConfig+0x7a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a13      	ldr	r2, [pc, #76]	; (80046b0 <TIM_OC5_SetConfig+0xc4>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d109      	bne.n	800467a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800466c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	021b      	lsls	r3, r3, #8
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	4313      	orrs	r3, r2
 8004678:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	621a      	str	r2, [r3, #32]
}
 8004694:	bf00      	nop
 8004696:	371c      	adds	r7, #28
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	40012c00 	.word	0x40012c00
 80046a4:	40013400 	.word	0x40013400
 80046a8:	40014000 	.word	0x40014000
 80046ac:	40014400 	.word	0x40014400
 80046b0:	40014800 	.word	0x40014800

080046b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b087      	sub	sp, #28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	021b      	lsls	r3, r3, #8
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80046fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	051b      	lsls	r3, r3, #20
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a18      	ldr	r2, [pc, #96]	; (800476c <TIM_OC6_SetConfig+0xb8>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d00f      	beq.n	8004730 <TIM_OC6_SetConfig+0x7c>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a17      	ldr	r2, [pc, #92]	; (8004770 <TIM_OC6_SetConfig+0xbc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00b      	beq.n	8004730 <TIM_OC6_SetConfig+0x7c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a16      	ldr	r2, [pc, #88]	; (8004774 <TIM_OC6_SetConfig+0xc0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d007      	beq.n	8004730 <TIM_OC6_SetConfig+0x7c>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a15      	ldr	r2, [pc, #84]	; (8004778 <TIM_OC6_SetConfig+0xc4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d003      	beq.n	8004730 <TIM_OC6_SetConfig+0x7c>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a14      	ldr	r2, [pc, #80]	; (800477c <TIM_OC6_SetConfig+0xc8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d109      	bne.n	8004744 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004736:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	029b      	lsls	r3, r3, #10
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4313      	orrs	r3, r2
 8004742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	621a      	str	r2, [r3, #32]
}
 800475e:	bf00      	nop
 8004760:	371c      	adds	r7, #28
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40013400 	.word	0x40013400
 8004774:	40014000 	.word	0x40014000
 8004778:	40014400 	.word	0x40014400
 800477c:	40014800 	.word	0x40014800

08004780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	f023 0201 	bic.w	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	011b      	lsls	r3, r3, #4
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f023 030a 	bic.w	r3, r3, #10
 80047bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	621a      	str	r2, [r3, #32]
}
 80047d2:	bf00      	nop
 80047d4:	371c      	adds	r7, #28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047de:	b480      	push	{r7}
 80047e0:	b087      	sub	sp, #28
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	60f8      	str	r0, [r7, #12]
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	f023 0210 	bic.w	r2, r3, #16
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004808:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	031b      	lsls	r3, r3, #12
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4313      	orrs	r3, r2
 8004812:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800481a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	011b      	lsls	r3, r3, #4
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	621a      	str	r2, [r3, #32]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4313      	orrs	r3, r2
 8004860:	f043 0307 	orr.w	r3, r3, #7
 8004864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	609a      	str	r2, [r3, #8]
}
 800486c:	bf00      	nop
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004878:	b480      	push	{r7}
 800487a:	b087      	sub	sp, #28
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
 8004884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	021a      	lsls	r2, r3, #8
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	431a      	orrs	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	4313      	orrs	r3, r2
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	609a      	str	r2, [r3, #8]
}
 80048ac:	bf00      	nop
 80048ae:	371c      	adds	r7, #28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f003 031f 	and.w	r3, r3, #31
 80048ca:	2201      	movs	r2, #1
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1a      	ldr	r2, [r3, #32]
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	43db      	mvns	r3, r3
 80048da:	401a      	ands	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a1a      	ldr	r2, [r3, #32]
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f003 031f 	and.w	r3, r3, #31
 80048ea:	6879      	ldr	r1, [r7, #4]
 80048ec:	fa01 f303 	lsl.w	r3, r1, r3
 80048f0:	431a      	orrs	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004918:	2302      	movs	r3, #2
 800491a:	e065      	b.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2c      	ldr	r2, [pc, #176]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d004      	beq.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a2b      	ldr	r2, [pc, #172]	; (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d108      	bne.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004956:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	4313      	orrs	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	4313      	orrs	r3, r2
 8004976:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a1b      	ldr	r2, [pc, #108]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d018      	beq.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004992:	d013      	beq.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a18      	ldr	r2, [pc, #96]	; (80049fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d00e      	beq.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a17      	ldr	r2, [pc, #92]	; (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d009      	beq.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a12      	ldr	r2, [pc, #72]	; (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a13      	ldr	r2, [pc, #76]	; (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d10c      	bne.n	80049d6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	40013400 	.word	0x40013400
 80049fc:	40000400 	.word	0x40000400
 8004a00:	40000800 	.word	0x40000800
 8004a04:	40014000 	.word	0x40014000

08004a08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004a12:	2300      	movs	r3, #0
 8004a14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e087      	b.n	8004b34 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	041b      	lsls	r3, r3, #16
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a27      	ldr	r2, [pc, #156]	; (8004b40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d004      	beq.n	8004ab2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a25      	ldr	r2, [pc, #148]	; (8004b44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d106      	bne.n	8004ac0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a1e      	ldr	r2, [pc, #120]	; (8004b40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a1d      	ldr	r2, [pc, #116]	; (8004b44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d126      	bne.n	8004b22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ade:	051b      	lsls	r3, r3, #20
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a0e      	ldr	r2, [pc, #56]	; (8004b40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d004      	beq.n	8004b14 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a0d      	ldr	r2, [pc, #52]	; (8004b44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d106      	bne.n	8004b22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	40012c00 	.word	0x40012c00
 8004b44:	40013400 	.word	0x40013400

08004b48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e042      	b.n	8004c6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d106      	bne.n	8004bfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7fc ff05 	bl	8001a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2224      	movs	r2, #36	; 0x24
 8004c02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0201 	bic.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f8c2 	bl	8004da0 <UART_SetConfig>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d101      	bne.n	8004c26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e022      	b.n	8004c6c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 fb82 	bl	8005338 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689a      	ldr	r2, [r3, #8]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fc09 	bl	800547c <UART_CheckIdleState>
 8004c6a:	4603      	mov	r3, r0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08a      	sub	sp, #40	; 0x28
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	603b      	str	r3, [r7, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c8a:	2b20      	cmp	r3, #32
 8004c8c:	f040 8083 	bne.w	8004d96 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <HAL_UART_Transmit+0x28>
 8004c96:	88fb      	ldrh	r3, [r7, #6]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e07b      	b.n	8004d98 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d101      	bne.n	8004cae <HAL_UART_Transmit+0x3a>
 8004caa:	2302      	movs	r3, #2
 8004cac:	e074      	b.n	8004d98 <HAL_UART_Transmit+0x124>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2221      	movs	r2, #33	; 0x21
 8004cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cc6:	f7fd f885 	bl	8001dd4 <HAL_GetTick>
 8004cca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	88fa      	ldrh	r2, [r7, #6]
 8004cd0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	88fa      	ldrh	r2, [r7, #6]
 8004cd8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce4:	d108      	bne.n	8004cf8 <HAL_UART_Transmit+0x84>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d104      	bne.n	8004cf8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	e003      	b.n	8004d00 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004d08:	e02c      	b.n	8004d64 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2200      	movs	r2, #0
 8004d12:	2180      	movs	r1, #128	; 0x80
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 fbfc 	bl	8005512 <UART_WaitOnFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e039      	b.n	8004d98 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d38:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	3302      	adds	r3, #2
 8004d3e:	61bb      	str	r3, [r7, #24]
 8004d40:	e007      	b.n	8004d52 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	781a      	ldrb	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1cc      	bne.n	8004d0a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	2200      	movs	r2, #0
 8004d78:	2140      	movs	r1, #64	; 0x40
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 fbc9 	bl	8005512 <UART_WaitOnFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e006      	b.n	8004d98 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	e000      	b.n	8004d98 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004d96:	2302      	movs	r3, #2
  }
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3720      	adds	r7, #32
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004da4:	b08c      	sub	sp, #48	; 0x30
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	689a      	ldr	r2, [r3, #8]
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	431a      	orrs	r2, r3
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	4bab      	ldr	r3, [pc, #684]	; (800507c <UART_SetConfig+0x2dc>)
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dd8:	430b      	orrs	r3, r1
 8004dda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4aa0      	ldr	r2, [pc, #640]	; (8005080 <UART_SetConfig+0x2e0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d004      	beq.n	8004e0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004e16:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	6812      	ldr	r2, [r2, #0]
 8004e1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e20:	430b      	orrs	r3, r1
 8004e22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2a:	f023 010f 	bic.w	r1, r3, #15
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a91      	ldr	r2, [pc, #580]	; (8005084 <UART_SetConfig+0x2e4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d125      	bne.n	8004e90 <UART_SetConfig+0xf0>
 8004e44:	4b90      	ldr	r3, [pc, #576]	; (8005088 <UART_SetConfig+0x2e8>)
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4a:	f003 0303 	and.w	r3, r3, #3
 8004e4e:	2b03      	cmp	r3, #3
 8004e50:	d81a      	bhi.n	8004e88 <UART_SetConfig+0xe8>
 8004e52:	a201      	add	r2, pc, #4	; (adr r2, 8004e58 <UART_SetConfig+0xb8>)
 8004e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e58:	08004e69 	.word	0x08004e69
 8004e5c:	08004e79 	.word	0x08004e79
 8004e60:	08004e71 	.word	0x08004e71
 8004e64:	08004e81 	.word	0x08004e81
 8004e68:	2301      	movs	r3, #1
 8004e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e6e:	e0d6      	b.n	800501e <UART_SetConfig+0x27e>
 8004e70:	2302      	movs	r3, #2
 8004e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e76:	e0d2      	b.n	800501e <UART_SetConfig+0x27e>
 8004e78:	2304      	movs	r3, #4
 8004e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e7e:	e0ce      	b.n	800501e <UART_SetConfig+0x27e>
 8004e80:	2308      	movs	r3, #8
 8004e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e86:	e0ca      	b.n	800501e <UART_SetConfig+0x27e>
 8004e88:	2310      	movs	r3, #16
 8004e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e8e:	e0c6      	b.n	800501e <UART_SetConfig+0x27e>
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a7d      	ldr	r2, [pc, #500]	; (800508c <UART_SetConfig+0x2ec>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d138      	bne.n	8004f0c <UART_SetConfig+0x16c>
 8004e9a:	4b7b      	ldr	r3, [pc, #492]	; (8005088 <UART_SetConfig+0x2e8>)
 8004e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea0:	f003 030c 	and.w	r3, r3, #12
 8004ea4:	2b0c      	cmp	r3, #12
 8004ea6:	d82d      	bhi.n	8004f04 <UART_SetConfig+0x164>
 8004ea8:	a201      	add	r2, pc, #4	; (adr r2, 8004eb0 <UART_SetConfig+0x110>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ee5 	.word	0x08004ee5
 8004eb4:	08004f05 	.word	0x08004f05
 8004eb8:	08004f05 	.word	0x08004f05
 8004ebc:	08004f05 	.word	0x08004f05
 8004ec0:	08004ef5 	.word	0x08004ef5
 8004ec4:	08004f05 	.word	0x08004f05
 8004ec8:	08004f05 	.word	0x08004f05
 8004ecc:	08004f05 	.word	0x08004f05
 8004ed0:	08004eed 	.word	0x08004eed
 8004ed4:	08004f05 	.word	0x08004f05
 8004ed8:	08004f05 	.word	0x08004f05
 8004edc:	08004f05 	.word	0x08004f05
 8004ee0:	08004efd 	.word	0x08004efd
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eea:	e098      	b.n	800501e <UART_SetConfig+0x27e>
 8004eec:	2302      	movs	r3, #2
 8004eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef2:	e094      	b.n	800501e <UART_SetConfig+0x27e>
 8004ef4:	2304      	movs	r3, #4
 8004ef6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004efa:	e090      	b.n	800501e <UART_SetConfig+0x27e>
 8004efc:	2308      	movs	r3, #8
 8004efe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f02:	e08c      	b.n	800501e <UART_SetConfig+0x27e>
 8004f04:	2310      	movs	r3, #16
 8004f06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f0a:	e088      	b.n	800501e <UART_SetConfig+0x27e>
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a5f      	ldr	r2, [pc, #380]	; (8005090 <UART_SetConfig+0x2f0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d125      	bne.n	8004f62 <UART_SetConfig+0x1c2>
 8004f16:	4b5c      	ldr	r3, [pc, #368]	; (8005088 <UART_SetConfig+0x2e8>)
 8004f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f20:	2b30      	cmp	r3, #48	; 0x30
 8004f22:	d016      	beq.n	8004f52 <UART_SetConfig+0x1b2>
 8004f24:	2b30      	cmp	r3, #48	; 0x30
 8004f26:	d818      	bhi.n	8004f5a <UART_SetConfig+0x1ba>
 8004f28:	2b20      	cmp	r3, #32
 8004f2a:	d00a      	beq.n	8004f42 <UART_SetConfig+0x1a2>
 8004f2c:	2b20      	cmp	r3, #32
 8004f2e:	d814      	bhi.n	8004f5a <UART_SetConfig+0x1ba>
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d002      	beq.n	8004f3a <UART_SetConfig+0x19a>
 8004f34:	2b10      	cmp	r3, #16
 8004f36:	d008      	beq.n	8004f4a <UART_SetConfig+0x1aa>
 8004f38:	e00f      	b.n	8004f5a <UART_SetConfig+0x1ba>
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f40:	e06d      	b.n	800501e <UART_SetConfig+0x27e>
 8004f42:	2302      	movs	r3, #2
 8004f44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f48:	e069      	b.n	800501e <UART_SetConfig+0x27e>
 8004f4a:	2304      	movs	r3, #4
 8004f4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f50:	e065      	b.n	800501e <UART_SetConfig+0x27e>
 8004f52:	2308      	movs	r3, #8
 8004f54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f58:	e061      	b.n	800501e <UART_SetConfig+0x27e>
 8004f5a:	2310      	movs	r3, #16
 8004f5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f60:	e05d      	b.n	800501e <UART_SetConfig+0x27e>
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a4b      	ldr	r2, [pc, #300]	; (8005094 <UART_SetConfig+0x2f4>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d125      	bne.n	8004fb8 <UART_SetConfig+0x218>
 8004f6c:	4b46      	ldr	r3, [pc, #280]	; (8005088 <UART_SetConfig+0x2e8>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f72:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f76:	2bc0      	cmp	r3, #192	; 0xc0
 8004f78:	d016      	beq.n	8004fa8 <UART_SetConfig+0x208>
 8004f7a:	2bc0      	cmp	r3, #192	; 0xc0
 8004f7c:	d818      	bhi.n	8004fb0 <UART_SetConfig+0x210>
 8004f7e:	2b80      	cmp	r3, #128	; 0x80
 8004f80:	d00a      	beq.n	8004f98 <UART_SetConfig+0x1f8>
 8004f82:	2b80      	cmp	r3, #128	; 0x80
 8004f84:	d814      	bhi.n	8004fb0 <UART_SetConfig+0x210>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d002      	beq.n	8004f90 <UART_SetConfig+0x1f0>
 8004f8a:	2b40      	cmp	r3, #64	; 0x40
 8004f8c:	d008      	beq.n	8004fa0 <UART_SetConfig+0x200>
 8004f8e:	e00f      	b.n	8004fb0 <UART_SetConfig+0x210>
 8004f90:	2300      	movs	r3, #0
 8004f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f96:	e042      	b.n	800501e <UART_SetConfig+0x27e>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f9e:	e03e      	b.n	800501e <UART_SetConfig+0x27e>
 8004fa0:	2304      	movs	r3, #4
 8004fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fa6:	e03a      	b.n	800501e <UART_SetConfig+0x27e>
 8004fa8:	2308      	movs	r3, #8
 8004faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fae:	e036      	b.n	800501e <UART_SetConfig+0x27e>
 8004fb0:	2310      	movs	r3, #16
 8004fb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fb6:	e032      	b.n	800501e <UART_SetConfig+0x27e>
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a30      	ldr	r2, [pc, #192]	; (8005080 <UART_SetConfig+0x2e0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d12a      	bne.n	8005018 <UART_SetConfig+0x278>
 8004fc2:	4b31      	ldr	r3, [pc, #196]	; (8005088 <UART_SetConfig+0x2e8>)
 8004fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004fcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fd0:	d01a      	beq.n	8005008 <UART_SetConfig+0x268>
 8004fd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fd6:	d81b      	bhi.n	8005010 <UART_SetConfig+0x270>
 8004fd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fdc:	d00c      	beq.n	8004ff8 <UART_SetConfig+0x258>
 8004fde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe2:	d815      	bhi.n	8005010 <UART_SetConfig+0x270>
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d003      	beq.n	8004ff0 <UART_SetConfig+0x250>
 8004fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fec:	d008      	beq.n	8005000 <UART_SetConfig+0x260>
 8004fee:	e00f      	b.n	8005010 <UART_SetConfig+0x270>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ff6:	e012      	b.n	800501e <UART_SetConfig+0x27e>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ffe:	e00e      	b.n	800501e <UART_SetConfig+0x27e>
 8005000:	2304      	movs	r3, #4
 8005002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005006:	e00a      	b.n	800501e <UART_SetConfig+0x27e>
 8005008:	2308      	movs	r3, #8
 800500a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800500e:	e006      	b.n	800501e <UART_SetConfig+0x27e>
 8005010:	2310      	movs	r3, #16
 8005012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005016:	e002      	b.n	800501e <UART_SetConfig+0x27e>
 8005018:	2310      	movs	r3, #16
 800501a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a17      	ldr	r2, [pc, #92]	; (8005080 <UART_SetConfig+0x2e0>)
 8005024:	4293      	cmp	r3, r2
 8005026:	f040 80a8 	bne.w	800517a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800502a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800502e:	2b08      	cmp	r3, #8
 8005030:	d834      	bhi.n	800509c <UART_SetConfig+0x2fc>
 8005032:	a201      	add	r2, pc, #4	; (adr r2, 8005038 <UART_SetConfig+0x298>)
 8005034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005038:	0800505d 	.word	0x0800505d
 800503c:	0800509d 	.word	0x0800509d
 8005040:	08005065 	.word	0x08005065
 8005044:	0800509d 	.word	0x0800509d
 8005048:	0800506b 	.word	0x0800506b
 800504c:	0800509d 	.word	0x0800509d
 8005050:	0800509d 	.word	0x0800509d
 8005054:	0800509d 	.word	0x0800509d
 8005058:	08005073 	.word	0x08005073
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800505c:	f7fd ff38 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8005060:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005062:	e021      	b.n	80050a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005064:	4b0c      	ldr	r3, [pc, #48]	; (8005098 <UART_SetConfig+0x2f8>)
 8005066:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005068:	e01e      	b.n	80050a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800506a:	f7fd fec3 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 800506e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005070:	e01a      	b.n	80050a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005072:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005076:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005078:	e016      	b.n	80050a8 <UART_SetConfig+0x308>
 800507a:	bf00      	nop
 800507c:	cfff69f3 	.word	0xcfff69f3
 8005080:	40008000 	.word	0x40008000
 8005084:	40013800 	.word	0x40013800
 8005088:	40021000 	.word	0x40021000
 800508c:	40004400 	.word	0x40004400
 8005090:	40004800 	.word	0x40004800
 8005094:	40004c00 	.word	0x40004c00
 8005098:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80050a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f000 812a 	beq.w	8005304 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	4a9e      	ldr	r2, [pc, #632]	; (8005330 <UART_SetConfig+0x590>)
 80050b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050ba:	461a      	mov	r2, r3
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	fbb3 f3f2 	udiv	r3, r3, r2
 80050c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	4413      	add	r3, r2
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d305      	bcc.n	80050e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d903      	bls.n	80050e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80050e6:	e10d      	b.n	8005304 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	2200      	movs	r2, #0
 80050ec:	60bb      	str	r3, [r7, #8]
 80050ee:	60fa      	str	r2, [r7, #12]
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f4:	4a8e      	ldr	r2, [pc, #568]	; (8005330 <UART_SetConfig+0x590>)
 80050f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2200      	movs	r2, #0
 80050fe:	603b      	str	r3, [r7, #0]
 8005100:	607a      	str	r2, [r7, #4]
 8005102:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005106:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800510a:	f7fb f885 	bl	8000218 <__aeabi_uldivmod>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	f04f 0300 	mov.w	r3, #0
 800511e:	020b      	lsls	r3, r1, #8
 8005120:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005124:	0202      	lsls	r2, r0, #8
 8005126:	6979      	ldr	r1, [r7, #20]
 8005128:	6849      	ldr	r1, [r1, #4]
 800512a:	0849      	lsrs	r1, r1, #1
 800512c:	2000      	movs	r0, #0
 800512e:	460c      	mov	r4, r1
 8005130:	4605      	mov	r5, r0
 8005132:	eb12 0804 	adds.w	r8, r2, r4
 8005136:	eb43 0905 	adc.w	r9, r3, r5
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	469a      	mov	sl, r3
 8005142:	4693      	mov	fp, r2
 8005144:	4652      	mov	r2, sl
 8005146:	465b      	mov	r3, fp
 8005148:	4640      	mov	r0, r8
 800514a:	4649      	mov	r1, r9
 800514c:	f7fb f864 	bl	8000218 <__aeabi_uldivmod>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4613      	mov	r3, r2
 8005156:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800515e:	d308      	bcc.n	8005172 <UART_SetConfig+0x3d2>
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005166:	d204      	bcs.n	8005172 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6a3a      	ldr	r2, [r7, #32]
 800516e:	60da      	str	r2, [r3, #12]
 8005170:	e0c8      	b.n	8005304 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005178:	e0c4      	b.n	8005304 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005182:	d167      	bne.n	8005254 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005184:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005188:	2b08      	cmp	r3, #8
 800518a:	d828      	bhi.n	80051de <UART_SetConfig+0x43e>
 800518c:	a201      	add	r2, pc, #4	; (adr r2, 8005194 <UART_SetConfig+0x3f4>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051c1 	.word	0x080051c1
 800519c:	080051c9 	.word	0x080051c9
 80051a0:	080051df 	.word	0x080051df
 80051a4:	080051cf 	.word	0x080051cf
 80051a8:	080051df 	.word	0x080051df
 80051ac:	080051df 	.word	0x080051df
 80051b0:	080051df 	.word	0x080051df
 80051b4:	080051d7 	.word	0x080051d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fd fe8a 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 80051bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051be:	e014      	b.n	80051ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051c0:	f7fd fe9c 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 80051c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051c6:	e010      	b.n	80051ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c8:	4b5a      	ldr	r3, [pc, #360]	; (8005334 <UART_SetConfig+0x594>)
 80051ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051cc:	e00d      	b.n	80051ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ce:	f7fd fe11 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80051d2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051d4:	e009      	b.n	80051ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051dc:	e005      	b.n	80051ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80051de:	2300      	movs	r3, #0
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80051e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f000 8089 	beq.w	8005304 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	4a4e      	ldr	r2, [pc, #312]	; (8005330 <UART_SetConfig+0x590>)
 80051f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051fc:	461a      	mov	r2, r3
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	fbb3 f3f2 	udiv	r3, r3, r2
 8005204:	005a      	lsls	r2, r3, #1
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	085b      	lsrs	r3, r3, #1
 800520c:	441a      	add	r2, r3
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	fbb2 f3f3 	udiv	r3, r2, r3
 8005216:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	2b0f      	cmp	r3, #15
 800521c:	d916      	bls.n	800524c <UART_SetConfig+0x4ac>
 800521e:	6a3b      	ldr	r3, [r7, #32]
 8005220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005224:	d212      	bcs.n	800524c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	b29b      	uxth	r3, r3
 800522a:	f023 030f 	bic.w	r3, r3, #15
 800522e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	b29b      	uxth	r3, r3
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	b29a      	uxth	r2, r3
 800523c:	8bfb      	ldrh	r3, [r7, #30]
 800523e:	4313      	orrs	r3, r2
 8005240:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	8bfa      	ldrh	r2, [r7, #30]
 8005248:	60da      	str	r2, [r3, #12]
 800524a:	e05b      	b.n	8005304 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005252:	e057      	b.n	8005304 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005254:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005258:	2b08      	cmp	r3, #8
 800525a:	d828      	bhi.n	80052ae <UART_SetConfig+0x50e>
 800525c:	a201      	add	r2, pc, #4	; (adr r2, 8005264 <UART_SetConfig+0x4c4>)
 800525e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005262:	bf00      	nop
 8005264:	08005289 	.word	0x08005289
 8005268:	08005291 	.word	0x08005291
 800526c:	08005299 	.word	0x08005299
 8005270:	080052af 	.word	0x080052af
 8005274:	0800529f 	.word	0x0800529f
 8005278:	080052af 	.word	0x080052af
 800527c:	080052af 	.word	0x080052af
 8005280:	080052af 	.word	0x080052af
 8005284:	080052a7 	.word	0x080052a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005288:	f7fd fe22 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 800528c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800528e:	e014      	b.n	80052ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005290:	f7fd fe34 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 8005294:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005296:	e010      	b.n	80052ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005298:	4b26      	ldr	r3, [pc, #152]	; (8005334 <UART_SetConfig+0x594>)
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800529c:	e00d      	b.n	80052ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800529e:	f7fd fda9 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80052a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052a4:	e009      	b.n	80052ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052ac:	e005      	b.n	80052ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80052ae:	2300      	movs	r3, #0
 80052b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052b8:	bf00      	nop
    }

    if (pclk != 0U)
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d021      	beq.n	8005304 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	4a1a      	ldr	r2, [pc, #104]	; (8005330 <UART_SetConfig+0x590>)
 80052c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ca:	461a      	mov	r2, r3
 80052cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	441a      	add	r2, r3
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052e4:	6a3b      	ldr	r3, [r7, #32]
 80052e6:	2b0f      	cmp	r3, #15
 80052e8:	d909      	bls.n	80052fe <UART_SetConfig+0x55e>
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f0:	d205      	bcs.n	80052fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	60da      	str	r2, [r3, #12]
 80052fc:	e002      	b.n	8005304 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	2201      	movs	r2, #1
 8005308:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2201      	movs	r2, #1
 8005310:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2200      	movs	r2, #0
 8005318:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	2200      	movs	r2, #0
 800531e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005320:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005324:	4618      	mov	r0, r3
 8005326:	3730      	adds	r7, #48	; 0x30
 8005328:	46bd      	mov	sp, r7
 800532a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800532e:	bf00      	nop
 8005330:	08007d30 	.word	0x08007d30
 8005334:	00f42400 	.word	0x00f42400

08005338 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00a      	beq.n	8005362 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00a      	beq.n	80053a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053aa:	f003 0308 	and.w	r3, r3, #8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053cc:	f003 0310 	and.w	r3, r3, #16
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00a      	beq.n	80053ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005414:	2b00      	cmp	r3, #0
 8005416:	d01a      	beq.n	800544e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005432:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005436:	d10a      	bne.n	800544e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	430a      	orrs	r2, r1
 800544c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	605a      	str	r2, [r3, #4]
  }
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af02      	add	r7, sp, #8
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800548c:	f7fc fca2 	bl	8001dd4 <HAL_GetTick>
 8005490:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0308 	and.w	r3, r3, #8
 800549c:	2b08      	cmp	r3, #8
 800549e:	d10e      	bne.n	80054be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f82f 	bl	8005512 <UART_WaitOnFlagUntilTimeout>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e025      	b.n	800550a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0304 	and.w	r3, r3, #4
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	d10e      	bne.n	80054ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f819 	bl	8005512 <UART_WaitOnFlagUntilTimeout>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e00f      	b.n	800550a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2220      	movs	r2, #32
 80054f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3710      	adds	r7, #16
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b09c      	sub	sp, #112	; 0x70
 8005516:	af00      	add	r7, sp, #0
 8005518:	60f8      	str	r0, [r7, #12]
 800551a:	60b9      	str	r1, [r7, #8]
 800551c:	603b      	str	r3, [r7, #0]
 800551e:	4613      	mov	r3, r2
 8005520:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005522:	e0a9      	b.n	8005678 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005524:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552a:	f000 80a5 	beq.w	8005678 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800552e:	f7fc fc51 	bl	8001dd4 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800553a:	429a      	cmp	r2, r3
 800553c:	d302      	bcc.n	8005544 <UART_WaitOnFlagUntilTimeout+0x32>
 800553e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005540:	2b00      	cmp	r3, #0
 8005542:	d140      	bne.n	80055c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800554c:	e853 3f00 	ldrex	r3, [r3]
 8005550:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005554:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005558:	667b      	str	r3, [r7, #100]	; 0x64
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	461a      	mov	r2, r3
 8005560:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005562:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005564:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005568:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005570:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e6      	bne.n	8005544 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3308      	adds	r3, #8
 800557c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005580:	e853 3f00 	ldrex	r3, [r3]
 8005584:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005588:	f023 0301 	bic.w	r3, r3, #1
 800558c:	663b      	str	r3, [r7, #96]	; 0x60
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3308      	adds	r3, #8
 8005594:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005596:	64ba      	str	r2, [r7, #72]	; 0x48
 8005598:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800559c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e5      	bne.n	8005576 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e069      	b.n	800569a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d051      	beq.n	8005678 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055e2:	d149      	bne.n	8005678 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055ec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005602:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800560c:	637b      	str	r3, [r7, #52]	; 0x34
 800560e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005612:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800561a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3308      	adds	r3, #8
 8005626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	613b      	str	r3, [r7, #16]
   return(result);
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	f023 0301 	bic.w	r3, r3, #1
 8005636:	66bb      	str	r3, [r7, #104]	; 0x68
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	3308      	adds	r3, #8
 800563e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005640:	623a      	str	r2, [r7, #32]
 8005642:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	69f9      	ldr	r1, [r7, #28]
 8005646:	6a3a      	ldr	r2, [r7, #32]
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	61bb      	str	r3, [r7, #24]
   return(result);
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e5      	bne.n	8005620 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2220      	movs	r2, #32
 8005658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2220      	movs	r2, #32
 8005660:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e010      	b.n	800569a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	69da      	ldr	r2, [r3, #28]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	4013      	ands	r3, r2
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	429a      	cmp	r2, r3
 8005686:	bf0c      	ite	eq
 8005688:	2301      	moveq	r3, #1
 800568a:	2300      	movne	r3, #0
 800568c:	b2db      	uxtb	r3, r3
 800568e:	461a      	mov	r2, r3
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	429a      	cmp	r2, r3
 8005694:	f43f af46 	beq.w	8005524 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3770      	adds	r7, #112	; 0x70
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b085      	sub	sp, #20
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d101      	bne.n	80056b8 <HAL_UARTEx_DisableFifoMode+0x16>
 80056b4:	2302      	movs	r3, #2
 80056b6:	e027      	b.n	8005708 <HAL_UARTEx_DisableFifoMode+0x66>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2224      	movs	r2, #36	; 0x24
 80056c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0201 	bic.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80056e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2220      	movs	r2, #32
 80056fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3714      	adds	r7, #20
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005728:	2302      	movs	r3, #2
 800572a:	e02d      	b.n	8005788 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2224      	movs	r2, #36	; 0x24
 8005738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0201 	bic.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f84f 	bl	800580c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d101      	bne.n	80057a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80057a4:	2302      	movs	r3, #2
 80057a6:	e02d      	b.n	8005804 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2224      	movs	r2, #36	; 0x24
 80057b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0201 	bic.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f811 	bl	800580c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2220      	movs	r2, #32
 80057f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005818:	2b00      	cmp	r3, #0
 800581a:	d108      	bne.n	800582e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800582c:	e031      	b.n	8005892 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800582e:	2308      	movs	r3, #8
 8005830:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005832:	2308      	movs	r3, #8
 8005834:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	0e5b      	lsrs	r3, r3, #25
 800583e:	b2db      	uxtb	r3, r3
 8005840:	f003 0307 	and.w	r3, r3, #7
 8005844:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	0f5b      	lsrs	r3, r3, #29
 800584e:	b2db      	uxtb	r3, r3
 8005850:	f003 0307 	and.w	r3, r3, #7
 8005854:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005856:	7bbb      	ldrb	r3, [r7, #14]
 8005858:	7b3a      	ldrb	r2, [r7, #12]
 800585a:	4911      	ldr	r1, [pc, #68]	; (80058a0 <UARTEx_SetNbDataToProcess+0x94>)
 800585c:	5c8a      	ldrb	r2, [r1, r2]
 800585e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005862:	7b3a      	ldrb	r2, [r7, #12]
 8005864:	490f      	ldr	r1, [pc, #60]	; (80058a4 <UARTEx_SetNbDataToProcess+0x98>)
 8005866:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005868:	fb93 f3f2 	sdiv	r3, r3, r2
 800586c:	b29a      	uxth	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005874:	7bfb      	ldrb	r3, [r7, #15]
 8005876:	7b7a      	ldrb	r2, [r7, #13]
 8005878:	4909      	ldr	r1, [pc, #36]	; (80058a0 <UARTEx_SetNbDataToProcess+0x94>)
 800587a:	5c8a      	ldrb	r2, [r1, r2]
 800587c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005880:	7b7a      	ldrb	r2, [r7, #13]
 8005882:	4908      	ldr	r1, [pc, #32]	; (80058a4 <UARTEx_SetNbDataToProcess+0x98>)
 8005884:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005886:	fb93 f3f2 	sdiv	r3, r3, r2
 800588a:	b29a      	uxth	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005892:	bf00      	nop
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	08007d48 	.word	0x08007d48
 80058a4:	08007d50 	.word	0x08007d50

080058a8 <__libc_init_array>:
 80058a8:	b570      	push	{r4, r5, r6, lr}
 80058aa:	4d0d      	ldr	r5, [pc, #52]	; (80058e0 <__libc_init_array+0x38>)
 80058ac:	4c0d      	ldr	r4, [pc, #52]	; (80058e4 <__libc_init_array+0x3c>)
 80058ae:	1b64      	subs	r4, r4, r5
 80058b0:	10a4      	asrs	r4, r4, #2
 80058b2:	2600      	movs	r6, #0
 80058b4:	42a6      	cmp	r6, r4
 80058b6:	d109      	bne.n	80058cc <__libc_init_array+0x24>
 80058b8:	4d0b      	ldr	r5, [pc, #44]	; (80058e8 <__libc_init_array+0x40>)
 80058ba:	4c0c      	ldr	r4, [pc, #48]	; (80058ec <__libc_init_array+0x44>)
 80058bc:	f000 f820 	bl	8005900 <_init>
 80058c0:	1b64      	subs	r4, r4, r5
 80058c2:	10a4      	asrs	r4, r4, #2
 80058c4:	2600      	movs	r6, #0
 80058c6:	42a6      	cmp	r6, r4
 80058c8:	d105      	bne.n	80058d6 <__libc_init_array+0x2e>
 80058ca:	bd70      	pop	{r4, r5, r6, pc}
 80058cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d0:	4798      	blx	r3
 80058d2:	3601      	adds	r6, #1
 80058d4:	e7ee      	b.n	80058b4 <__libc_init_array+0xc>
 80058d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058da:	4798      	blx	r3
 80058dc:	3601      	adds	r6, #1
 80058de:	e7f2      	b.n	80058c6 <__libc_init_array+0x1e>
 80058e0:	08007d60 	.word	0x08007d60
 80058e4:	08007d60 	.word	0x08007d60
 80058e8:	08007d60 	.word	0x08007d60
 80058ec:	08007d64 	.word	0x08007d64

080058f0 <memset>:
 80058f0:	4402      	add	r2, r0
 80058f2:	4603      	mov	r3, r0
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d100      	bne.n	80058fa <memset+0xa>
 80058f8:	4770      	bx	lr
 80058fa:	f803 1b01 	strb.w	r1, [r3], #1
 80058fe:	e7f9      	b.n	80058f4 <memset+0x4>

08005900 <_init>:
 8005900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005902:	bf00      	nop
 8005904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005906:	bc08      	pop	{r3}
 8005908:	469e      	mov	lr, r3
 800590a:	4770      	bx	lr

0800590c <_fini>:
 800590c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800590e:	bf00      	nop
 8005910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005912:	bc08      	pop	{r3}
 8005914:	469e      	mov	lr, r3
 8005916:	4770      	bx	lr
