Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/mkauer/DM_ICE_250/firmware/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 54da5b87e4e542ceb418c73297904447 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot temp_sync_tb_behav xil_defaultlib.temp_sync_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mkauer/DM_ICE_250/firmware/mdommb_rev1_fw/hdl/fpga_temp_sync/fpga_temp_sync.v" Line 7. Module fpga_temp_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mkauer/DM_ICE_250/firmware/mdommb_rev1_fw/hdl/sync/sync.v" Line 5. Module sync_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mkauer/DM_ICE_250/firmware/mdommb_rev1_fw/hdl/sync/sync.v" Line 5. Module sync_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_default
Compiling module xil_defaultlib.fpga_temp_sync
Compiling module xil_defaultlib.temp_sync_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot temp_sync_tb_behav
