module lut3(
    input wire clk,
    input wire serial_data,
    input wire start_load,
    input wire [2:0] in,
    output wire out
);

reg [7:0] lut_contents = 8'b00000000;
reg [2:0] bit_counter = 0;    
reg loading = 0;          //boolean flag to show if data is being loaded or not

always @(posedge clk) begin
    if (start_load && !loading) begin
        loading <= 1;
        bit_counter <= 0;
    end else if (loading) begin
        if (bit_counter < 8) 
        begin
            lut_contents <= {lut_contents[6:0], serial_data};
            bit_counter <= bit_counter + 1;
        end
        if (bit_counter == 7) 
        begin
            loading <= 0;
        end
    end
end

assign out = lut_contents[in];

endmodule
