
Node2_ny.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000050  00800200  00001cc0  00001d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cc0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000057  00800250  00800250  00001da4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001da4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000280  00000000  00000000  00001e00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000025cc  00000000  00000000  00002080  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f25  00000000  00000000  0000464c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001740  00000000  00000000  00005571  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000588  00000000  00000000  00006cb4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006d0  00000000  00000000  0000723c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ee1  00000000  00000000  0000790c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  000087ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	fa c1       	rjmp	.+1012   	; 0x43a <__vector_17>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ce c6       	rjmp	.+3484   	; 0xe3a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	38 07       	cpc	r19, r24
      e6:	8a 07       	cpc	r24, r26
      e8:	8a 07       	cpc	r24, r26
      ea:	8a 07       	cpc	r24, r26
      ec:	8a 07       	cpc	r24, r26
      ee:	8a 07       	cpc	r24, r26
      f0:	8a 07       	cpc	r24, r26
      f2:	8a 07       	cpc	r24, r26
      f4:	38 07       	cpc	r19, r24
      f6:	8a 07       	cpc	r24, r26
      f8:	8a 07       	cpc	r24, r26
      fa:	8a 07       	cpc	r24, r26
      fc:	8a 07       	cpc	r24, r26
      fe:	8a 07       	cpc	r24, r26
     100:	8a 07       	cpc	r24, r26
     102:	8a 07       	cpc	r24, r26
     104:	3a 07       	cpc	r19, r26
     106:	8a 07       	cpc	r24, r26
     108:	8a 07       	cpc	r24, r26
     10a:	8a 07       	cpc	r24, r26
     10c:	8a 07       	cpc	r24, r26
     10e:	8a 07       	cpc	r24, r26
     110:	8a 07       	cpc	r24, r26
     112:	8a 07       	cpc	r24, r26
     114:	8a 07       	cpc	r24, r26
     116:	8a 07       	cpc	r24, r26
     118:	8a 07       	cpc	r24, r26
     11a:	8a 07       	cpc	r24, r26
     11c:	8a 07       	cpc	r24, r26
     11e:	8a 07       	cpc	r24, r26
     120:	8a 07       	cpc	r24, r26
     122:	8a 07       	cpc	r24, r26
     124:	3a 07       	cpc	r19, r26
     126:	8a 07       	cpc	r24, r26
     128:	8a 07       	cpc	r24, r26
     12a:	8a 07       	cpc	r24, r26
     12c:	8a 07       	cpc	r24, r26
     12e:	8a 07       	cpc	r24, r26
     130:	8a 07       	cpc	r24, r26
     132:	8a 07       	cpc	r24, r26
     134:	8a 07       	cpc	r24, r26
     136:	8a 07       	cpc	r24, r26
     138:	8a 07       	cpc	r24, r26
     13a:	8a 07       	cpc	r24, r26
     13c:	8a 07       	cpc	r24, r26
     13e:	8a 07       	cpc	r24, r26
     140:	8a 07       	cpc	r24, r26
     142:	8a 07       	cpc	r24, r26
     144:	86 07       	cpc	r24, r22
     146:	8a 07       	cpc	r24, r26
     148:	8a 07       	cpc	r24, r26
     14a:	8a 07       	cpc	r24, r26
     14c:	8a 07       	cpc	r24, r26
     14e:	8a 07       	cpc	r24, r26
     150:	8a 07       	cpc	r24, r26
     152:	8a 07       	cpc	r24, r26
     154:	63 07       	cpc	r22, r19
     156:	8a 07       	cpc	r24, r26
     158:	8a 07       	cpc	r24, r26
     15a:	8a 07       	cpc	r24, r26
     15c:	8a 07       	cpc	r24, r26
     15e:	8a 07       	cpc	r24, r26
     160:	8a 07       	cpc	r24, r26
     162:	8a 07       	cpc	r24, r26
     164:	8a 07       	cpc	r24, r26
     166:	8a 07       	cpc	r24, r26
     168:	8a 07       	cpc	r24, r26
     16a:	8a 07       	cpc	r24, r26
     16c:	8a 07       	cpc	r24, r26
     16e:	8a 07       	cpc	r24, r26
     170:	8a 07       	cpc	r24, r26
     172:	8a 07       	cpc	r24, r26
     174:	57 07       	cpc	r21, r23
     176:	8a 07       	cpc	r24, r26
     178:	8a 07       	cpc	r24, r26
     17a:	8a 07       	cpc	r24, r26
     17c:	8a 07       	cpc	r24, r26
     17e:	8a 07       	cpc	r24, r26
     180:	8a 07       	cpc	r24, r26
     182:	8a 07       	cpc	r24, r26
     184:	75 07       	cpc	r23, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ec       	ldi	r30, 0xC0	; 192
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 35       	cpi	r26, 0x50	; 80
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e5       	ldi	r26, 0x50	; 80
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 3a       	cpi	r26, 0xA7	; 167
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	62 d4       	rcall	.+2244   	; 0xa86 <main>
     1c2:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <_exit>

000001c6 <__bad_interrupt>:
     1c6:	41 c5       	rjmp	.+2690   	; 0xc4a <__vector_default>

000001c8 <CAN_init>:
}

void CAN_Int_Reset()						// Resets CAN
{ 
	MCP_bitmod(MCP_CANINTF, 0x01, 0);		// Clearing flag
	rxflag = 1;
     1c8:	50 d4       	rcall	.+2208   	; 0xa6a <MCP_init>
     1ca:	40 e6       	ldi	r20, 0x60	; 96
     1cc:	60 ef       	ldi	r22, 0xF0	; 240
     1ce:	80 e6       	ldi	r24, 0x60	; 96
     1d0:	d9 d3       	rcall	.+1970   	; 0x984 <MCP_bitmod>
     1d2:	43 e0       	ldi	r20, 0x03	; 3
     1d4:	6f e0       	ldi	r22, 0x0F	; 15
     1d6:	8b e2       	ldi	r24, 0x2B	; 43
     1d8:	d5 d3       	rcall	.+1962   	; 0x984 <MCP_bitmod>
     1da:	40 e0       	ldi	r20, 0x00	; 0
     1dc:	60 ee       	ldi	r22, 0xE0	; 224
     1de:	8f e0       	ldi	r24, 0x0F	; 15
     1e0:	d1 d3       	rcall	.+1954   	; 0x984 <MCP_bitmod>
     1e2:	85 e3       	ldi	r24, 0x35	; 53
     1e4:	8a 95       	dec	r24
     1e6:	f1 f7       	brne	.-4      	; 0x1e4 <CAN_init+0x1c>
     1e8:	00 00       	nop
     1ea:	08 95       	ret

000001ec <Can_trans_compl>:
     1ec:	80 e3       	ldi	r24, 0x30	; 48
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	f3 d3       	rcall	.+2022   	; 0x9d8 <MCP_read>
     1f2:	96 95       	lsr	r25
     1f4:	87 95       	ror	r24
     1f6:	96 95       	lsr	r25
     1f8:	87 95       	ror	r24
     1fa:	96 95       	lsr	r25
     1fc:	87 95       	ror	r24
     1fe:	21 e0       	ldi	r18, 0x01	; 1
     200:	82 27       	eor	r24, r18
     202:	81 70       	andi	r24, 0x01	; 1
     204:	99 27       	eor	r25, r25
     206:	08 95       	ret

00000208 <CAN_send>:
     208:	1f 93       	push	r17
     20a:	cf 93       	push	r28
     20c:	df 93       	push	r29
     20e:	ec 01       	movw	r28, r24
     210:	ed df       	rcall	.-38     	; 0x1ec <Can_trans_compl>
     212:	89 2b       	or	r24, r25
     214:	71 f1       	breq	.+92     	; 0x272 <CAN_send+0x6a>
     216:	8f e3       	ldi	r24, 0x3F	; 63
     218:	9c e9       	ldi	r25, 0x9C	; 156
     21a:	01 97       	sbiw	r24, 0x01	; 1
     21c:	f1 f7       	brne	.-4      	; 0x21a <CAN_send+0x12>
     21e:	00 c0       	rjmp	.+0      	; 0x220 <CAN_send+0x18>
     220:	00 00       	nop
     222:	68 81       	ld	r22, Y
     224:	66 95       	lsr	r22
     226:	66 95       	lsr	r22
     228:	66 95       	lsr	r22
     22a:	70 e0       	ldi	r23, 0x00	; 0
     22c:	81 e3       	ldi	r24, 0x31	; 49
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	f4 d3       	rcall	.+2024   	; 0xa1a <MCP_write>
     232:	68 81       	ld	r22, Y
     234:	90 e2       	ldi	r25, 0x20	; 32
     236:	69 9f       	mul	r22, r25
     238:	b0 01       	movw	r22, r0
     23a:	11 24       	eor	r1, r1
     23c:	82 e3       	ldi	r24, 0x32	; 50
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	ec d3       	rcall	.+2008   	; 0xa1a <MCP_write>
     242:	69 81       	ldd	r22, Y+1	; 0x01
     244:	70 e0       	ldi	r23, 0x00	; 0
     246:	85 e3       	ldi	r24, 0x35	; 53
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	e7 d3       	rcall	.+1998   	; 0xa1a <MCP_write>
     24c:	89 81       	ldd	r24, Y+1	; 0x01
     24e:	88 23       	and	r24, r24
     250:	71 f0       	breq	.+28     	; 0x26e <CAN_send+0x66>
     252:	10 e0       	ldi	r17, 0x00	; 0
     254:	81 2f       	mov	r24, r17
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	fe 01       	movw	r30, r28
     25a:	e8 0f       	add	r30, r24
     25c:	f9 1f       	adc	r31, r25
     25e:	62 81       	ldd	r22, Z+2	; 0x02
     260:	70 e0       	ldi	r23, 0x00	; 0
     262:	c6 96       	adiw	r24, 0x36	; 54
     264:	da d3       	rcall	.+1972   	; 0xa1a <MCP_write>
     266:	1f 5f       	subi	r17, 0xFF	; 255
     268:	89 81       	ldd	r24, Y+1	; 0x01
     26a:	18 17       	cp	r17, r24
     26c:	98 f3       	brcs	.-26     	; 0x254 <CAN_send+0x4c>
     26e:	04 d4       	rcall	.+2056   	; 0xa78 <MCP_request>
     270:	04 c0       	rjmp	.+8      	; 0x27a <CAN_send+0x72>
     272:	8d e0       	ldi	r24, 0x0D	; 13
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	0e 94 7c 0b 	call	0x16f8	; 0x16f8 <puts>
     27a:	df 91       	pop	r29
     27c:	cf 91       	pop	r28
     27e:	1f 91       	pop	r17
     280:	08 95       	ret

00000282 <CAN_read2>:
}

void CAN_read2(CAN_message * msg)														// Reads a CAN message
{
     282:	ef 92       	push	r14
     284:	ff 92       	push	r15
     286:	0f 93       	push	r16
     288:	1f 93       	push	r17
     28a:	cf 93       	push	r28
     28c:	df 93       	push	r29
     28e:	7c 01       	movw	r14, r24
	if (MCP_read(MCP_CANINTF) & MCP_RX0IF){ // rxflag == 1
     290:	8c e2       	ldi	r24, 0x2C	; 44
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	a1 d3       	rcall	.+1858   	; 0x9d8 <MCP_read>
     296:	80 ff       	sbrs	r24, 0
     298:	44 c0       	rjmp	.+136    	; 0x322 <CAN_read2+0xa0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     29a:	8f e3       	ldi	r24, 0x3F	; 63
     29c:	9c e9       	ldi	r25, 0x9C	; 156
     29e:	01 97       	sbiw	r24, 0x01	; 1
     2a0:	f1 f7       	brne	.-4      	; 0x29e <CAN_read2+0x1c>
     2a2:	00 c0       	rjmp	.+0      	; 0x2a4 <CAN_read2+0x22>
     2a4:	00 00       	nop
		_delay_ms(10);
		//int error = MCP_read(MCP_EFLG);
		msg->id = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);		// Sets MSG ID = to what it reads on the registers											
     2a6:	81 e6       	ldi	r24, 0x61	; 97
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	96 d3       	rcall	.+1836   	; 0x9d8 <MCP_read>
     2ac:	c8 2f       	mov	r28, r24
     2ae:	82 e6       	ldi	r24, 0x62	; 98
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	92 d3       	rcall	.+1828   	; 0x9d8 <MCP_read>
     2b4:	96 95       	lsr	r25
     2b6:	87 95       	ror	r24
     2b8:	92 95       	swap	r25
     2ba:	82 95       	swap	r24
     2bc:	8f 70       	andi	r24, 0x0F	; 15
     2be:	89 27       	eor	r24, r25
     2c0:	9f 70       	andi	r25, 0x0F	; 15
     2c2:	89 27       	eor	r24, r25
     2c4:	cc 0f       	add	r28, r28
     2c6:	cc 0f       	add	r28, r28
     2c8:	cc 0f       	add	r28, r28
     2ca:	2c 2f       	mov	r18, r28
     2cc:	28 2b       	or	r18, r24
     2ce:	f7 01       	movw	r30, r14
     2d0:	20 83       	st	Z, r18
		msg->length = MCP_read(MCP_RXB0DLC);											// Length is set to what is read on the register
     2d2:	85 e6       	ldi	r24, 0x65	; 101
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	80 d3       	rcall	.+1792   	; 0x9d8 <MCP_read>
     2d8:	f7 01       	movw	r30, r14
     2da:	81 83       	std	Z+1, r24	; 0x01
		if(msg->length > 8)
     2dc:	89 30       	cpi	r24, 0x09	; 9
     2de:	40 f0       	brcs	.+16     	; 0x2f0 <CAN_read2+0x6e>
		{
			msg->length = 8;	
     2e0:	88 e0       	ldi	r24, 0x08	; 8
     2e2:	81 83       	std	Z+1, r24	; 0x01
     2e4:	87 01       	movw	r16, r14
     2e6:	0e 5f       	subi	r16, 0xFE	; 254
     2e8:	1f 4f       	sbci	r17, 0xFF	; 255
	MCP_bitmod(MCP_CANINTF, 0x01, 0);		// Clearing flag
	rxflag = 1;
}

void CAN_read2(CAN_message * msg)														// Reads a CAN message
{
     2ea:	c0 e0       	ldi	r28, 0x00	; 0
     2ec:	d0 e0       	ldi	r29, 0x00	; 0
     2ee:	03 c0       	rjmp	.+6      	; 0x2f6 <CAN_read2+0x74>
		msg->length = MCP_read(MCP_RXB0DLC);											// Length is set to what is read on the register
		if(msg->length > 8)
		{
			msg->length = 8;	
		}																				
		for (int i = 0; i< msg->length; i++)
     2f0:	81 11       	cpse	r24, r1
     2f2:	f8 cf       	rjmp	.-16     	; 0x2e4 <CAN_read2+0x62>
     2f4:	0e c0       	rjmp	.+28     	; 0x312 <CAN_read2+0x90>
		{
			msg->data[i] = MCP_read(MCP_RXB0D0+i);										// Data is sett to what is read on registers
     2f6:	ce 01       	movw	r24, r28
     2f8:	8a 59       	subi	r24, 0x9A	; 154
     2fa:	9f 4f       	sbci	r25, 0xFF	; 255
     2fc:	6d d3       	rcall	.+1754   	; 0x9d8 <MCP_read>
     2fe:	f8 01       	movw	r30, r16
     300:	81 93       	st	Z+, r24
     302:	8f 01       	movw	r16, r30
		msg->length = MCP_read(MCP_RXB0DLC);											// Length is set to what is read on the register
		if(msg->length > 8)
		{
			msg->length = 8;	
		}																				
		for (int i = 0; i< msg->length; i++)
     304:	21 96       	adiw	r28, 0x01	; 1
     306:	f7 01       	movw	r30, r14
     308:	21 81       	ldd	r18, Z+1	; 0x01
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	c2 17       	cp	r28, r18
     30e:	d3 07       	cpc	r29, r19
     310:	94 f3       	brlt	.-28     	; 0x2f6 <CAN_read2+0x74>
		{
			msg->data[i] = MCP_read(MCP_RXB0D0+i);										// Data is sett to what is read on registers
		}
		//rxflag = 0;																	// Clear intrupt flag. For later
		MCP_bitmod(MCP_EFLG, 0xFF, 0);
     312:	40 e0       	ldi	r20, 0x00	; 0
     314:	6f ef       	ldi	r22, 0xFF	; 255
     316:	8d e2       	ldi	r24, 0x2D	; 45
     318:	35 d3       	rcall	.+1642   	; 0x984 <MCP_bitmod>
		MCP_bitmod(MCP_CANINTF, 0xFF, 0);												// clear the interrupt flag, so the receiver buffer registry can be overwritten
     31a:	40 e0       	ldi	r20, 0x00	; 0
     31c:	6f ef       	ldi	r22, 0xFF	; 255
     31e:	8c e2       	ldi	r24, 0x2C	; 44
     320:	31 d3       	rcall	.+1634   	; 0x984 <MCP_bitmod>
	}
     322:	df 91       	pop	r29
     324:	cf 91       	pop	r28
     326:	1f 91       	pop	r17
     328:	0f 91       	pop	r16
     32a:	ff 90       	pop	r15
     32c:	ef 90       	pop	r14
     32e:	08 95       	ret

00000330 <CD_clk_init>:
	
}

void CD_clk_init()
{
		OCR1A = 5000;
     330:	88 e8       	ldi	r24, 0x88	; 136
     332:	93 e1       	ldi	r25, 0x13	; 19
     334:	90 93 89 00 	sts	0x0089, r25
     338:	80 93 88 00 	sts	0x0088, r24

		//Enable CTC mode
		TCCR1A |= (1 << COM1A0);
     33c:	e0 e8       	ldi	r30, 0x80	; 128
     33e:	f0 e0       	ldi	r31, 0x00	; 0
     340:	80 81       	ld	r24, Z
     342:	80 64       	ori	r24, 0x40	; 64
     344:	80 83       	st	Z, r24

		//Prescale 64
		TCCR1B |= (1 << CS11) | (1 << CS10) | (1 << WGM12);
     346:	e1 e8       	ldi	r30, 0x81	; 129
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	80 81       	ld	r24, Z
     34c:	8b 60       	ori	r24, 0x0B	; 11
     34e:	80 83       	st	Z, r24
		
		//Enable compare match A interrupt
		TIMSK1 |= (1 << OCIE1A);
     350:	ef e6       	ldi	r30, 0x6F	; 111
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	80 81       	ld	r24, Z
     356:	82 60       	ori	r24, 0x02	; 2
     358:	80 83       	st	Z, r24
     35a:	08 95       	ret

0000035c <CD_direc>:
	return encoder_value;		// Return the updated encoder value
}

void CD_direc(unsigned char direc)
{		//Set the correct value to the motor box pin according to direction
	if (direc == 1)
     35c:	81 30       	cpi	r24, 0x01	; 1
     35e:	31 f4       	brne	.+12     	; 0x36c <CD_direc+0x10>
	{
		set_bit(MJ1, DIR);
     360:	e2 e0       	ldi	r30, 0x02	; 2
     362:	f1 e0       	ldi	r31, 0x01	; 1
     364:	80 81       	ld	r24, Z
     366:	82 60       	ori	r24, 0x02	; 2
     368:	80 83       	st	Z, r24
     36a:	08 95       	ret
	}
	if (direc == 0)
     36c:	81 11       	cpse	r24, r1
     36e:	05 c0       	rjmp	.+10     	; 0x37a <CD_direc+0x1e>
	{
		clear_bit(MJ1, DIR);
     370:	e2 e0       	ldi	r30, 0x02	; 2
     372:	f1 e0       	ldi	r31, 0x01	; 1
     374:	80 81       	ld	r24, Z
     376:	8d 7f       	andi	r24, 0xFD	; 253
     378:	80 83       	st	Z, r24
     37a:	08 95       	ret

0000037c <CD_speed>:
}


void CD_speed(int value)
{		// Send motor speed value to DAC
	DAC_send(DAC_address, DAC_number, value);
     37c:	48 2f       	mov	r20, r24
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	80 e5       	ldi	r24, 0x50	; 80
     382:	c6 c2       	rjmp	.+1420   	; 0x910 <DAC_send>
     384:	08 95       	ret

00000386 <CD_velocity>:
}

void CD_velocity(int vel)
{
     386:	cf 93       	push	r28
     388:	df 93       	push	r29
     38a:	ec 01       	movw	r28, r24
	if (vel > 1){			// Check sign of velocity
     38c:	82 30       	cpi	r24, 0x02	; 2
     38e:	91 05       	cpc	r25, r1
     390:	1c f0       	brlt	.+6      	; 0x398 <CD_velocity+0x12>
		CD_direc(1);		// Set direction according to sign
     392:	81 e0       	ldi	r24, 0x01	; 1
     394:	e3 df       	rcall	.-58     	; 0x35c <CD_direc>
     396:	02 c0       	rjmp	.+4      	; 0x39c <CD_velocity+0x16>
	}
	else{
		CD_direc(0);
     398:	80 e0       	ldi	r24, 0x00	; 0
     39a:	e0 df       	rcall	.-64     	; 0x35c <CD_direc>
	}
	CD_speed(abs(vel));		// Run motor
     39c:	ce 01       	movw	r24, r28
     39e:	dd 23       	and	r29, r29
     3a0:	24 f4       	brge	.+8      	; 0x3aa <CD_velocity+0x24>
     3a2:	88 27       	eor	r24, r24
     3a4:	99 27       	eor	r25, r25
     3a6:	8c 1b       	sub	r24, r28
     3a8:	9d 0b       	sbc	r25, r29
     3aa:	e8 df       	rcall	.-48     	; 0x37c <CD_speed>
}
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <CD_pid_gain>:

void CD_pid_gain(float p,float i,float d)
{
     3b2:	8f 92       	push	r8
     3b4:	9f 92       	push	r9
     3b6:	af 92       	push	r10
     3b8:	bf 92       	push	r11
     3ba:	cf 92       	push	r12
     3bc:	df 92       	push	r13
     3be:	ef 92       	push	r14
     3c0:	ff 92       	push	r15
     3c2:	0f 93       	push	r16
     3c4:	1f 93       	push	r17
     3c6:	49 01       	movw	r8, r18
     3c8:	5a 01       	movw	r10, r20
     3ca:	67 01       	movw	r12, r14
     3cc:	78 01       	movw	r14, r16
	kp = p/1000;
     3ce:	20 e0       	ldi	r18, 0x00	; 0
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	4a e7       	ldi	r20, 0x7A	; 122
     3d4:	54 e4       	ldi	r21, 0x44	; 68
     3d6:	42 d6       	rcall	.+3204   	; 0x105c <__divsf3>
     3d8:	60 93 75 02 	sts	0x0275, r22
     3dc:	70 93 76 02 	sts	0x0276, r23
     3e0:	80 93 77 02 	sts	0x0277, r24
     3e4:	90 93 78 02 	sts	0x0278, r25
	ki = i/1000;
     3e8:	20 e0       	ldi	r18, 0x00	; 0
     3ea:	30 e0       	ldi	r19, 0x00	; 0
     3ec:	4a e7       	ldi	r20, 0x7A	; 122
     3ee:	54 e4       	ldi	r21, 0x44	; 68
     3f0:	c5 01       	movw	r24, r10
     3f2:	b4 01       	movw	r22, r8
     3f4:	33 d6       	rcall	.+3174   	; 0x105c <__divsf3>
     3f6:	60 93 6f 02 	sts	0x026F, r22
     3fa:	70 93 70 02 	sts	0x0270, r23
     3fe:	80 93 71 02 	sts	0x0271, r24
     402:	90 93 72 02 	sts	0x0272, r25
	kd = d/1000;
     406:	20 e0       	ldi	r18, 0x00	; 0
     408:	30 e0       	ldi	r19, 0x00	; 0
     40a:	4a e7       	ldi	r20, 0x7A	; 122
     40c:	54 e4       	ldi	r21, 0x44	; 68
     40e:	c7 01       	movw	r24, r14
     410:	b6 01       	movw	r22, r12
     412:	24 d6       	rcall	.+3144   	; 0x105c <__divsf3>
     414:	60 93 67 02 	sts	0x0267, r22
     418:	70 93 68 02 	sts	0x0268, r23
     41c:	80 93 69 02 	sts	0x0269, r24
     420:	90 93 6a 02 	sts	0x026A, r25
}
     424:	1f 91       	pop	r17
     426:	0f 91       	pop	r16
     428:	ff 90       	pop	r15
     42a:	ef 90       	pop	r14
     42c:	df 90       	pop	r13
     42e:	cf 90       	pop	r12
     430:	bf 90       	pop	r11
     432:	af 90       	pop	r10
     434:	9f 90       	pop	r9
     436:	8f 90       	pop	r8
     438:	08 95       	ret

0000043a <__vector_17>:
		pid_flag = 0;								// Reset counter and flag
		counter = 0;
 }
 
 ISR(TIMER1_COMPA_vect)		
 {
     43a:	1f 92       	push	r1
     43c:	0f 92       	push	r0
     43e:	0f b6       	in	r0, 0x3f	; 63
     440:	0f 92       	push	r0
     442:	11 24       	eor	r1, r1
     444:	8f 93       	push	r24
     446:	9f 93       	push	r25
	//Running on 50Hz
	counter++;			// Counter for PID computations
     448:	80 91 73 02 	lds	r24, 0x0273
     44c:	8f 5f       	subi	r24, 0xFF	; 255
     44e:	80 93 73 02 	sts	0x0273, r24
	CANcounter++;		// Counter for CAN transmission
     452:	80 91 5a 02 	lds	r24, 0x025A
     456:	90 91 5b 02 	lds	r25, 0x025B
     45a:	01 96       	adiw	r24, 0x01	; 1
     45c:	90 93 5b 02 	sts	0x025B, r25
     460:	80 93 5a 02 	sts	0x025A, r24
	Scorecounter++;		// Counter for scores in gameplay
     464:	80 91 58 02 	lds	r24, 0x0258
     468:	90 91 59 02 	lds	r25, 0x0259
     46c:	01 96       	adiw	r24, 0x01	; 1
     46e:	90 93 59 02 	sts	0x0259, r25
     472:	80 93 58 02 	sts	0x0258, r24
	pid_flag = 1;		// Flag for enable PID controller
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	80 93 74 02 	sts	0x0274, r24
 }
     47c:	9f 91       	pop	r25
     47e:	8f 91       	pop	r24
     480:	0f 90       	pop	r0
     482:	0f be       	out	0x3f, r0	; 63
     484:	0f 90       	pop	r0
     486:	1f 90       	pop	r1
     488:	18 95       	reti

0000048a <CD_encoder_reset>:
 
 
 
 void CD_encoder_reset()
 {		// Reset the encoder
	 clear_bit(MJ1, RST);
     48a:	e2 e0       	ldi	r30, 0x02	; 2
     48c:	f1 e0       	ldi	r31, 0x01	; 1
     48e:	80 81       	ld	r24, Z
     490:	8f 7b       	andi	r24, 0xBF	; 191
     492:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     494:	8f e1       	ldi	r24, 0x1F	; 31
     496:	93 e0       	ldi	r25, 0x03	; 3
     498:	01 97       	sbiw	r24, 0x01	; 1
     49a:	f1 f7       	brne	.-4      	; 0x498 <CD_encoder_reset+0xe>
     49c:	00 c0       	rjmp	.+0      	; 0x49e <CD_encoder_reset+0x14>
     49e:	00 00       	nop
	 _delay_us(200);
	 set_bit(MJ1, RST);
     4a0:	80 81       	ld	r24, Z
     4a2:	80 64       	ori	r24, 0x40	; 64
     4a4:	80 83       	st	Z, r24
     4a6:	08 95       	ret

000004a8 <CD_read_encoder>:
		TIMSK1 |= (1 << OCIE1A);
		
}

int16_t CD_read_encoder()
{
     4a8:	cf 93       	push	r28
     4aa:	df 93       	push	r29
     4ac:	1f 92       	push	r1
     4ae:	1f 92       	push	r1
     4b0:	cd b7       	in	r28, 0x3d	; 61
     4b2:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t data;
	clear_bit(MJ1, OE);			// Enable reading encoder
     4b4:	e2 e0       	ldi	r30, 0x02	; 2
     4b6:	f1 e0       	ldi	r31, 0x01	; 1
     4b8:	80 81       	ld	r24, Z
     4ba:	8f 7d       	andi	r24, 0xDF	; 223
     4bc:	80 83       	st	Z, r24
	clear_bit(MJ1, SEL);		// Choose to read MSB
     4be:	80 81       	ld	r24, Z
     4c0:	87 7f       	andi	r24, 0xF7	; 247
     4c2:	80 83       	st	Z, r24
     4c4:	8a e6       	ldi	r24, 0x6A	; 106
     4c6:	8a 95       	dec	r24
     4c8:	f1 f7       	brne	.-4      	; 0x4c6 <CD_read_encoder+0x1e>
     4ca:	00 c0       	rjmp	.+0      	; 0x4cc <CD_read_encoder+0x24>
	_delay_us(20);				// Wait
	
	data |= ((MJ2)<<8);			// Save MSB
     4cc:	20 91 06 01 	lds	r18, 0x0106
     4d0:	89 81       	ldd	r24, Y+1	; 0x01
     4d2:	9a 81       	ldd	r25, Y+2	; 0x02
     4d4:	92 2b       	or	r25, r18
     4d6:	9a 83       	std	Y+2, r25	; 0x02
     4d8:	89 83       	std	Y+1, r24	; 0x01
	
	set_bit(MJ1, SEL);			// Choose to read LSB
     4da:	80 81       	ld	r24, Z
     4dc:	88 60       	ori	r24, 0x08	; 8
     4de:	80 83       	st	Z, r24
     4e0:	8a e6       	ldi	r24, 0x6A	; 106
     4e2:	8a 95       	dec	r24
     4e4:	f1 f7       	brne	.-4      	; 0x4e2 <CD_read_encoder+0x3a>
     4e6:	00 c0       	rjmp	.+0      	; 0x4e8 <CD_read_encoder+0x40>
	_delay_us(20);				// Wait
	
	data |= ((MJ2)<<0);			// Save LSB
     4e8:	20 91 06 01 	lds	r18, 0x0106
     4ec:	89 81       	ldd	r24, Y+1	; 0x01
     4ee:	9a 81       	ldd	r25, Y+2	; 0x02
     4f0:	82 2b       	or	r24, r18
     4f2:	9a 83       	std	Y+2, r25	; 0x02
     4f4:	89 83       	std	Y+1, r24	; 0x01
     4f6:	8a e1       	ldi	r24, 0x1A	; 26
     4f8:	8a 95       	dec	r24
     4fa:	f1 f7       	brne	.-4      	; 0x4f8 <CD_read_encoder+0x50>
     4fc:	00 c0       	rjmp	.+0      	; 0x4fe <CD_read_encoder+0x56>
	_delay_us(5);				// Wait
	
	encoder_value += data;		// Append data to encoder value
     4fe:	89 81       	ldd	r24, Y+1	; 0x01
     500:	9a 81       	ldd	r25, Y+2	; 0x02
     502:	20 91 6b 02 	lds	r18, 0x026B
     506:	30 91 6c 02 	lds	r19, 0x026C
     50a:	82 0f       	add	r24, r18
     50c:	93 1f       	adc	r25, r19
     50e:	90 93 6c 02 	sts	0x026C, r25
     512:	80 93 6b 02 	sts	0x026B, r24
	CD_encoder_reset();			// Reset the encoder to avoid overflow
     516:	b9 df       	rcall	.-142    	; 0x48a <CD_encoder_reset>
	set_bit(MJ1, OE);			// Disable reading encoder
     518:	e2 e0       	ldi	r30, 0x02	; 2
     51a:	f1 e0       	ldi	r31, 0x01	; 1
     51c:	80 81       	ld	r24, Z
     51e:	80 62       	ori	r24, 0x20	; 32
     520:	80 83       	st	Z, r24
	return encoder_value;		// Return the updated encoder value
}
     522:	80 91 6b 02 	lds	r24, 0x026B
     526:	90 91 6c 02 	lds	r25, 0x026C
     52a:	0f 90       	pop	r0
     52c:	0f 90       	pop	r0
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	08 95       	ret

00000534 <CD_PID>:
	kd = d/1000;
}


void CD_PID(int16_t reference_value)
 {
     534:	4f 92       	push	r4
     536:	5f 92       	push	r5
     538:	6f 92       	push	r6
     53a:	7f 92       	push	r7
     53c:	8f 92       	push	r8
     53e:	9f 92       	push	r9
     540:	af 92       	push	r10
     542:	bf 92       	push	r11
     544:	cf 92       	push	r12
     546:	df 92       	push	r13
     548:	ef 92       	push	r14
     54a:	ff 92       	push	r15
     54c:	0f 93       	push	r16
     54e:	1f 93       	push	r17
     550:	cf 93       	push	r28
     552:	df 93       	push	r29
     554:	00 d0       	rcall	.+0      	; 0x556 <CD_PID+0x22>
     556:	1f 92       	push	r1
     558:	cd b7       	in	r28, 0x3d	; 61
     55a:	de b7       	in	r29, 0x3e	; 62
     55c:	7c 01       	movw	r14, r24
	 	// Use PID when playing, pid_flag set by timer at 50 Hz
		 if (pid_flag){
     55e:	80 91 74 02 	lds	r24, 0x0274
     562:	88 23       	and	r24, r24
     564:	09 f4       	brne	.+2      	; 0x568 <CD_PID+0x34>
     566:	1a c1       	rjmp	.+564    	; 0x79c <CD_PID+0x268>
			 
		 	int16_t encoder_value = CD_read_encoder();		// Read current encoder value
     568:	9f df       	rcall	.-194    	; 0x4a8 <CD_read_encoder>
     56a:	8c 01       	movw	r16, r24
			 // Error value is summed up 
		 	float error = reference_value-(encoder_value*(float)reference_max/encoder_max);
     56c:	b7 01       	movw	r22, r14
     56e:	88 27       	eor	r24, r24
     570:	77 fd       	sbrc	r23, 7
     572:	80 95       	com	r24
     574:	98 2f       	mov	r25, r24
     576:	0d d6       	rcall	.+3098   	; 0x1192 <__floatsisf>
     578:	6b 01       	movw	r12, r22
     57a:	7c 01       	movw	r14, r24
     57c:	b8 01       	movw	r22, r16
     57e:	88 27       	eor	r24, r24
     580:	77 fd       	sbrc	r23, 7
     582:	80 95       	com	r24
     584:	98 2f       	mov	r25, r24
     586:	05 d6       	rcall	.+3082   	; 0x1192 <__floatsisf>
     588:	4b 01       	movw	r8, r22
     58a:	5c 01       	movw	r10, r24
     58c:	60 91 08 02 	lds	r22, 0x0208
     590:	70 91 09 02 	lds	r23, 0x0209
     594:	88 27       	eor	r24, r24
     596:	77 fd       	sbrc	r23, 7
     598:	80 95       	com	r24
     59a:	98 2f       	mov	r25, r24
     59c:	fa d5       	rcall	.+3060   	; 0x1192 <__floatsisf>
     59e:	9b 01       	movw	r18, r22
     5a0:	ac 01       	movw	r20, r24
     5a2:	c5 01       	movw	r24, r10
     5a4:	b4 01       	movw	r22, r8
     5a6:	a9 d6       	rcall	.+3410   	; 0x12fa <__mulsf3>
     5a8:	4b 01       	movw	r8, r22
     5aa:	5c 01       	movw	r10, r24
     5ac:	60 91 0a 02 	lds	r22, 0x020A
     5b0:	70 91 0b 02 	lds	r23, 0x020B
     5b4:	88 27       	eor	r24, r24
     5b6:	77 fd       	sbrc	r23, 7
     5b8:	80 95       	com	r24
     5ba:	98 2f       	mov	r25, r24
     5bc:	ea d5       	rcall	.+3028   	; 0x1192 <__floatsisf>
     5be:	9b 01       	movw	r18, r22
     5c0:	ac 01       	movw	r20, r24
     5c2:	c5 01       	movw	r24, r10
     5c4:	b4 01       	movw	r22, r8
     5c6:	4a d5       	rcall	.+2708   	; 0x105c <__divsf3>
     5c8:	9b 01       	movw	r18, r22
     5ca:	ac 01       	movw	r20, r24
     5cc:	c7 01       	movw	r24, r14
     5ce:	b6 01       	movw	r22, r12
     5d0:	dc d4       	rcall	.+2488   	; 0xf8a <__subsf3>
     5d2:	6b 01       	movw	r12, r22
     5d4:	7c 01       	movw	r14, r24
			 
			error_sum += (dt*counter)*error;		// Integral error based on time passed
     5d6:	60 91 73 02 	lds	r22, 0x0273
     5da:	70 e0       	ldi	r23, 0x00	; 0
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	d8 d5       	rcall	.+2992   	; 0x1192 <__floatsisf>
     5e2:	2a e0       	ldi	r18, 0x0A	; 10
     5e4:	37 ed       	ldi	r19, 0xD7	; 215
     5e6:	43 ea       	ldi	r20, 0xA3	; 163
     5e8:	5c e3       	ldi	r21, 0x3C	; 60
     5ea:	87 d6       	rcall	.+3342   	; 0x12fa <__mulsf3>
     5ec:	2b 01       	movw	r4, r22
     5ee:	3c 01       	movw	r6, r24
     5f0:	a7 01       	movw	r20, r14
     5f2:	96 01       	movw	r18, r12
     5f4:	82 d6       	rcall	.+3332   	; 0x12fa <__mulsf3>
     5f6:	20 91 54 02 	lds	r18, 0x0254
     5fa:	30 91 55 02 	lds	r19, 0x0255
     5fe:	40 91 56 02 	lds	r20, 0x0256
     602:	50 91 57 02 	lds	r21, 0x0257
     606:	c2 d4       	rcall	.+2436   	; 0xf8c <__addsf3>
     608:	4b 01       	movw	r8, r22
     60a:	5c 01       	movw	r10, r24
     60c:	60 93 54 02 	sts	0x0254, r22
     610:	70 93 55 02 	sts	0x0255, r23
     614:	80 93 56 02 	sts	0x0256, r24
     618:	90 93 57 02 	sts	0x0257, r25
		 	
			if (error_sum < -integrator_max){		// Limit integral error
     61c:	00 91 06 02 	lds	r16, 0x0206
     620:	10 91 07 02 	lds	r17, 0x0207
     624:	66 27       	eor	r22, r22
     626:	77 27       	eor	r23, r23
     628:	60 1b       	sub	r22, r16
     62a:	71 0b       	sbc	r23, r17
     62c:	88 27       	eor	r24, r24
     62e:	77 fd       	sbrc	r23, 7
     630:	80 95       	com	r24
     632:	98 2f       	mov	r25, r24
     634:	ae d5       	rcall	.+2908   	; 0x1192 <__floatsisf>
     636:	69 83       	std	Y+1, r22	; 0x01
     638:	7a 83       	std	Y+2, r23	; 0x02
     63a:	8b 83       	std	Y+3, r24	; 0x03
     63c:	9c 83       	std	Y+4, r25	; 0x04
     63e:	9b 01       	movw	r18, r22
     640:	ac 01       	movw	r20, r24
     642:	c5 01       	movw	r24, r10
     644:	b4 01       	movw	r22, r8
     646:	06 d5       	rcall	.+2572   	; 0x1054 <__cmpsf2>
     648:	88 23       	and	r24, r24
     64a:	6c f4       	brge	.+26     	; 0x666 <CD_PID+0x132>
			 	error_sum = -integrator_max;
     64c:	89 81       	ldd	r24, Y+1	; 0x01
     64e:	9a 81       	ldd	r25, Y+2	; 0x02
     650:	ab 81       	ldd	r26, Y+3	; 0x03
     652:	bc 81       	ldd	r27, Y+4	; 0x04
     654:	80 93 54 02 	sts	0x0254, r24
     658:	90 93 55 02 	sts	0x0255, r25
     65c:	a0 93 56 02 	sts	0x0256, r26
     660:	b0 93 57 02 	sts	0x0257, r27
     664:	1d c0       	rjmp	.+58     	; 0x6a0 <CD_PID+0x16c>
		 	}
			 
			else if (error_sum > integrator_max){	// Limit integral error
     666:	b8 01       	movw	r22, r16
     668:	88 27       	eor	r24, r24
     66a:	77 fd       	sbrc	r23, 7
     66c:	80 95       	com	r24
     66e:	98 2f       	mov	r25, r24
     670:	90 d5       	rcall	.+2848   	; 0x1192 <__floatsisf>
     672:	69 83       	std	Y+1, r22	; 0x01
     674:	7a 83       	std	Y+2, r23	; 0x02
     676:	8b 83       	std	Y+3, r24	; 0x03
     678:	9c 83       	std	Y+4, r25	; 0x04
     67a:	9b 01       	movw	r18, r22
     67c:	ac 01       	movw	r20, r24
     67e:	c5 01       	movw	r24, r10
     680:	b4 01       	movw	r22, r8
     682:	37 d6       	rcall	.+3182   	; 0x12f2 <__gesf2>
     684:	18 16       	cp	r1, r24
     686:	64 f4       	brge	.+24     	; 0x6a0 <CD_PID+0x16c>
				error_sum = integrator_max;
     688:	89 81       	ldd	r24, Y+1	; 0x01
     68a:	9a 81       	ldd	r25, Y+2	; 0x02
     68c:	ab 81       	ldd	r26, Y+3	; 0x03
     68e:	bc 81       	ldd	r27, Y+4	; 0x04
     690:	80 93 54 02 	sts	0x0254, r24
     694:	90 93 55 02 	sts	0x0255, r25
     698:	a0 93 56 02 	sts	0x0256, r26
     69c:	b0 93 57 02 	sts	0x0257, r27
			}
			
			float dErr = (error - last_error) / (dt*counter);	// Derivative error based on size of change
				// Output is summed up, cast to float to avoid overflow and allow decimals
			float output = -(kp * error + ki * error_sum + kd * dErr);
     6a0:	20 91 75 02 	lds	r18, 0x0275
     6a4:	30 91 76 02 	lds	r19, 0x0276
     6a8:	40 91 77 02 	lds	r20, 0x0277
     6ac:	50 91 78 02 	lds	r21, 0x0278
     6b0:	c7 01       	movw	r24, r14
     6b2:	b6 01       	movw	r22, r12
     6b4:	22 d6       	rcall	.+3140   	; 0x12fa <__mulsf3>
     6b6:	4b 01       	movw	r8, r22
     6b8:	5c 01       	movw	r10, r24
     6ba:	20 91 54 02 	lds	r18, 0x0254
     6be:	30 91 55 02 	lds	r19, 0x0255
     6c2:	40 91 56 02 	lds	r20, 0x0256
     6c6:	50 91 57 02 	lds	r21, 0x0257
     6ca:	60 91 6f 02 	lds	r22, 0x026F
     6ce:	70 91 70 02 	lds	r23, 0x0270
     6d2:	80 91 71 02 	lds	r24, 0x0271
     6d6:	90 91 72 02 	lds	r25, 0x0272
     6da:	0f d6       	rcall	.+3102   	; 0x12fa <__mulsf3>
     6dc:	9b 01       	movw	r18, r22
     6de:	ac 01       	movw	r20, r24
     6e0:	c5 01       	movw	r24, r10
     6e2:	b4 01       	movw	r22, r8
     6e4:	53 d4       	rcall	.+2214   	; 0xf8c <__addsf3>
     6e6:	4b 01       	movw	r8, r22
     6e8:	5c 01       	movw	r10, r24
			 
			else if (error_sum > integrator_max){	// Limit integral error
				error_sum = integrator_max;
			}
			
			float dErr = (error - last_error) / (dt*counter);	// Derivative error based on size of change
     6ea:	20 91 50 02 	lds	r18, 0x0250
     6ee:	30 91 51 02 	lds	r19, 0x0251
     6f2:	40 91 52 02 	lds	r20, 0x0252
     6f6:	50 91 53 02 	lds	r21, 0x0253
     6fa:	c7 01       	movw	r24, r14
     6fc:	b6 01       	movw	r22, r12
     6fe:	45 d4       	rcall	.+2186   	; 0xf8a <__subsf3>
     700:	a3 01       	movw	r20, r6
     702:	92 01       	movw	r18, r4
     704:	ab d4       	rcall	.+2390   	; 0x105c <__divsf3>
				// Output is summed up, cast to float to avoid overflow and allow decimals
			float output = -(kp * error + ki * error_sum + kd * dErr);
     706:	20 91 67 02 	lds	r18, 0x0267
     70a:	30 91 68 02 	lds	r19, 0x0268
     70e:	40 91 69 02 	lds	r20, 0x0269
     712:	50 91 6a 02 	lds	r21, 0x026A
     716:	f1 d5       	rcall	.+3042   	; 0x12fa <__mulsf3>
     718:	9b 01       	movw	r18, r22
     71a:	ac 01       	movw	r20, r24
     71c:	c5 01       	movw	r24, r10
     71e:	b4 01       	movw	r22, r8
     720:	35 d4       	rcall	.+2154   	; 0xf8c <__addsf3>
     722:	4b 01       	movw	r8, r22
     724:	5c 01       	movw	r10, r24
     726:	b7 fa       	bst	r11, 7
     728:	b0 94       	com	r11
     72a:	b7 f8       	bld	r11, 7
     72c:	b0 94       	com	r11
			last_error = error;						// Save the error for later
     72e:	c0 92 50 02 	sts	0x0250, r12
     732:	d0 92 51 02 	sts	0x0251, r13
     736:	e0 92 52 02 	sts	0x0252, r14
     73a:	f0 92 53 02 	sts	0x0253, r15

			if(output>vel_max){						// Limit output
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	30 e0       	ldi	r19, 0x00	; 0
     742:	44 eb       	ldi	r20, 0xB4	; 180
     744:	52 e4       	ldi	r21, 0x42	; 66
     746:	c5 01       	movw	r24, r10
     748:	b4 01       	movw	r22, r8
     74a:	d3 d5       	rcall	.+2982   	; 0x12f2 <__gesf2>
     74c:	18 16       	cp	r1, r24
     74e:	54 f0       	brlt	.+20     	; 0x764 <CD_PID+0x230>
				output= vel_max;
			}
			if(output<vel_min){						// Limit output
     750:	20 e0       	ldi	r18, 0x00	; 0
     752:	30 e0       	ldi	r19, 0x00	; 0
     754:	44 eb       	ldi	r20, 0xB4	; 180
     756:	52 ec       	ldi	r21, 0xC2	; 194
     758:	c5 01       	movw	r24, r10
     75a:	b4 01       	movw	r22, r8
     75c:	7b d4       	rcall	.+2294   	; 0x1054 <__cmpsf2>
     75e:	88 23       	and	r24, r24
     760:	54 f0       	brlt	.+20     	; 0x776 <CD_PID+0x242>
     762:	11 c0       	rjmp	.+34     	; 0x786 <CD_PID+0x252>
				// Output is summed up, cast to float to avoid overflow and allow decimals
			float output = -(kp * error + ki * error_sum + kd * dErr);
			last_error = error;						// Save the error for later

			if(output>vel_max){						// Limit output
				output= vel_max;
     764:	0f 2e       	mov	r0, r31
     766:	81 2c       	mov	r8, r1
     768:	91 2c       	mov	r9, r1
     76a:	f4 eb       	ldi	r31, 0xB4	; 180
     76c:	af 2e       	mov	r10, r31
     76e:	f2 e4       	ldi	r31, 0x42	; 66
     770:	bf 2e       	mov	r11, r31
     772:	f0 2d       	mov	r31, r0
     774:	08 c0       	rjmp	.+16     	; 0x786 <CD_PID+0x252>
			}
			if(output<vel_min){						// Limit output
				output= vel_min;
     776:	0f 2e       	mov	r0, r31
     778:	81 2c       	mov	r8, r1
     77a:	91 2c       	mov	r9, r1
     77c:	f4 eb       	ldi	r31, 0xB4	; 180
     77e:	af 2e       	mov	r10, r31
     780:	f2 ec       	ldi	r31, 0xC2	; 194
     782:	bf 2e       	mov	r11, r31
     784:	f0 2d       	mov	r31, r0
			} 

		 	CD_velocity((int) output);				// Adjust position
     786:	c5 01       	movw	r24, r10
     788:	b4 01       	movw	r22, r8
     78a:	d0 d4       	rcall	.+2464   	; 0x112c <__fixsfsi>
     78c:	cb 01       	movw	r24, r22
     78e:	fb dd       	rcall	.-1034   	; 0x386 <CD_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     790:	af e1       	ldi	r26, 0x1F	; 31
     792:	be e4       	ldi	r27, 0x4E	; 78
     794:	11 97       	sbiw	r26, 0x01	; 1
     796:	f1 f7       	brne	.-4      	; 0x794 <CD_PID+0x260>
     798:	00 c0       	rjmp	.+0      	; 0x79a <CD_PID+0x266>
     79a:	00 00       	nop
			_delay_ms(5);
		}
		pid_flag = 0;								// Reset counter and flag
     79c:	10 92 74 02 	sts	0x0274, r1
		counter = 0;
     7a0:	10 92 73 02 	sts	0x0273, r1
 }
     7a4:	0f 90       	pop	r0
     7a6:	0f 90       	pop	r0
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	df 91       	pop	r29
     7ae:	cf 91       	pop	r28
     7b0:	1f 91       	pop	r17
     7b2:	0f 91       	pop	r16
     7b4:	ff 90       	pop	r15
     7b6:	ef 90       	pop	r14
     7b8:	df 90       	pop	r13
     7ba:	cf 90       	pop	r12
     7bc:	bf 90       	pop	r11
     7be:	af 90       	pop	r10
     7c0:	9f 90       	pop	r9
     7c2:	8f 90       	pop	r8
     7c4:	7f 90       	pop	r7
     7c6:	6f 90       	pop	r6
     7c8:	5f 90       	pop	r5
     7ca:	4f 90       	pop	r4
     7cc:	08 95       	ret

000007ce <CD_encoder_max>:
	 _delay_us(200);
	 set_bit(MJ1, RST);
 }
 
int16_t CD_encoder_max()
 {
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
	 printf("Finding encoder max\n");
     7d2:	89 e1       	ldi	r24, 0x19	; 25
     7d4:	92 e0       	ldi	r25, 0x02	; 2
     7d6:	90 d7       	rcall	.+3872   	; 0x16f8 <puts>
	 
	 CD_velocity(80);		// 80 is maximum motor speed that the thread does not slip on the pulleys
     7d8:	80 e5       	ldi	r24, 0x50	; 80
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	d4 dd       	rcall	.-1112   	; 0x386 <CD_velocity>
     7de:	2f ef       	ldi	r18, 0xFF	; 255
     7e0:	87 ea       	ldi	r24, 0xA7	; 167
     7e2:	91 e6       	ldi	r25, 0x61	; 97
     7e4:	21 50       	subi	r18, 0x01	; 1
     7e6:	80 40       	sbci	r24, 0x00	; 0
     7e8:	90 40       	sbci	r25, 0x00	; 0
     7ea:	e1 f7       	brne	.-8      	; 0x7e4 <CD_encoder_max+0x16>
     7ec:	00 c0       	rjmp	.+0      	; 0x7ee <CD_encoder_max+0x20>
     7ee:	00 00       	nop
	 _delay_ms(2000);		// Run for n milliseconds
	 CD_velocity(0);		// Stop
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	c8 dd       	rcall	.-1136   	; 0x386 <CD_velocity>
     7f6:	2f ef       	ldi	r18, 0xFF	; 255
     7f8:	83 ec       	ldi	r24, 0xC3	; 195
     7fa:	99 e0       	ldi	r25, 0x09	; 9
     7fc:	21 50       	subi	r18, 0x01	; 1
     7fe:	80 40       	sbci	r24, 0x00	; 0
     800:	90 40       	sbci	r25, 0x00	; 0
     802:	e1 f7       	brne	.-8      	; 0x7fc <CD_encoder_max+0x2e>
     804:	00 c0       	rjmp	.+0      	; 0x806 <CD_encoder_max+0x38>
     806:	00 00       	nop
	 _delay_ms(200);		// Wait
	 CD_encoder_reset();	// Reset encoder to 0
     808:	40 de       	rcall	.-896    	; 0x48a <CD_encoder_reset>
     80a:	8f e3       	ldi	r24, 0x3F	; 63
     80c:	9c e9       	ldi	r25, 0x9C	; 156
     80e:	01 97       	sbiw	r24, 0x01	; 1
     810:	f1 f7       	brne	.-4      	; 0x80e <CD_encoder_max+0x40>
     812:	00 c0       	rjmp	.+0      	; 0x814 <CD_encoder_max+0x46>
     814:	00 00       	nop
	 _delay_ms(10);			// Wait
	 CD_velocity(-80);		// Run backwards, 
     816:	80 eb       	ldi	r24, 0xB0	; 176
     818:	9f ef       	ldi	r25, 0xFF	; 255
     81a:	b5 dd       	rcall	.-1174   	; 0x386 <CD_velocity>
     81c:	9f ef       	ldi	r25, 0xFF	; 255
     81e:	2b e7       	ldi	r18, 0x7B	; 123
     820:	82 e9       	ldi	r24, 0x92	; 146
     822:	91 50       	subi	r25, 0x01	; 1
     824:	20 40       	sbci	r18, 0x00	; 0
     826:	80 40       	sbci	r24, 0x00	; 0
     828:	e1 f7       	brne	.-8      	; 0x822 <CD_encoder_max+0x54>
     82a:	00 c0       	rjmp	.+0      	; 0x82c <CD_encoder_max+0x5e>
     82c:	00 00       	nop
	 _delay_ms(3000);		// Run for n milliseconds
	 CD_velocity(0);		// Stop
     82e:	80 e0       	ldi	r24, 0x00	; 0
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	a9 dd       	rcall	.-1198   	; 0x386 <CD_velocity>
     834:	9f ef       	ldi	r25, 0xFF	; 255
     836:	21 ee       	ldi	r18, 0xE1	; 225
     838:	84 e0       	ldi	r24, 0x04	; 4
     83a:	91 50       	subi	r25, 0x01	; 1
     83c:	20 40       	sbci	r18, 0x00	; 0
     83e:	80 40       	sbci	r24, 0x00	; 0
     840:	e1 f7       	brne	.-8      	; 0x83a <CD_encoder_max+0x6c>
     842:	00 c0       	rjmp	.+0      	; 0x844 <CD_encoder_max+0x76>
     844:	00 00       	nop
	 _delay_ms(100);		// Wait
	 int16_t encoder = CD_read_encoder();	// Read the maksimum value from the encoder
     846:	30 de       	rcall	.-928    	; 0x4a8 <CD_read_encoder>
     848:	d8 2f       	mov	r29, r24
     84a:	c9 2f       	mov	r28, r25
     84c:	8f e3       	ldi	r24, 0x3F	; 63
     84e:	9c e9       	ldi	r25, 0x9C	; 156
     850:	01 97       	sbiw	r24, 0x01	; 1
     852:	f1 f7       	brne	.-4      	; 0x850 <CD_encoder_max+0x82>
     854:	00 c0       	rjmp	.+0      	; 0x856 <CD_encoder_max+0x88>
     856:	00 00       	nop
	 _delay_ms(10);			// Wait
	 printf("Encoder MAX: %i\n", encoder);
     858:	cf 93       	push	r28
     85a:	df 93       	push	r29
     85c:	2d e2       	ldi	r18, 0x2D	; 45
     85e:	32 e0       	ldi	r19, 0x02	; 2
     860:	3f 93       	push	r19
     862:	2f 93       	push	r18
     864:	38 d7       	rcall	.+3696   	; 0x16d6 <printf>
	 CD_velocity(80);		// Run towards center
     866:	80 e5       	ldi	r24, 0x50	; 80
     868:	90 e0       	ldi	r25, 0x00	; 0
     86a:	8d dd       	rcall	.-1254   	; 0x386 <CD_velocity>
     86c:	9f ef       	ldi	r25, 0xFF	; 255
     86e:	29 e6       	ldi	r18, 0x69	; 105
     870:	88 e1       	ldi	r24, 0x18	; 24
     872:	91 50       	subi	r25, 0x01	; 1
     874:	20 40       	sbci	r18, 0x00	; 0
     876:	80 40       	sbci	r24, 0x00	; 0
     878:	e1 f7       	brne	.-8      	; 0x872 <CD_encoder_max+0xa4>
     87a:	00 c0       	rjmp	.+0      	; 0x87c <CD_encoder_max+0xae>
     87c:	00 00       	nop
	 _delay_ms(500);		// Run for n milliseconds
	 CD_velocity(0);		// Stop
     87e:	80 e0       	ldi	r24, 0x00	; 0
     880:	90 e0       	ldi	r25, 0x00	; 0
     882:	81 dd       	rcall	.-1278   	; 0x386 <CD_velocity>
	 return (encoder);		// return maksimum encoder value
     884:	0f 90       	pop	r0
     886:	0f 90       	pop	r0
     888:	0f 90       	pop	r0
     88a:	0f 90       	pop	r0
 }
     88c:	8d 2f       	mov	r24, r29
     88e:	9c 2f       	mov	r25, r28
     890:	df 91       	pop	r29
     892:	cf 91       	pop	r28
     894:	08 95       	ret

00000896 <CD_init>:
extern int CANcounter = 0;
extern int Scorecounter = 0; 


void CD_init()
{
     896:	cf 93       	push	r28
     898:	df 93       	push	r29
	DAC_init();										// DAC init
     89a:	36 d0       	rcall	.+108    	; 0x908 <DAC_init>
	CD_clk_init();									// Init the Score clock
     89c:	49 dd       	rcall	.-1390   	; 0x330 <CD_clk_init>
	
	// Port H pins as Outputs
	set_bit(DDRH, RST);
     89e:	e1 e0       	ldi	r30, 0x01	; 1
     8a0:	f1 e0       	ldi	r31, 0x01	; 1
     8a2:	80 81       	ld	r24, Z
     8a4:	80 64       	ori	r24, 0x40	; 64
     8a6:	80 83       	st	Z, r24
	set_bit(DDRH, OE);
     8a8:	80 81       	ld	r24, Z
     8aa:	80 62       	ori	r24, 0x20	; 32
     8ac:	80 83       	st	Z, r24
	set_bit(DDRH, EN);
     8ae:	80 81       	ld	r24, Z
     8b0:	80 61       	ori	r24, 0x10	; 16
     8b2:	80 83       	st	Z, r24
	set_bit(DDRH, DIR);
     8b4:	80 81       	ld	r24, Z
     8b6:	82 60       	ori	r24, 0x02	; 2
     8b8:	80 83       	st	Z, r24
	set_bit(DDRH, SEL);
     8ba:	80 81       	ld	r24, Z
     8bc:	88 60       	ori	r24, 0x08	; 8
     8be:	80 83       	st	Z, r24
		
	// Port K Digital input Port A Output
	DDRK = 0x00;
     8c0:	10 92 07 01 	sts	0x0107, r1
	clear_bit(MJ1,OE);								// enable encoder						
     8c4:	c2 e0       	ldi	r28, 0x02	; 2
     8c6:	d1 e0       	ldi	r29, 0x01	; 1
     8c8:	88 81       	ld	r24, Y
     8ca:	8f 7d       	andi	r24, 0xDF	; 223
     8cc:	88 83       	st	Y, r24
	CD_encoder_reset();								// reset encoder
     8ce:	dd dd       	rcall	.-1094   	; 0x48a <CD_encoder_reset>
	CD_speed(0);									// sett start speed 
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	53 dd       	rcall	.-1370   	; 0x37c <CD_speed>
	set_bit(MJ1,EN);								// enable motor
     8d6:	88 81       	ld	r24, Y
     8d8:	80 61       	ori	r24, 0x10	; 16
     8da:	88 83       	st	Y, r24
	encoder_max = CD_encoder_max();					// Find encoder max
     8dc:	78 df       	rcall	.-272    	; 0x7ce <CD_encoder_max>
     8de:	90 93 0b 02 	sts	0x020B, r25
     8e2:	80 93 0a 02 	sts	0x020A, r24
	
	clock_seconds = 0;								
     8e6:	10 92 6e 02 	sts	0x026E, r1
     8ea:	10 92 6d 02 	sts	0x026D, r1
	counter = 0;
     8ee:	10 92 73 02 	sts	0x0273, r1
	//CD_set_ref_pos(125);							// sett startpos to middle
	error_sum = 0;
     8f2:	10 92 54 02 	sts	0x0254, r1
     8f6:	10 92 55 02 	sts	0x0255, r1
     8fa:	10 92 56 02 	sts	0x0256, r1
     8fe:	10 92 57 02 	sts	0x0257, r1
	
	
}
     902:	df 91       	pop	r29
     904:	cf 91       	pop	r28
     906:	08 95       	ret

00000908 <DAC_init>:
#include "DAC.h"


void DAC_init()
{
	TWI_Master_Initialise();
     908:	6c d2       	rcall	.+1240   	; 0xde2 <TWI_Master_Initialise>

	DDRD |= (PD0<<1) | (PD1<<1);
     90a:	51 9a       	sbi	0x0a, 1	; 10
	//PORTD |= (PD0<<1) | (PD1<<1);
	sei();
     90c:	78 94       	sei
     90e:	08 95       	ret

00000910 <DAC_send>:
}

void DAC_send(unsigned char adr, unsigned char nr, unsigned char value)
{
     910:	ff 92       	push	r15
     912:	0f 93       	push	r16
     914:	1f 93       	push	r17
     916:	cf 93       	push	r28
     918:	df 93       	push	r29
     91a:	f8 2e       	mov	r15, r24
     91c:	06 2f       	mov	r16, r22
     91e:	14 2f       	mov	r17, r20
	unsigned char * msg = malloc(3*sizeof(char));
     920:	83 e0       	ldi	r24, 0x03	; 3
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	67 d5       	rcall	.+2766   	; 0x13f4 <malloc>
     926:	ec 01       	movw	r28, r24
	msg[0] = adr;					// 7 MSB bit address and 1 LSB chip read (0) byte 
     928:	f8 82       	st	Y, r15
	msg[1] = nr;						// Adress for DAC 0-3, DAC0 = 0
     92a:	09 83       	std	Y+1, r16	; 0x01
	//printf("Nr: %x\n",msg[1]);
	msg[2] = value;						// Value to put on the chosen DAC
     92c:	1a 83       	std	Y+2, r17	; 0x02
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     92e:	87 ec       	ldi	r24, 0xC7	; 199
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	01 97       	sbiw	r24, 0x01	; 1
     934:	f1 f7       	brne	.-4      	; 0x932 <DAC_send+0x22>
     936:	00 c0       	rjmp	.+0      	; 0x938 <DAC_send+0x28>
     938:	00 00       	nop
	_delay_us(50);
	TWI_Start_Transceiver_With_Data(msg, 3);
     93a:	63 e0       	ldi	r22, 0x03	; 3
     93c:	ce 01       	movw	r24, r28
     93e:	5b d2       	rcall	.+1206   	; 0xdf6 <TWI_Start_Transceiver_With_Data>
     940:	87 ec       	ldi	r24, 0xC7	; 199
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	01 97       	sbiw	r24, 0x01	; 1
     946:	f1 f7       	brne	.-4      	; 0x944 <DAC_send+0x34>
     948:	00 c0       	rjmp	.+0      	; 0x94a <DAC_send+0x3a>
     94a:	00 00       	nop
	_delay_us(50);
	free (msg);
     94c:	ce 01       	movw	r24, r28
     94e:	ea d5       	rcall	.+3028   	; 0x1524 <free>
}
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	1f 91       	pop	r17
     956:	0f 91       	pop	r16
     958:	ff 90       	pop	r15
     95a:	08 95       	ret

0000095c <IR_init>:
#define IR_receive PL2 //Port F nr 0

void IR_init()
{
	//using PF0 as receive port, Pull-up on
	clear_bit(DDRL, IR_receive);
     95c:	ea e0       	ldi	r30, 0x0A	; 10
     95e:	f1 e0       	ldi	r31, 0x01	; 1
     960:	80 81       	ld	r24, Z
     962:	8b 7f       	andi	r24, 0xFB	; 251
     964:	80 83       	st	Z, r24
	set_bit(PORTL, IR_receive);
     966:	eb e0       	ldi	r30, 0x0B	; 11
     968:	f1 e0       	ldi	r31, 0x01	; 1
     96a:	80 81       	ld	r24, Z
     96c:	84 60       	ori	r24, 0x04	; 4
     96e:	80 83       	st	Z, r24
     970:	08 95       	ret

00000972 <IR_read>:
	}

int IR_read()
{
	int read = test_bit(PINL, PL2);
     972:	20 91 09 01 	lds	r18, 0x0109
		if (read > 0){
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	22 fd       	sbrc	r18, 2
     97c:	02 c0       	rjmp	.+4      	; 0x982 <IR_read+0x10>
     97e:	80 e0       	ldi	r24, 0x00	; 0
     980:	90 e0       	ldi	r25, 0x00	; 0
			return 1;
		}else{
			return 0;
		}

}
     982:	08 95       	ret

00000984 <MCP_bitmod>:
}



void MCP_bitmod(unsigned char reg, unsigned char mask, unsigned char data)
{
     984:	1f 93       	push	r17
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	18 2f       	mov	r17, r24
     98c:	d6 2f       	mov	r29, r22
     98e:	c4 2f       	mov	r28, r20
	spi_chipselect(1);					// Chip select
     990:	81 e0       	ldi	r24, 0x01	; 1
     992:	21 d2       	rcall	.+1090   	; 0xdd6 <spi_chipselect>
     994:	85 e0       	ldi	r24, 0x05	; 5
     996:	8a 95       	dec	r24
     998:	f1 f7       	brne	.-4      	; 0x996 <MCP_bitmod+0x12>
     99a:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(MCP_BITMOD);			// send command "I want to modify bit"
     99c:	85 e0       	ldi	r24, 0x05	; 5
     99e:	15 d2       	rcall	.+1066   	; 0xdca <SPI_tranciever>
     9a0:	85 e0       	ldi	r24, 0x05	; 5
     9a2:	8a 95       	dec	r24
     9a4:	f1 f7       	brne	.-4      	; 0x9a2 <MCP_bitmod+0x1e>
     9a6:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(reg);				// In what register do you want to operate
     9a8:	81 2f       	mov	r24, r17
     9aa:	0f d2       	rcall	.+1054   	; 0xdca <SPI_tranciever>
     9ac:	85 e0       	ldi	r24, 0x05	; 5
     9ae:	8a 95       	dec	r24
     9b0:	f1 f7       	brne	.-4      	; 0x9ae <MCP_bitmod+0x2a>
     9b2:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(mask);				// What bit mask do you want to change
     9b4:	8d 2f       	mov	r24, r29
     9b6:	09 d2       	rcall	.+1042   	; 0xdca <SPI_tranciever>
     9b8:	85 e0       	ldi	r24, 0x05	; 5
     9ba:	8a 95       	dec	r24
     9bc:	f1 f7       	brne	.-4      	; 0x9ba <MCP_bitmod+0x36>
     9be:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(data);				// What to you want to change to
     9c0:	8c 2f       	mov	r24, r28
     9c2:	03 d2       	rcall	.+1030   	; 0xdca <SPI_tranciever>
     9c4:	85 e0       	ldi	r24, 0x05	; 5
     9c6:	8a 95       	dec	r24
     9c8:	f1 f7       	brne	.-4      	; 0x9c6 <MCP_bitmod+0x42>
     9ca:	00 00       	nop
	_delay_us(1);
	spi_chipselect(0);						// chip de-select
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	03 d2       	rcall	.+1030   	; 0xdd6 <spi_chipselect>
	
}
     9d0:	df 91       	pop	r29
     9d2:	cf 91       	pop	r28
     9d4:	1f 91       	pop	r17
     9d6:	08 95       	ret

000009d8 <MCP_read>:
// Note that bitmod will change multiple bits unless one specifies which bit address to change. f.ex: bit = DLC3 & DLC2
// This will only change these two, but to use the function this way DLC3 and DCL2 must be defined first

unsigned int MCP_read(unsigned int address)
{
     9d8:	cf 93       	push	r28
     9da:	c8 2f       	mov	r28, r24
	unsigned int result;
	spi_chipselect(1);				// Selects can controller
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	fb d1       	rcall	.+1014   	; 0xdd6 <spi_chipselect>
     9e0:	85 e0       	ldi	r24, 0x05	; 5
     9e2:	8a 95       	dec	r24
     9e4:	f1 f7       	brne	.-4      	; 0x9e2 <MCP_read+0xa>
     9e6:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(MCP_READ);		// Send command "I want to read MCP"
     9e8:	83 e0       	ldi	r24, 0x03	; 3
     9ea:	ef d1       	rcall	.+990    	; 0xdca <SPI_tranciever>
     9ec:	85 e0       	ldi	r24, 0x05	; 5
     9ee:	8a 95       	dec	r24
     9f0:	f1 f7       	brne	.-4      	; 0x9ee <MCP_read+0x16>
     9f2:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(address);		// Address we want to read
     9f4:	8c 2f       	mov	r24, r28
     9f6:	e9 d1       	rcall	.+978    	; 0xdca <SPI_tranciever>
     9f8:	85 e0       	ldi	r24, 0x05	; 5
     9fa:	8a 95       	dec	r24
     9fc:	f1 f7       	brne	.-4      	; 0x9fa <MCP_read+0x22>
     9fe:	00 00       	nop
	_delay_us(1);
	result = SPI_tranciever(0xFF);	// Save What we read in result
     a00:	8f ef       	ldi	r24, 0xFF	; 255
     a02:	e3 d1       	rcall	.+966    	; 0xdca <SPI_tranciever>
     a04:	c8 2f       	mov	r28, r24
     a06:	85 e0       	ldi	r24, 0x05	; 5
     a08:	8a 95       	dec	r24
     a0a:	f1 f7       	brne	.-4      	; 0xa08 <MCP_read+0x30>
     a0c:	00 00       	nop
	_delay_us(1);
	spi_chipselect(0);				// De-selects can controller
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	e2 d1       	rcall	.+964    	; 0xdd6 <spi_chipselect>
	//printf("Result %i\n",result);
	return result;					// Return what we read
}
     a12:	8c 2f       	mov	r24, r28
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	cf 91       	pop	r28
     a18:	08 95       	ret

00000a1a <MCP_write>:

void MCP_write(unsigned int address, unsigned int data)
{
     a1a:	cf 93       	push	r28
     a1c:	df 93       	push	r29
     a1e:	d8 2f       	mov	r29, r24
     a20:	c6 2f       	mov	r28, r22
	spi_chipselect(1);	
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	d8 d1       	rcall	.+944    	; 0xdd6 <spi_chipselect>
     a26:	85 e0       	ldi	r24, 0x05	; 5
     a28:	8a 95       	dec	r24
     a2a:	f1 f7       	brne	.-4      	; 0xa28 <MCP_write+0xe>
     a2c:	00 00       	nop
	_delay_us(1);				
	SPI_tranciever(MCP_WRITE);		// Send command "I want to write"
     a2e:	82 e0       	ldi	r24, 0x02	; 2
     a30:	cc d1       	rcall	.+920    	; 0xdca <SPI_tranciever>
     a32:	85 e0       	ldi	r24, 0x05	; 5
     a34:	8a 95       	dec	r24
     a36:	f1 f7       	brne	.-4      	; 0xa34 <MCP_write+0x1a>
     a38:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(address);		// Where we want to write to
     a3a:	8d 2f       	mov	r24, r29
     a3c:	c6 d1       	rcall	.+908    	; 0xdca <SPI_tranciever>
     a3e:	85 e0       	ldi	r24, 0x05	; 5
     a40:	8a 95       	dec	r24
     a42:	f1 f7       	brne	.-4      	; 0xa40 <MCP_write+0x26>
     a44:	00 00       	nop
	_delay_us(1);
	SPI_tranciever(data);			// What we want to write
     a46:	8c 2f       	mov	r24, r28
     a48:	c0 d1       	rcall	.+896    	; 0xdca <SPI_tranciever>
     a4a:	85 e0       	ldi	r24, 0x05	; 5
     a4c:	8a 95       	dec	r24
     a4e:	f1 f7       	brne	.-4      	; 0xa4c <MCP_write+0x32>
     a50:	00 00       	nop
	_delay_us(1);
	spi_chipselect(0);
     a52:	80 e0       	ldi	r24, 0x00	; 0
     a54:	c0 d1       	rcall	.+896    	; 0xdd6 <spi_chipselect>
}
     a56:	df 91       	pop	r29
     a58:	cf 91       	pop	r28
     a5a:	08 95       	ret

00000a5c <MCP_reset>:

void MCP_reset()
{
	spi_chipselect(1);	
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	bb d1       	rcall	.+886    	; 0xdd6 <spi_chipselect>
	SPI_tranciever(MCP_RESET);		// Send command "I want to reset MCP"
     a60:	80 ec       	ldi	r24, 0xC0	; 192
     a62:	b3 d1       	rcall	.+870    	; 0xdca <SPI_tranciever>
	spi_chipselect(0);
     a64:	80 e0       	ldi	r24, 0x00	; 0
     a66:	b7 c1       	rjmp	.+878    	; 0xdd6 <spi_chipselect>
     a68:	08 95       	ret

00000a6a <MCP_init>:


void MCP_init()
{
	// Makes sure registers are clean and MCP in control mode
	SPI_MasterInit();
     a6a:	a7 d1       	rcall	.+846    	; 0xdba <SPI_MasterInit>
	MCP_reset();
     a6c:	f7 df       	rcall	.-18     	; 0xa5c <MCP_reset>
     a6e:	85 e3       	ldi	r24, 0x35	; 53
     a70:	8a 95       	dec	r24
     a72:	f1 f7       	brne	.-4      	; 0xa70 <MCP_init+0x6>
     a74:	00 00       	nop
     a76:	08 95       	ret

00000a78 <MCP_request>:
	spi_chipselect(0);
}

void MCP_request()
{
	spi_chipselect(1);
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	ad d1       	rcall	.+858    	; 0xdd6 <spi_chipselect>
	SPI_tranciever(MCP_RTS_ALL);	// Send command "Request to send for all ports" (TX0, TX1 and TX2)
     a7c:	87 e8       	ldi	r24, 0x87	; 135
     a7e:	a5 d1       	rcall	.+842    	; 0xdca <SPI_tranciever>
	spi_chipselect(0);
     a80:	80 e0       	ldi	r24, 0x00	; 0
     a82:	a9 c1       	rjmp	.+850    	; 0xdd6 <spi_chipselect>
     a84:	08 95       	ret

00000a86 <main>:
uint8_t joybtn = 0;
uint8_t slider_a = 0;
char DAC_address = 0b01010000;					// 7 bit address for DAC 

 int main(void)
{
     a86:	cf 93       	push	r28
     a88:	df 93       	push	r29
     a8a:	1f 92       	push	r1
     a8c:	cd b7       	in	r28, 0x3d	; 61
     a8e:	de b7       	in	r29, 0x3e	; 62
	
	UartInit();								// Initialize the UART
     a90:	67 d2       	rcall	.+1230   	; 0xf60 <UartInit>
	CAN_init();								// Initialize the CAN bus drivers
     a92:	9a db       	rcall	.-2252   	; 0x1c8 <CAN_init>
	CD_init();								// Initialize the Control Driver
     a94:	00 df       	rcall	.-512    	; 0x896 <CD_init>
	pwm_init();								// Initialize the Servo
     a96:	e3 d0       	rcall	.+454    	; 0xc5e <pwm_init>
	IR_init();								// Initialize the IR controllers
     a98:	61 df       	rcall	.-318    	; 0x95c <IR_init>
	sol_init();								// Initialize the Solenoid/plunger
     a9a:	87 d1       	rcall	.+782    	; 0xdaa <sol_init>
	
	cli();					// Clear Global Interrupts
     a9c:	f8 94       	cli
	sei();					// Enable Global Interrupts
     a9e:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aa0:	8f e9       	ldi	r24, 0x9F	; 159
     aa2:	9f e0       	ldi	r25, 0x0F	; 15
     aa4:	01 97       	sbiw	r24, 0x01	; 1
     aa6:	f1 f7       	brne	.-4      	; 0xaa4 <main+0x1e>
     aa8:	00 c0       	rjmp	.+0      	; 0xaaa <main+0x24>
     aaa:	00 00       	nop
	
	_delay_ms(1);
	
	
	
	volatile uint8_t shotcounter = 0;		// Variable for game play score
     aac:	19 82       	std	Y+1, r1	; 0x01
	
	
	printf("Start p program\n");		// Error detection
     aae:	8e e3       	ldi	r24, 0x3E	; 62
     ab0:	92 e0       	ldi	r25, 0x02	; 2
     ab2:	22 d6       	rcall	.+3140   	; 0x16f8 <puts>
				sol_shot(joybtn);				// Use button to shoot the plunger
				CANcounter = 0;					// Reset counter
			}	
			
			
			else if (joybtn | (CANcounter > 100)){
     ab4:	33 24       	eor	r3, r3
     ab6:	33 94       	inc	r3
     ab8:	41 2c       	mov	r4, r1
				//printf("Joy");
				if (Scorecounter > 30){		// Delay in shooting to reduce cheating ;-)
					shotcounter++;			// Increase score
					Scorecounter = 0;		
				}
				out.id = 2;					// ID for score and Game over
     aba:	0f 2e       	mov	r0, r31
     abc:	f3 e8       	ldi	r31, 0x83	; 131
     abe:	cf 2e       	mov	r12, r31
     ac0:	f2 e0       	ldi	r31, 0x02	; 2
     ac2:	df 2e       	mov	r13, r31
     ac4:	f0 2d       	mov	r31, r0
     ac6:	68 94       	set
     ac8:	55 24       	eor	r5, r5
     aca:	51 f8       	bld	r5, 1
				out.length = 2;				
     acc:	0f 2e       	mov	r0, r31
     ace:	f4 e8       	ldi	r31, 0x84	; 132
     ad0:	8f 2e       	mov	r8, r31
     ad2:	f2 e0       	ldi	r31, 0x02	; 2
     ad4:	9f 2e       	mov	r9, r31
     ad6:	f0 2d       	mov	r31, r0
				out.data[0] = shotcounter;	// Send new score value
     ad8:	0f 2e       	mov	r0, r31
     ada:	f5 e8       	ldi	r31, 0x85	; 133
     adc:	af 2e       	mov	r10, r31
     ade:	f2 e0       	ldi	r31, 0x02	; 2
     ae0:	bf 2e       	mov	r11, r31
     ae2:	f0 2d       	mov	r31, r0
			
			else if (in.id == 3)		// ONLY accept one ID from node 1.
			{
				joystick_a = -in.data[1]+200;	// 0-200 -> 200-0 --- Value received from joystick in node 1 
				joybtn = in.data[4];			// Value from joybutten in node 1
				slider_a = -in.data[2]+200;		// 0-200 -> 200-0 --- Value received from slider in node 1
     ae4:	0f 2e       	mov	r0, r31
     ae6:	f8 ec       	ldi	r31, 0xC8	; 200
     ae8:	2f 2e       	mov	r2, r31
     aea:	f0 2d       	mov	r31, r0
		if (CANcounter > 0){		// Write delay
			
			if (!IR_read()){		// Game over if the IR light is broken
				out.id = 2;
				out.length = 2;
				out.data[1] = 1;		// Game over
     aec:	0f 2e       	mov	r0, r31
     aee:	f6 e8       	ldi	r31, 0x86	; 134
     af0:	6f 2e       	mov	r6, r31
     af2:	f2 e0       	ldi	r31, 0x02	; 2
     af4:	7f 2e       	mov	r7, r31
     af6:	f0 2d       	mov	r31, r0
	
	printf("Start p program\n");		// Error detection
	
    while(1)
    {
		CAN_read2(&in);				// Have to read often enough, stops if the bus is not pulled/emptied. 
     af8:	89 e7       	ldi	r24, 0x79	; 121
     afa:	92 e0       	ldi	r25, 0x02	; 2
     afc:	c2 db       	rcall	.-2172   	; 0x282 <CAN_read2>
     afe:	ef e3       	ldi	r30, 0x3F	; 63
     b00:	fc e9       	ldi	r31, 0x9C	; 156
     b02:	31 97       	sbiw	r30, 0x01	; 1
     b04:	f1 f7       	brne	.-4      	; 0xb02 <main+0x7c>
     b06:	00 c0       	rjmp	.+0      	; 0xb08 <main+0x82>
     b08:	00 00       	nop
		_delay_ms(10);				// Read delay
		
		if (CANcounter > 0){		// Write delay
     b0a:	80 91 5a 02 	lds	r24, 0x025A
     b0e:	90 91 5b 02 	lds	r25, 0x025B
     b12:	18 16       	cp	r1, r24
     b14:	19 06       	cpc	r1, r25
     b16:	84 f7       	brge	.-32     	; 0xaf8 <main+0x72>
			
			if (!IR_read()){		// Game over if the IR light is broken
     b18:	2c df       	rcall	.-424    	; 0x972 <IR_read>
     b1a:	89 2b       	or	r24, r25
     b1c:	11 f5       	brne	.+68     	; 0xb62 <main+0xdc>
				out.id = 2;
     b1e:	f6 01       	movw	r30, r12
     b20:	50 82       	st	Z, r5
				out.length = 2;
     b22:	f4 01       	movw	r30, r8
     b24:	50 82       	st	Z, r5
				out.data[1] = 1;		// Game over
     b26:	81 e0       	ldi	r24, 0x01	; 1
     b28:	f3 01       	movw	r30, r6
     b2a:	80 83       	st	Z, r24
				CAN_send(&out);			// Send data to node 1
     b2c:	c6 01       	movw	r24, r12
     b2e:	6c db       	rcall	.-2344   	; 0x208 <CAN_send>
				shotcounter = 0;		// Reset game score
     b30:	19 82       	std	Y+1, r1	; 0x01
				CD_PID(100);			// Center plunger
     b32:	84 e6       	ldi	r24, 0x64	; 100
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	fe dc       	rcall	.-1540   	; 0x534 <CD_PID>
     b38:	ff ef       	ldi	r31, 0xFF	; 255
     b3a:	23 ed       	ldi	r18, 0xD3	; 211
     b3c:	30 e3       	ldi	r19, 0x30	; 48
     b3e:	f1 50       	subi	r31, 0x01	; 1
     b40:	20 40       	sbci	r18, 0x00	; 0
     b42:	30 40       	sbci	r19, 0x00	; 0
     b44:	e1 f7       	brne	.-8      	; 0xb3e <main+0xb8>
     b46:	00 c0       	rjmp	.+0      	; 0xb48 <main+0xc2>
     b48:	00 00       	nop
				_delay_ms(1000);		// Wait Game over delay
				out.data[0] = shotcounter;		// Send back the reset score
     b4a:	89 81       	ldd	r24, Y+1	; 0x01
     b4c:	f5 01       	movw	r30, r10
     b4e:	80 83       	st	Z, r24
				out.data[1] = 0;		// Reset Game over
     b50:	f3 01       	movw	r30, r6
     b52:	10 82       	st	Z, r1
				CAN_send(&out);			// Send data to Node 1
     b54:	c6 01       	movw	r24, r12
     b56:	58 db       	rcall	.-2384   	; 0x208 <CAN_send>
				CANcounter = 0;			// Reset counter
     b58:	10 92 5b 02 	sts	0x025B, r1
     b5c:	10 92 5a 02 	sts	0x025A, r1
     b60:	6d c0       	rjmp	.+218    	; 0xc3c <main+0x1b6>
			}
			
			else if (in.id == 3)		// ONLY accept one ID from node 1.
     b62:	80 91 79 02 	lds	r24, 0x0279
     b66:	83 30       	cpi	r24, 0x03	; 3
     b68:	b1 f5       	brne	.+108    	; 0xbd6 <main+0x150>
			{
				joystick_a = -in.data[1]+200;	// 0-200 -> 200-0 --- Value received from joystick in node 1 
     b6a:	ec e7       	ldi	r30, 0x7C	; 124
     b6c:	f2 e0       	ldi	r31, 0x02	; 2
     b6e:	80 81       	ld	r24, Z
     b70:	28 ec       	ldi	r18, 0xC8	; 200
     b72:	30 e0       	ldi	r19, 0x00	; 0
     b74:	28 1b       	sub	r18, r24
     b76:	31 09       	sbc	r19, r1
     b78:	30 93 5f 02 	sts	0x025F, r19
     b7c:	20 93 5e 02 	sts	0x025E, r18
				joybtn = in.data[4];			// Value from joybutten in node 1
     b80:	ef e7       	ldi	r30, 0x7F	; 127
     b82:	f2 e0       	ldi	r31, 0x02	; 2
     b84:	80 81       	ld	r24, Z
     b86:	80 93 5d 02 	sts	0x025D, r24
				slider_a = -in.data[2]+200;		// 0-200 -> 200-0 --- Value received from slider in node 1
     b8a:	ed e7       	ldi	r30, 0x7D	; 125
     b8c:	f2 e0       	ldi	r31, 0x02	; 2
     b8e:	80 81       	ld	r24, Z
     b90:	f2 2d       	mov	r31, r2
     b92:	f8 1b       	sub	r31, r24
     b94:	f0 93 5c 02 	sts	0x025C, r31
				CD_pid_gain(2500,6000,200);		// PID values that work: 2500,6000,200
     b98:	e1 2c       	mov	r14, r1
     b9a:	f1 2c       	mov	r15, r1
     b9c:	08 e4       	ldi	r16, 0x48	; 72
     b9e:	13 e4       	ldi	r17, 0x43	; 67
     ba0:	20 e0       	ldi	r18, 0x00	; 0
     ba2:	30 e8       	ldi	r19, 0x80	; 128
     ba4:	4b eb       	ldi	r20, 0xBB	; 187
     ba6:	55 e4       	ldi	r21, 0x45	; 69
     ba8:	60 e0       	ldi	r22, 0x00	; 0
     baa:	70 e4       	ldi	r23, 0x40	; 64
     bac:	8c e1       	ldi	r24, 0x1C	; 28
     bae:	95 e4       	ldi	r25, 0x45	; 69
     bb0:	00 dc       	rcall	.-2048   	; 0x3b2 <CD_pid_gain>
				pwm_set_angle(joystick_a, 1);	// Use joystick to adjust servo
     bb2:	61 e0       	ldi	r22, 0x01	; 1
     bb4:	ee e5       	ldi	r30, 0x5E	; 94
     bb6:	f2 e0       	ldi	r31, 0x02	; 2
     bb8:	80 81       	ld	r24, Z
     bba:	92 d0       	rcall	.+292    	; 0xce0 <pwm_set_angle>
				CD_PID(slider_a);				// Use slider to adjust position of carriage
     bbc:	80 91 5c 02 	lds	r24, 0x025C
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	b8 dc       	rcall	.-1680   	; 0x534 <CD_PID>
				sol_shot(joybtn);				// Use button to shoot the plunger
     bc4:	80 91 5d 02 	lds	r24, 0x025D
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	f1 d0       	rcall	.+482    	; 0xdae <sol_shot>
				CANcounter = 0;					// Reset counter
     bcc:	10 92 5b 02 	sts	0x025B, r1
     bd0:	10 92 5a 02 	sts	0x025A, r1
     bd4:	33 c0       	rjmp	.+102    	; 0xc3c <main+0x1b6>
			}	
			
			
			else if (joybtn | (CANcounter > 100)){
     bd6:	83 2d       	mov	r24, r3
     bd8:	94 2d       	mov	r25, r4
     bda:	20 91 5a 02 	lds	r18, 0x025A
     bde:	30 91 5b 02 	lds	r19, 0x025B
     be2:	25 36       	cpi	r18, 0x65	; 101
     be4:	31 05       	cpc	r19, r1
     be6:	14 f4       	brge	.+4      	; 0xbec <main+0x166>
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	20 91 5d 02 	lds	r18, 0x025D
     bf0:	82 2b       	or	r24, r18
     bf2:	89 2b       	or	r24, r25
     bf4:	19 f1       	breq	.+70     	; 0xc3c <main+0x1b6>
				//printf("Joy");
				if (Scorecounter > 30){		// Delay in shooting to reduce cheating ;-)
     bf6:	80 91 58 02 	lds	r24, 0x0258
     bfa:	90 91 59 02 	lds	r25, 0x0259
     bfe:	4f 97       	sbiw	r24, 0x1f	; 31
     c00:	3c f0       	brlt	.+14     	; 0xc10 <main+0x18a>
					shotcounter++;			// Increase score
     c02:	89 81       	ldd	r24, Y+1	; 0x01
     c04:	8f 5f       	subi	r24, 0xFF	; 255
     c06:	89 83       	std	Y+1, r24	; 0x01
					Scorecounter = 0;		
     c08:	10 92 59 02 	sts	0x0259, r1
     c0c:	10 92 58 02 	sts	0x0258, r1
				}
				out.id = 2;					// ID for score and Game over
     c10:	f6 01       	movw	r30, r12
     c12:	50 82       	st	Z, r5
				out.length = 2;				
     c14:	f4 01       	movw	r30, r8
     c16:	50 82       	st	Z, r5
				out.data[0] = shotcounter;	// Send new score value
     c18:	89 81       	ldd	r24, Y+1	; 0x01
     c1a:	f5 01       	movw	r30, r10
     c1c:	80 83       	st	Z, r24
				//out.data[1] = 0;
				CAN_send(&out);				// Send to node 1
     c1e:	c6 01       	movw	r24, r12
     c20:	f3 da       	rcall	.-2586   	; 0x208 <CAN_send>
     c22:	ff ef       	ldi	r31, 0xFF	; 255
     c24:	21 ee       	ldi	r18, 0xE1	; 225
     c26:	34 e0       	ldi	r19, 0x04	; 4
     c28:	f1 50       	subi	r31, 0x01	; 1
     c2a:	20 40       	sbci	r18, 0x00	; 0
     c2c:	30 40       	sbci	r19, 0x00	; 0
     c2e:	e1 f7       	brne	.-8      	; 0xc28 <main+0x1a2>
     c30:	00 c0       	rjmp	.+0      	; 0xc32 <main+0x1ac>
     c32:	00 00       	nop
				_delay_ms(100);				// Wait a bit
				CANcounter = 0;				// Reset counter
     c34:	10 92 5b 02 	sts	0x025B, r1
     c38:	10 92 5a 02 	sts	0x025A, r1
     c3c:	8f e3       	ldi	r24, 0x3F	; 63
     c3e:	9c e9       	ldi	r25, 0x9C	; 156
     c40:	01 97       	sbiw	r24, 0x01	; 1
     c42:	f1 f7       	brne	.-4      	; 0xc40 <main+0x1ba>
     c44:	00 c0       	rjmp	.+0      	; 0xc46 <main+0x1c0>
     c46:	00 00       	nop
     c48:	57 cf       	rjmp	.-338    	; 0xaf8 <main+0x72>

00000c4a <__vector_default>:
		_delay_ms(10);
		}
	}
}

     c4a:	1f 92       	push	r1
     c4c:	0f 92       	push	r0
     c4e:	0f b6       	in	r0, 0x3f	; 63
     c50:	0f 92       	push	r0
     c52:	11 24       	eor	r1, r1
     c54:	0f 90       	pop	r0
     c56:	0f be       	out	0x3f, r0	; 63
     c58:	0f 90       	pop	r0
     c5a:	1f 90       	pop	r1
     c5c:	18 95       	reti

00000c5e <pwm_init>:


	//Clear OC1A (channel A) on compare match, use fast PWM, ICR1 used as TOP, prescaler (clk/64)
	//Mode 14 ref arduino s.145
 void pwm_init(){
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     c5e:	e0 e9       	ldi	r30, 0x90	; 144
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	82 68       	ori	r24, 0x82	; 130
     c66:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     c68:	80 81       	ld	r24, Z
     c6a:	8e 7f       	andi	r24, 0xFE	; 254
     c6c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     c6e:	e1 e9       	ldi	r30, 0x91	; 145
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	80 81       	ld	r24, Z
     c74:	8b 61       	ori	r24, 0x1B	; 27
     c76:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     c78:	80 81       	ld	r24, Z
     c7a:	8b 7f       	andi	r24, 0xFB	; 251
     c7c:	80 83       	st	Z, r24
	//
	ICR3 = 5000;			// TOP value for the timer, 20 ms
     c7e:	88 e8       	ldi	r24, 0x88	; 136
     c80:	93 e1       	ldi	r25, 0x13	; 19
     c82:	90 93 97 00 	sts	0x0097, r25
     c86:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);		// Sets the PORT 3 as OC3A PWM output port
     c8a:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;			// Compare value for timer, 1-2 ms
     c8c:	87 e7       	ldi	r24, 0x77	; 119
     c8e:	91 e0       	ldi	r25, 0x01	; 1
     c90:	90 93 99 00 	sts	0x0099, r25
     c94:	80 93 98 00 	sts	0x0098, r24
	
		input_joystick_start  = 0; // this sets input_joystick_start to 0
     c98:	10 92 93 02 	sts	0x0293, r1
     c9c:	10 92 92 02 	sts	0x0292, r1
		input_joystick_end    = 200;
     ca0:	88 ec       	ldi	r24, 0xC8	; 200
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	90 93 8f 02 	sts	0x028F, r25
     ca8:	80 93 8e 02 	sts	0x028E, r24
		input_slider_start    = 0;
     cac:	10 92 8d 02 	sts	0x028D, r1
		input_slider_end      = 200;
     cb0:	48 ec       	ldi	r20, 0xC8	; 200
     cb2:	40 93 90 02 	sts	0x0290, r20
		output_start          = 250;
     cb6:	8a ef       	ldi	r24, 0xFA	; 250
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	90 93 98 02 	sts	0x0298, r25
     cbe:	80 93 97 02 	sts	0x0297, r24
		output_end            = 500;
     cc2:	24 ef       	ldi	r18, 0xF4	; 244
     cc4:	31 e0       	ldi	r19, 0x01	; 1
     cc6:	30 93 9c 02 	sts	0x029C, r19
     cca:	20 93 9b 02 	sts	0x029B, r18
		input_joystick_range  = input_joystick_end - input_joystick_start;
     cce:	40 93 91 02 	sts	0x0291, r20
		input_slider_range    = input_slider_end - input_slider_start;
     cd2:	40 93 96 02 	sts	0x0296, r20
		output_range          = output_end - output_start;
     cd6:	90 93 9a 02 	sts	0x029A, r25
     cda:	80 93 99 02 	sts	0x0299, r24
     cde:	08 95       	ret

00000ce0 <pwm_set_angle>:



uint8_t pwm_set_angle(uint8_t angle, uint8_t mode){
	//printf("Angle: %i\n", angle);
	switch(mode)
     ce0:	61 30       	cpi	r22, 0x01	; 1
     ce2:	19 f0       	breq	.+6      	; 0xcea <pwm_set_angle+0xa>
     ce4:	62 30       	cpi	r22, 0x02	; 2
     ce6:	81 f1       	breq	.+96     	; 0xd48 <pwm_set_angle+0x68>
     ce8:	56 c0       	rjmp	.+172    	; 0xd96 <pwm_set_angle+0xb6>
	{
		case 1: //Using joystick
		{
			if(angle >= input_joystick_start && angle <= input_joystick_end){
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	20 91 92 02 	lds	r18, 0x0292
     cf0:	30 91 93 02 	lds	r19, 0x0293
     cf4:	82 17       	cp	r24, r18
     cf6:	93 07       	cpc	r25, r19
     cf8:	0c f4       	brge	.+2      	; 0xcfc <pwm_set_angle+0x1c>
     cfa:	4f c0       	rjmp	.+158    	; 0xd9a <pwm_set_angle+0xba>
     cfc:	40 91 8e 02 	lds	r20, 0x028E
     d00:	50 91 8f 02 	lds	r21, 0x028F
     d04:	48 17       	cp	r20, r24
     d06:	59 07       	cpc	r21, r25
     d08:	0c f4       	brge	.+2      	; 0xd0c <pwm_set_angle+0x2c>
     d0a:	49 c0       	rjmp	.+146    	; 0xd9e <pwm_set_angle+0xbe>
				OCR3A = (angle-input_joystick_start)*output_range / input_joystick_range + output_start;
     d0c:	ac 01       	movw	r20, r24
     d0e:	42 1b       	sub	r20, r18
     d10:	53 0b       	sbc	r21, r19
     d12:	20 91 99 02 	lds	r18, 0x0299
     d16:	30 91 9a 02 	lds	r19, 0x029A
     d1a:	42 9f       	mul	r20, r18
     d1c:	c0 01       	movw	r24, r0
     d1e:	43 9f       	mul	r20, r19
     d20:	90 0d       	add	r25, r0
     d22:	52 9f       	mul	r21, r18
     d24:	90 0d       	add	r25, r0
     d26:	11 24       	eor	r1, r1
     d28:	60 91 91 02 	lds	r22, 0x0291
     d2c:	70 e0       	ldi	r23, 0x00	; 0
     d2e:	48 d3       	rcall	.+1680   	; 0x13c0 <__udivmodhi4>
     d30:	80 91 97 02 	lds	r24, 0x0297
     d34:	90 91 98 02 	lds	r25, 0x0298
     d38:	68 0f       	add	r22, r24
     d3a:	79 1f       	adc	r23, r25
     d3c:	70 93 99 00 	sts	0x0099, r23
     d40:	60 93 98 00 	sts	0x0098, r22
				return 0;
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	08 95       	ret
			break;
		}
		
		case 2: //Using slider
		{
			if(angle >= input_slider_start && angle <= input_slider_end){
     d48:	90 91 8d 02 	lds	r25, 0x028D
     d4c:	89 17       	cp	r24, r25
     d4e:	48 f1       	brcs	.+82     	; 0xda2 <pwm_set_angle+0xc2>
     d50:	20 91 90 02 	lds	r18, 0x0290
     d54:	28 17       	cp	r18, r24
     d56:	38 f1       	brcs	.+78     	; 0xda6 <pwm_set_angle+0xc6>
				OCR3A = (angle-input_slider_start)*output_range / input_slider_range + output_start;
     d58:	48 2f       	mov	r20, r24
     d5a:	50 e0       	ldi	r21, 0x00	; 0
     d5c:	49 1b       	sub	r20, r25
     d5e:	51 09       	sbc	r21, r1
     d60:	20 91 99 02 	lds	r18, 0x0299
     d64:	30 91 9a 02 	lds	r19, 0x029A
     d68:	42 9f       	mul	r20, r18
     d6a:	c0 01       	movw	r24, r0
     d6c:	43 9f       	mul	r20, r19
     d6e:	90 0d       	add	r25, r0
     d70:	52 9f       	mul	r21, r18
     d72:	90 0d       	add	r25, r0
     d74:	11 24       	eor	r1, r1
     d76:	60 91 96 02 	lds	r22, 0x0296
     d7a:	70 e0       	ldi	r23, 0x00	; 0
     d7c:	21 d3       	rcall	.+1602   	; 0x13c0 <__udivmodhi4>
     d7e:	80 91 97 02 	lds	r24, 0x0297
     d82:	90 91 98 02 	lds	r25, 0x0298
     d86:	68 0f       	add	r22, r24
     d88:	79 1f       	adc	r23, r25
     d8a:	70 93 99 00 	sts	0x0099, r23
     d8e:	60 93 98 00 	sts	0x0098, r22
				return 0;
     d92:	80 e0       	ldi	r24, 0x00	; 0
     d94:	08 95       	ret
			}
			break;
		}
	}
	
	return 1;
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	08 95       	ret
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	08 95       	ret
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	08 95       	ret
     da2:	81 e0       	ldi	r24, 0x01	; 1
     da4:	08 95       	ret
     da6:	81 e0       	ldi	r24, 0x01	; 1
     da8:	08 95       	ret

00000daa <sol_init>:
#define SOLONOIDE PG5 //Port G nr 5

void sol_init()
{
	//using PA1 as solonoide
	set_bit(DDRG, SOLONOIDE);
     daa:	9d 9a       	sbi	0x13, 5	; 19
     dac:	08 95       	ret

00000dae <sol_shot>:
	//clear_bit(DDRE, SOLONOIDE);
}

void sol_shot(int fire)
{
	if (fire){
     dae:	89 2b       	or	r24, r25
     db0:	11 f0       	breq	.+4      	; 0xdb6 <sol_shot+0x8>
		set_bit(PORTG, SOLONOIDE);
     db2:	a5 9a       	sbi	0x14, 5	; 20
     db4:	08 95       	ret
		//_delay_ms(200);
	}
	else{
		clear_bit(PORTG, SOLONOIDE);
     db6:	a5 98       	cbi	0x14, 5	; 20
     db8:	08 95       	ret

00000dba <SPI_MasterInit>:


void SPI_MasterInit(void)
{

	DDRB    |=  (1<<DDB1)   // Slave Clock Input as output
     dba:	84 b1       	in	r24, 0x04	; 4
     dbc:	87 68       	ori	r24, 0x87	; 135
     dbe:	84 b9       	out	0x04, r24	; 4
			|   (1<<DDB2)   // Master Output/Slave Input as output
			|   (1<<DDB0)  // Slave Select as output
			|   (1<<DDB7);  // Chip Select as output
	DDRB    &= ~(1<<DDB3);  // Master Input/Slave Output as input
     dc0:	23 98       	cbi	0x04, 3	; 4

	//SPI Control Register
	SPCR    |=  (1<<SPE)    // SPI Enable
     dc2:	8c b5       	in	r24, 0x2c	; 44
     dc4:	81 65       	ori	r24, 0x51	; 81
     dc6:	8c bd       	out	0x2c, r24	; 44
     dc8:	08 95       	ret

00000dca <SPI_tranciever>:
unsigned char SPI_tranciever(unsigned char data)
{

	/* Start transmission */

	SPDR = data;
     dca:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while (!(SPSR & (1<<SPIF)));
     dcc:	0d b4       	in	r0, 0x2d	; 45
     dce:	07 fe       	sbrs	r0, 7
     dd0:	fd cf       	rjmp	.-6      	; 0xdcc <SPI_tranciever+0x2>
	//Return received data
	return SPDR;
     dd2:	8e b5       	in	r24, 0x2e	; 46
}
     dd4:	08 95       	ret

00000dd6 <spi_chipselect>:


void spi_chipselect(unsigned char enable){
	enable
	? (PORTB &= ~(1<<PB7))
	: (PORTB |= (1<<PB7));
     dd6:	88 23       	and	r24, r24
     dd8:	11 f0       	breq	.+4      	; 0xdde <spi_chipselect+0x8>
}


void spi_chipselect(unsigned char enable){
	enable
	? (PORTB &= ~(1<<PB7))
     dda:	2f 98       	cbi	0x05, 7	; 5
     ddc:	08 95       	ret
	: (PORTB |= (1<<PB7));
     dde:	2f 9a       	sbi	0x05, 7	; 5
     de0:	08 95       	ret

00000de2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     de2:	8c e0       	ldi	r24, 0x0C	; 12
     de4:	80 93 b8 00 	sts	0x00B8, r24
     de8:	8f ef       	ldi	r24, 0xFF	; 255
     dea:	80 93 bb 00 	sts	0x00BB, r24
     dee:	84 e0       	ldi	r24, 0x04	; 4
     df0:	80 93 bc 00 	sts	0x00BC, r24
     df4:	08 95       	ret

00000df6 <TWI_Start_Transceiver_With_Data>:
     df6:	ec eb       	ldi	r30, 0xBC	; 188
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	20 81       	ld	r18, Z
     dfc:	20 fd       	sbrc	r18, 0
     dfe:	fd cf       	rjmp	.-6      	; 0xdfa <TWI_Start_Transceiver_With_Data+0x4>
     e00:	60 93 62 02 	sts	0x0262, r22
     e04:	fc 01       	movw	r30, r24
     e06:	20 81       	ld	r18, Z
     e08:	20 93 63 02 	sts	0x0263, r18
     e0c:	20 fd       	sbrc	r18, 0
     e0e:	0c c0       	rjmp	.+24     	; 0xe28 <TWI_Start_Transceiver_With_Data+0x32>
     e10:	62 30       	cpi	r22, 0x02	; 2
     e12:	50 f0       	brcs	.+20     	; 0xe28 <TWI_Start_Transceiver_With_Data+0x32>
     e14:	dc 01       	movw	r26, r24
     e16:	11 96       	adiw	r26, 0x01	; 1
     e18:	e4 e6       	ldi	r30, 0x64	; 100
     e1a:	f2 e0       	ldi	r31, 0x02	; 2
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	9d 91       	ld	r25, X+
     e20:	91 93       	st	Z+, r25
     e22:	8f 5f       	subi	r24, 0xFF	; 255
     e24:	86 13       	cpse	r24, r22
     e26:	fb cf       	rjmp	.-10     	; 0xe1e <TWI_Start_Transceiver_With_Data+0x28>
     e28:	10 92 61 02 	sts	0x0261, r1
     e2c:	88 ef       	ldi	r24, 0xF8	; 248
     e2e:	80 93 0c 02 	sts	0x020C, r24
     e32:	85 ea       	ldi	r24, 0xA5	; 165
     e34:	80 93 bc 00 	sts	0x00BC, r24
     e38:	08 95       	ret

00000e3a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e3a:	1f 92       	push	r1
     e3c:	0f 92       	push	r0
     e3e:	0f b6       	in	r0, 0x3f	; 63
     e40:	0f 92       	push	r0
     e42:	11 24       	eor	r1, r1
     e44:	0b b6       	in	r0, 0x3b	; 59
     e46:	0f 92       	push	r0
     e48:	2f 93       	push	r18
     e4a:	3f 93       	push	r19
     e4c:	8f 93       	push	r24
     e4e:	9f 93       	push	r25
     e50:	af 93       	push	r26
     e52:	bf 93       	push	r27
     e54:	ef 93       	push	r30
     e56:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e58:	80 91 b9 00 	lds	r24, 0x00B9
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	fc 01       	movw	r30, r24
     e60:	38 97       	sbiw	r30, 0x08	; 8
     e62:	e1 35       	cpi	r30, 0x51	; 81
     e64:	f1 05       	cpc	r31, r1
     e66:	08 f0       	brcs	.+2      	; 0xe6a <__vector_39+0x30>
     e68:	55 c0       	rjmp	.+170    	; 0xf14 <__vector_39+0xda>
     e6a:	ee 58       	subi	r30, 0x8E	; 142
     e6c:	ff 4f       	sbci	r31, 0xFF	; 255
     e6e:	bc c2       	rjmp	.+1400   	; 0x13e8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e70:	10 92 60 02 	sts	0x0260, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e74:	e0 91 60 02 	lds	r30, 0x0260
     e78:	80 91 62 02 	lds	r24, 0x0262
     e7c:	e8 17       	cp	r30, r24
     e7e:	70 f4       	brcc	.+28     	; 0xe9c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	8e 0f       	add	r24, r30
     e84:	80 93 60 02 	sts	0x0260, r24
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	ed 59       	subi	r30, 0x9D	; 157
     e8c:	fd 4f       	sbci	r31, 0xFD	; 253
     e8e:	80 81       	ld	r24, Z
     e90:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e94:	85 e8       	ldi	r24, 0x85	; 133
     e96:	80 93 bc 00 	sts	0x00BC, r24
     e9a:	43 c0       	rjmp	.+134    	; 0xf22 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e9c:	80 91 61 02 	lds	r24, 0x0261
     ea0:	81 60       	ori	r24, 0x01	; 1
     ea2:	80 93 61 02 	sts	0x0261, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ea6:	84 e9       	ldi	r24, 0x94	; 148
     ea8:	80 93 bc 00 	sts	0x00BC, r24
     eac:	3a c0       	rjmp	.+116    	; 0xf22 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     eae:	e0 91 60 02 	lds	r30, 0x0260
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	8e 0f       	add	r24, r30
     eb6:	80 93 60 02 	sts	0x0260, r24
     eba:	80 91 bb 00 	lds	r24, 0x00BB
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	ed 59       	subi	r30, 0x9D	; 157
     ec2:	fd 4f       	sbci	r31, 0xFD	; 253
     ec4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ec6:	20 91 60 02 	lds	r18, 0x0260
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	80 91 62 02 	lds	r24, 0x0262
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	01 97       	sbiw	r24, 0x01	; 1
     ed4:	28 17       	cp	r18, r24
     ed6:	39 07       	cpc	r19, r25
     ed8:	24 f4       	brge	.+8      	; 0xee2 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eda:	85 ec       	ldi	r24, 0xC5	; 197
     edc:	80 93 bc 00 	sts	0x00BC, r24
     ee0:	20 c0       	rjmp	.+64     	; 0xf22 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ee2:	85 e8       	ldi	r24, 0x85	; 133
     ee4:	80 93 bc 00 	sts	0x00BC, r24
     ee8:	1c c0       	rjmp	.+56     	; 0xf22 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     eea:	80 91 bb 00 	lds	r24, 0x00BB
     eee:	e0 91 60 02 	lds	r30, 0x0260
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	ed 59       	subi	r30, 0x9D	; 157
     ef6:	fd 4f       	sbci	r31, 0xFD	; 253
     ef8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     efa:	80 91 61 02 	lds	r24, 0x0261
     efe:	81 60       	ori	r24, 0x01	; 1
     f00:	80 93 61 02 	sts	0x0261, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f04:	84 e9       	ldi	r24, 0x94	; 148
     f06:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f0a:	0b c0       	rjmp	.+22     	; 0xf22 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f0c:	85 ea       	ldi	r24, 0xA5	; 165
     f0e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f12:	07 c0       	rjmp	.+14     	; 0xf22 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f14:	80 91 b9 00 	lds	r24, 0x00B9
     f18:	80 93 0c 02 	sts	0x020C, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f1c:	84 e0       	ldi	r24, 0x04	; 4
     f1e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f22:	ff 91       	pop	r31
     f24:	ef 91       	pop	r30
     f26:	bf 91       	pop	r27
     f28:	af 91       	pop	r26
     f2a:	9f 91       	pop	r25
     f2c:	8f 91       	pop	r24
     f2e:	3f 91       	pop	r19
     f30:	2f 91       	pop	r18
     f32:	0f 90       	pop	r0
     f34:	0b be       	out	0x3b, r0	; 59
     f36:	0f 90       	pop	r0
     f38:	0f be       	out	0x3f, r0	; 63
     f3a:	0f 90       	pop	r0
     f3c:	1f 90       	pop	r1
     f3e:	18 95       	reti

00000f40 <USART_Receive>:
}

unsigned char USART_Receive(void)
	{
	//Wait for data to be received
	while ( !(UCSR0A & (1<<RXC0)) );
     f40:	e0 ec       	ldi	r30, 0xC0	; 192
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	88 23       	and	r24, r24
     f48:	ec f7       	brge	.-6      	; 0xf44 <USART_Receive+0x4>
	
	//Get and return received data from buffer
	return UDR0;
     f4a:	80 91 c6 00 	lds	r24, 0x00C6
	}
     f4e:	08 95       	ret

00000f50 <USART_Transmit>:

void USART_Transmit( unsigned char data )
	{
	//Wait for empty transmit buffer
	while ( !( UCSR0A & (1<<UDRE0)) );
     f50:	e0 ec       	ldi	r30, 0xC0	; 192
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	90 81       	ld	r25, Z
     f56:	95 ff       	sbrs	r25, 5
     f58:	fd cf       	rjmp	.-6      	; 0xf54 <USART_Transmit+0x4>
	
	//Put data into buffer, sends the data
	UDR0 = data;
     f5a:	80 93 c6 00 	sts	0x00C6, r24
     f5e:	08 95       	ret

00000f60 <UartInit>:

#define BAUD 9600
#define MYUBRR FOSC/16/BAUD-1

void UartInit(void){
	UBRR0L = (uint8_t)(MYUBRR);
     f60:	87 e6       	ldi	r24, 0x67	; 103
     f62:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (uint8_t)((MYUBRR) >> 8);
     f66:	10 92 c5 00 	sts	0x00C5, r1

	// USART Control and Status
	UCSR0B  |=  (1<<RXEN0)      // receive enable
     f6a:	e1 ec       	ldi	r30, 0xC1	; 193
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	88 61       	ori	r24, 0x18	; 24
     f72:	80 83       	st	Z, r24
			|   (1<<TXEN0);     // transmit enable

	UCSR0C  |=	(1 << USBS1)	// 2 stop bites
     f74:	e2 ec       	ldi	r30, 0xC2	; 194
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	8e 60       	ori	r24, 0x0E	; 14
     f7c:	80 83       	st	Z, r24
			|	(3<<UCSZ00);    // char size to 8
	
	fdevopen(&USART_Transmit, &USART_Receive);
     f7e:	60 ea       	ldi	r22, 0xA0	; 160
     f80:	77 e0       	ldi	r23, 0x07	; 7
     f82:	88 ea       	ldi	r24, 0xA8	; 168
     f84:	97 e0       	ldi	r25, 0x07	; 7
     f86:	5d c3       	rjmp	.+1722   	; 0x1642 <fdevopen>
     f88:	08 95       	ret

00000f8a <__subsf3>:
     f8a:	50 58       	subi	r21, 0x80	; 128

00000f8c <__addsf3>:
     f8c:	bb 27       	eor	r27, r27
     f8e:	aa 27       	eor	r26, r26
     f90:	0e d0       	rcall	.+28     	; 0xfae <__addsf3x>
     f92:	75 c1       	rjmp	.+746    	; 0x127e <__fp_round>
     f94:	66 d1       	rcall	.+716    	; 0x1262 <__fp_pscA>
     f96:	30 f0       	brcs	.+12     	; 0xfa4 <__addsf3+0x18>
     f98:	6b d1       	rcall	.+726    	; 0x1270 <__fp_pscB>
     f9a:	20 f0       	brcs	.+8      	; 0xfa4 <__addsf3+0x18>
     f9c:	31 f4       	brne	.+12     	; 0xfaa <__addsf3+0x1e>
     f9e:	9f 3f       	cpi	r25, 0xFF	; 255
     fa0:	11 f4       	brne	.+4      	; 0xfa6 <__addsf3+0x1a>
     fa2:	1e f4       	brtc	.+6      	; 0xfaa <__addsf3+0x1e>
     fa4:	5b c1       	rjmp	.+694    	; 0x125c <__fp_nan>
     fa6:	0e f4       	brtc	.+2      	; 0xfaa <__addsf3+0x1e>
     fa8:	e0 95       	com	r30
     faa:	e7 fb       	bst	r30, 7
     fac:	51 c1       	rjmp	.+674    	; 0x1250 <__fp_inf>

00000fae <__addsf3x>:
     fae:	e9 2f       	mov	r30, r25
     fb0:	77 d1       	rcall	.+750    	; 0x12a0 <__fp_split3>
     fb2:	80 f3       	brcs	.-32     	; 0xf94 <__addsf3+0x8>
     fb4:	ba 17       	cp	r27, r26
     fb6:	62 07       	cpc	r22, r18
     fb8:	73 07       	cpc	r23, r19
     fba:	84 07       	cpc	r24, r20
     fbc:	95 07       	cpc	r25, r21
     fbe:	18 f0       	brcs	.+6      	; 0xfc6 <__addsf3x+0x18>
     fc0:	71 f4       	brne	.+28     	; 0xfde <__addsf3x+0x30>
     fc2:	9e f5       	brtc	.+102    	; 0x102a <__addsf3x+0x7c>
     fc4:	8f c1       	rjmp	.+798    	; 0x12e4 <__fp_zero>
     fc6:	0e f4       	brtc	.+2      	; 0xfca <__addsf3x+0x1c>
     fc8:	e0 95       	com	r30
     fca:	0b 2e       	mov	r0, r27
     fcc:	ba 2f       	mov	r27, r26
     fce:	a0 2d       	mov	r26, r0
     fd0:	0b 01       	movw	r0, r22
     fd2:	b9 01       	movw	r22, r18
     fd4:	90 01       	movw	r18, r0
     fd6:	0c 01       	movw	r0, r24
     fd8:	ca 01       	movw	r24, r20
     fda:	a0 01       	movw	r20, r0
     fdc:	11 24       	eor	r1, r1
     fde:	ff 27       	eor	r31, r31
     fe0:	59 1b       	sub	r21, r25
     fe2:	99 f0       	breq	.+38     	; 0x100a <__addsf3x+0x5c>
     fe4:	59 3f       	cpi	r21, 0xF9	; 249
     fe6:	50 f4       	brcc	.+20     	; 0xffc <__addsf3x+0x4e>
     fe8:	50 3e       	cpi	r21, 0xE0	; 224
     fea:	68 f1       	brcs	.+90     	; 0x1046 <__addsf3x+0x98>
     fec:	1a 16       	cp	r1, r26
     fee:	f0 40       	sbci	r31, 0x00	; 0
     ff0:	a2 2f       	mov	r26, r18
     ff2:	23 2f       	mov	r18, r19
     ff4:	34 2f       	mov	r19, r20
     ff6:	44 27       	eor	r20, r20
     ff8:	58 5f       	subi	r21, 0xF8	; 248
     ffa:	f3 cf       	rjmp	.-26     	; 0xfe2 <__addsf3x+0x34>
     ffc:	46 95       	lsr	r20
     ffe:	37 95       	ror	r19
    1000:	27 95       	ror	r18
    1002:	a7 95       	ror	r26
    1004:	f0 40       	sbci	r31, 0x00	; 0
    1006:	53 95       	inc	r21
    1008:	c9 f7       	brne	.-14     	; 0xffc <__addsf3x+0x4e>
    100a:	7e f4       	brtc	.+30     	; 0x102a <__addsf3x+0x7c>
    100c:	1f 16       	cp	r1, r31
    100e:	ba 0b       	sbc	r27, r26
    1010:	62 0b       	sbc	r22, r18
    1012:	73 0b       	sbc	r23, r19
    1014:	84 0b       	sbc	r24, r20
    1016:	ba f0       	brmi	.+46     	; 0x1046 <__addsf3x+0x98>
    1018:	91 50       	subi	r25, 0x01	; 1
    101a:	a1 f0       	breq	.+40     	; 0x1044 <__addsf3x+0x96>
    101c:	ff 0f       	add	r31, r31
    101e:	bb 1f       	adc	r27, r27
    1020:	66 1f       	adc	r22, r22
    1022:	77 1f       	adc	r23, r23
    1024:	88 1f       	adc	r24, r24
    1026:	c2 f7       	brpl	.-16     	; 0x1018 <__addsf3x+0x6a>
    1028:	0e c0       	rjmp	.+28     	; 0x1046 <__addsf3x+0x98>
    102a:	ba 0f       	add	r27, r26
    102c:	62 1f       	adc	r22, r18
    102e:	73 1f       	adc	r23, r19
    1030:	84 1f       	adc	r24, r20
    1032:	48 f4       	brcc	.+18     	; 0x1046 <__addsf3x+0x98>
    1034:	87 95       	ror	r24
    1036:	77 95       	ror	r23
    1038:	67 95       	ror	r22
    103a:	b7 95       	ror	r27
    103c:	f7 95       	ror	r31
    103e:	9e 3f       	cpi	r25, 0xFE	; 254
    1040:	08 f0       	brcs	.+2      	; 0x1044 <__addsf3x+0x96>
    1042:	b3 cf       	rjmp	.-154    	; 0xfaa <__addsf3+0x1e>
    1044:	93 95       	inc	r25
    1046:	88 0f       	add	r24, r24
    1048:	08 f0       	brcs	.+2      	; 0x104c <__addsf3x+0x9e>
    104a:	99 27       	eor	r25, r25
    104c:	ee 0f       	add	r30, r30
    104e:	97 95       	ror	r25
    1050:	87 95       	ror	r24
    1052:	08 95       	ret

00001054 <__cmpsf2>:
    1054:	d9 d0       	rcall	.+434    	; 0x1208 <__fp_cmp>
    1056:	08 f4       	brcc	.+2      	; 0x105a <__cmpsf2+0x6>
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	08 95       	ret

0000105c <__divsf3>:
    105c:	0c d0       	rcall	.+24     	; 0x1076 <__divsf3x>
    105e:	0f c1       	rjmp	.+542    	; 0x127e <__fp_round>
    1060:	07 d1       	rcall	.+526    	; 0x1270 <__fp_pscB>
    1062:	40 f0       	brcs	.+16     	; 0x1074 <__divsf3+0x18>
    1064:	fe d0       	rcall	.+508    	; 0x1262 <__fp_pscA>
    1066:	30 f0       	brcs	.+12     	; 0x1074 <__divsf3+0x18>
    1068:	21 f4       	brne	.+8      	; 0x1072 <__divsf3+0x16>
    106a:	5f 3f       	cpi	r21, 0xFF	; 255
    106c:	19 f0       	breq	.+6      	; 0x1074 <__divsf3+0x18>
    106e:	f0 c0       	rjmp	.+480    	; 0x1250 <__fp_inf>
    1070:	51 11       	cpse	r21, r1
    1072:	39 c1       	rjmp	.+626    	; 0x12e6 <__fp_szero>
    1074:	f3 c0       	rjmp	.+486    	; 0x125c <__fp_nan>

00001076 <__divsf3x>:
    1076:	14 d1       	rcall	.+552    	; 0x12a0 <__fp_split3>
    1078:	98 f3       	brcs	.-26     	; 0x1060 <__divsf3+0x4>

0000107a <__divsf3_pse>:
    107a:	99 23       	and	r25, r25
    107c:	c9 f3       	breq	.-14     	; 0x1070 <__divsf3+0x14>
    107e:	55 23       	and	r21, r21
    1080:	b1 f3       	breq	.-20     	; 0x106e <__divsf3+0x12>
    1082:	95 1b       	sub	r25, r21
    1084:	55 0b       	sbc	r21, r21
    1086:	bb 27       	eor	r27, r27
    1088:	aa 27       	eor	r26, r26
    108a:	62 17       	cp	r22, r18
    108c:	73 07       	cpc	r23, r19
    108e:	84 07       	cpc	r24, r20
    1090:	38 f0       	brcs	.+14     	; 0x10a0 <__divsf3_pse+0x26>
    1092:	9f 5f       	subi	r25, 0xFF	; 255
    1094:	5f 4f       	sbci	r21, 0xFF	; 255
    1096:	22 0f       	add	r18, r18
    1098:	33 1f       	adc	r19, r19
    109a:	44 1f       	adc	r20, r20
    109c:	aa 1f       	adc	r26, r26
    109e:	a9 f3       	breq	.-22     	; 0x108a <__divsf3_pse+0x10>
    10a0:	33 d0       	rcall	.+102    	; 0x1108 <__divsf3_pse+0x8e>
    10a2:	0e 2e       	mov	r0, r30
    10a4:	3a f0       	brmi	.+14     	; 0x10b4 <__divsf3_pse+0x3a>
    10a6:	e0 e8       	ldi	r30, 0x80	; 128
    10a8:	30 d0       	rcall	.+96     	; 0x110a <__divsf3_pse+0x90>
    10aa:	91 50       	subi	r25, 0x01	; 1
    10ac:	50 40       	sbci	r21, 0x00	; 0
    10ae:	e6 95       	lsr	r30
    10b0:	00 1c       	adc	r0, r0
    10b2:	ca f7       	brpl	.-14     	; 0x10a6 <__divsf3_pse+0x2c>
    10b4:	29 d0       	rcall	.+82     	; 0x1108 <__divsf3_pse+0x8e>
    10b6:	fe 2f       	mov	r31, r30
    10b8:	27 d0       	rcall	.+78     	; 0x1108 <__divsf3_pse+0x8e>
    10ba:	66 0f       	add	r22, r22
    10bc:	77 1f       	adc	r23, r23
    10be:	88 1f       	adc	r24, r24
    10c0:	bb 1f       	adc	r27, r27
    10c2:	26 17       	cp	r18, r22
    10c4:	37 07       	cpc	r19, r23
    10c6:	48 07       	cpc	r20, r24
    10c8:	ab 07       	cpc	r26, r27
    10ca:	b0 e8       	ldi	r27, 0x80	; 128
    10cc:	09 f0       	breq	.+2      	; 0x10d0 <__divsf3_pse+0x56>
    10ce:	bb 0b       	sbc	r27, r27
    10d0:	80 2d       	mov	r24, r0
    10d2:	bf 01       	movw	r22, r30
    10d4:	ff 27       	eor	r31, r31
    10d6:	93 58       	subi	r25, 0x83	; 131
    10d8:	5f 4f       	sbci	r21, 0xFF	; 255
    10da:	2a f0       	brmi	.+10     	; 0x10e6 <__divsf3_pse+0x6c>
    10dc:	9e 3f       	cpi	r25, 0xFE	; 254
    10de:	51 05       	cpc	r21, r1
    10e0:	68 f0       	brcs	.+26     	; 0x10fc <__divsf3_pse+0x82>
    10e2:	b6 c0       	rjmp	.+364    	; 0x1250 <__fp_inf>
    10e4:	00 c1       	rjmp	.+512    	; 0x12e6 <__fp_szero>
    10e6:	5f 3f       	cpi	r21, 0xFF	; 255
    10e8:	ec f3       	brlt	.-6      	; 0x10e4 <__divsf3_pse+0x6a>
    10ea:	98 3e       	cpi	r25, 0xE8	; 232
    10ec:	dc f3       	brlt	.-10     	; 0x10e4 <__divsf3_pse+0x6a>
    10ee:	86 95       	lsr	r24
    10f0:	77 95       	ror	r23
    10f2:	67 95       	ror	r22
    10f4:	b7 95       	ror	r27
    10f6:	f7 95       	ror	r31
    10f8:	9f 5f       	subi	r25, 0xFF	; 255
    10fa:	c9 f7       	brne	.-14     	; 0x10ee <__divsf3_pse+0x74>
    10fc:	88 0f       	add	r24, r24
    10fe:	91 1d       	adc	r25, r1
    1100:	96 95       	lsr	r25
    1102:	87 95       	ror	r24
    1104:	97 f9       	bld	r25, 7
    1106:	08 95       	ret
    1108:	e1 e0       	ldi	r30, 0x01	; 1
    110a:	66 0f       	add	r22, r22
    110c:	77 1f       	adc	r23, r23
    110e:	88 1f       	adc	r24, r24
    1110:	bb 1f       	adc	r27, r27
    1112:	62 17       	cp	r22, r18
    1114:	73 07       	cpc	r23, r19
    1116:	84 07       	cpc	r24, r20
    1118:	ba 07       	cpc	r27, r26
    111a:	20 f0       	brcs	.+8      	; 0x1124 <__divsf3_pse+0xaa>
    111c:	62 1b       	sub	r22, r18
    111e:	73 0b       	sbc	r23, r19
    1120:	84 0b       	sbc	r24, r20
    1122:	ba 0b       	sbc	r27, r26
    1124:	ee 1f       	adc	r30, r30
    1126:	88 f7       	brcc	.-30     	; 0x110a <__divsf3_pse+0x90>
    1128:	e0 95       	com	r30
    112a:	08 95       	ret

0000112c <__fixsfsi>:
    112c:	04 d0       	rcall	.+8      	; 0x1136 <__fixunssfsi>
    112e:	68 94       	set
    1130:	b1 11       	cpse	r27, r1
    1132:	d9 c0       	rjmp	.+434    	; 0x12e6 <__fp_szero>
    1134:	08 95       	ret

00001136 <__fixunssfsi>:
    1136:	bc d0       	rcall	.+376    	; 0x12b0 <__fp_splitA>
    1138:	88 f0       	brcs	.+34     	; 0x115c <__fixunssfsi+0x26>
    113a:	9f 57       	subi	r25, 0x7F	; 127
    113c:	90 f0       	brcs	.+36     	; 0x1162 <__fixunssfsi+0x2c>
    113e:	b9 2f       	mov	r27, r25
    1140:	99 27       	eor	r25, r25
    1142:	b7 51       	subi	r27, 0x17	; 23
    1144:	a0 f0       	brcs	.+40     	; 0x116e <__fixunssfsi+0x38>
    1146:	d1 f0       	breq	.+52     	; 0x117c <__fixunssfsi+0x46>
    1148:	66 0f       	add	r22, r22
    114a:	77 1f       	adc	r23, r23
    114c:	88 1f       	adc	r24, r24
    114e:	99 1f       	adc	r25, r25
    1150:	1a f0       	brmi	.+6      	; 0x1158 <__fixunssfsi+0x22>
    1152:	ba 95       	dec	r27
    1154:	c9 f7       	brne	.-14     	; 0x1148 <__fixunssfsi+0x12>
    1156:	12 c0       	rjmp	.+36     	; 0x117c <__fixunssfsi+0x46>
    1158:	b1 30       	cpi	r27, 0x01	; 1
    115a:	81 f0       	breq	.+32     	; 0x117c <__fixunssfsi+0x46>
    115c:	c3 d0       	rcall	.+390    	; 0x12e4 <__fp_zero>
    115e:	b1 e0       	ldi	r27, 0x01	; 1
    1160:	08 95       	ret
    1162:	c0 c0       	rjmp	.+384    	; 0x12e4 <__fp_zero>
    1164:	67 2f       	mov	r22, r23
    1166:	78 2f       	mov	r23, r24
    1168:	88 27       	eor	r24, r24
    116a:	b8 5f       	subi	r27, 0xF8	; 248
    116c:	39 f0       	breq	.+14     	; 0x117c <__fixunssfsi+0x46>
    116e:	b9 3f       	cpi	r27, 0xF9	; 249
    1170:	cc f3       	brlt	.-14     	; 0x1164 <__fixunssfsi+0x2e>
    1172:	86 95       	lsr	r24
    1174:	77 95       	ror	r23
    1176:	67 95       	ror	r22
    1178:	b3 95       	inc	r27
    117a:	d9 f7       	brne	.-10     	; 0x1172 <__fixunssfsi+0x3c>
    117c:	3e f4       	brtc	.+14     	; 0x118c <__fixunssfsi+0x56>
    117e:	90 95       	com	r25
    1180:	80 95       	com	r24
    1182:	70 95       	com	r23
    1184:	61 95       	neg	r22
    1186:	7f 4f       	sbci	r23, 0xFF	; 255
    1188:	8f 4f       	sbci	r24, 0xFF	; 255
    118a:	9f 4f       	sbci	r25, 0xFF	; 255
    118c:	08 95       	ret

0000118e <__floatunsisf>:
    118e:	e8 94       	clt
    1190:	09 c0       	rjmp	.+18     	; 0x11a4 <__floatsisf+0x12>

00001192 <__floatsisf>:
    1192:	97 fb       	bst	r25, 7
    1194:	3e f4       	brtc	.+14     	; 0x11a4 <__floatsisf+0x12>
    1196:	90 95       	com	r25
    1198:	80 95       	com	r24
    119a:	70 95       	com	r23
    119c:	61 95       	neg	r22
    119e:	7f 4f       	sbci	r23, 0xFF	; 255
    11a0:	8f 4f       	sbci	r24, 0xFF	; 255
    11a2:	9f 4f       	sbci	r25, 0xFF	; 255
    11a4:	99 23       	and	r25, r25
    11a6:	a9 f0       	breq	.+42     	; 0x11d2 <__floatsisf+0x40>
    11a8:	f9 2f       	mov	r31, r25
    11aa:	96 e9       	ldi	r25, 0x96	; 150
    11ac:	bb 27       	eor	r27, r27
    11ae:	93 95       	inc	r25
    11b0:	f6 95       	lsr	r31
    11b2:	87 95       	ror	r24
    11b4:	77 95       	ror	r23
    11b6:	67 95       	ror	r22
    11b8:	b7 95       	ror	r27
    11ba:	f1 11       	cpse	r31, r1
    11bc:	f8 cf       	rjmp	.-16     	; 0x11ae <__floatsisf+0x1c>
    11be:	fa f4       	brpl	.+62     	; 0x11fe <__floatsisf+0x6c>
    11c0:	bb 0f       	add	r27, r27
    11c2:	11 f4       	brne	.+4      	; 0x11c8 <__floatsisf+0x36>
    11c4:	60 ff       	sbrs	r22, 0
    11c6:	1b c0       	rjmp	.+54     	; 0x11fe <__floatsisf+0x6c>
    11c8:	6f 5f       	subi	r22, 0xFF	; 255
    11ca:	7f 4f       	sbci	r23, 0xFF	; 255
    11cc:	8f 4f       	sbci	r24, 0xFF	; 255
    11ce:	9f 4f       	sbci	r25, 0xFF	; 255
    11d0:	16 c0       	rjmp	.+44     	; 0x11fe <__floatsisf+0x6c>
    11d2:	88 23       	and	r24, r24
    11d4:	11 f0       	breq	.+4      	; 0x11da <__floatsisf+0x48>
    11d6:	96 e9       	ldi	r25, 0x96	; 150
    11d8:	11 c0       	rjmp	.+34     	; 0x11fc <__floatsisf+0x6a>
    11da:	77 23       	and	r23, r23
    11dc:	21 f0       	breq	.+8      	; 0x11e6 <__floatsisf+0x54>
    11de:	9e e8       	ldi	r25, 0x8E	; 142
    11e0:	87 2f       	mov	r24, r23
    11e2:	76 2f       	mov	r23, r22
    11e4:	05 c0       	rjmp	.+10     	; 0x11f0 <__floatsisf+0x5e>
    11e6:	66 23       	and	r22, r22
    11e8:	71 f0       	breq	.+28     	; 0x1206 <__floatsisf+0x74>
    11ea:	96 e8       	ldi	r25, 0x86	; 134
    11ec:	86 2f       	mov	r24, r22
    11ee:	70 e0       	ldi	r23, 0x00	; 0
    11f0:	60 e0       	ldi	r22, 0x00	; 0
    11f2:	2a f0       	brmi	.+10     	; 0x11fe <__floatsisf+0x6c>
    11f4:	9a 95       	dec	r25
    11f6:	66 0f       	add	r22, r22
    11f8:	77 1f       	adc	r23, r23
    11fa:	88 1f       	adc	r24, r24
    11fc:	da f7       	brpl	.-10     	; 0x11f4 <__floatsisf+0x62>
    11fe:	88 0f       	add	r24, r24
    1200:	96 95       	lsr	r25
    1202:	87 95       	ror	r24
    1204:	97 f9       	bld	r25, 7
    1206:	08 95       	ret

00001208 <__fp_cmp>:
    1208:	99 0f       	add	r25, r25
    120a:	00 08       	sbc	r0, r0
    120c:	55 0f       	add	r21, r21
    120e:	aa 0b       	sbc	r26, r26
    1210:	e0 e8       	ldi	r30, 0x80	; 128
    1212:	fe ef       	ldi	r31, 0xFE	; 254
    1214:	16 16       	cp	r1, r22
    1216:	17 06       	cpc	r1, r23
    1218:	e8 07       	cpc	r30, r24
    121a:	f9 07       	cpc	r31, r25
    121c:	c0 f0       	brcs	.+48     	; 0x124e <__fp_cmp+0x46>
    121e:	12 16       	cp	r1, r18
    1220:	13 06       	cpc	r1, r19
    1222:	e4 07       	cpc	r30, r20
    1224:	f5 07       	cpc	r31, r21
    1226:	98 f0       	brcs	.+38     	; 0x124e <__fp_cmp+0x46>
    1228:	62 1b       	sub	r22, r18
    122a:	73 0b       	sbc	r23, r19
    122c:	84 0b       	sbc	r24, r20
    122e:	95 0b       	sbc	r25, r21
    1230:	39 f4       	brne	.+14     	; 0x1240 <__fp_cmp+0x38>
    1232:	0a 26       	eor	r0, r26
    1234:	61 f0       	breq	.+24     	; 0x124e <__fp_cmp+0x46>
    1236:	23 2b       	or	r18, r19
    1238:	24 2b       	or	r18, r20
    123a:	25 2b       	or	r18, r21
    123c:	21 f4       	brne	.+8      	; 0x1246 <__fp_cmp+0x3e>
    123e:	08 95       	ret
    1240:	0a 26       	eor	r0, r26
    1242:	09 f4       	brne	.+2      	; 0x1246 <__fp_cmp+0x3e>
    1244:	a1 40       	sbci	r26, 0x01	; 1
    1246:	a6 95       	lsr	r26
    1248:	8f ef       	ldi	r24, 0xFF	; 255
    124a:	81 1d       	adc	r24, r1
    124c:	81 1d       	adc	r24, r1
    124e:	08 95       	ret

00001250 <__fp_inf>:
    1250:	97 f9       	bld	r25, 7
    1252:	9f 67       	ori	r25, 0x7F	; 127
    1254:	80 e8       	ldi	r24, 0x80	; 128
    1256:	70 e0       	ldi	r23, 0x00	; 0
    1258:	60 e0       	ldi	r22, 0x00	; 0
    125a:	08 95       	ret

0000125c <__fp_nan>:
    125c:	9f ef       	ldi	r25, 0xFF	; 255
    125e:	80 ec       	ldi	r24, 0xC0	; 192
    1260:	08 95       	ret

00001262 <__fp_pscA>:
    1262:	00 24       	eor	r0, r0
    1264:	0a 94       	dec	r0
    1266:	16 16       	cp	r1, r22
    1268:	17 06       	cpc	r1, r23
    126a:	18 06       	cpc	r1, r24
    126c:	09 06       	cpc	r0, r25
    126e:	08 95       	ret

00001270 <__fp_pscB>:
    1270:	00 24       	eor	r0, r0
    1272:	0a 94       	dec	r0
    1274:	12 16       	cp	r1, r18
    1276:	13 06       	cpc	r1, r19
    1278:	14 06       	cpc	r1, r20
    127a:	05 06       	cpc	r0, r21
    127c:	08 95       	ret

0000127e <__fp_round>:
    127e:	09 2e       	mov	r0, r25
    1280:	03 94       	inc	r0
    1282:	00 0c       	add	r0, r0
    1284:	11 f4       	brne	.+4      	; 0x128a <__fp_round+0xc>
    1286:	88 23       	and	r24, r24
    1288:	52 f0       	brmi	.+20     	; 0x129e <__fp_round+0x20>
    128a:	bb 0f       	add	r27, r27
    128c:	40 f4       	brcc	.+16     	; 0x129e <__fp_round+0x20>
    128e:	bf 2b       	or	r27, r31
    1290:	11 f4       	brne	.+4      	; 0x1296 <__fp_round+0x18>
    1292:	60 ff       	sbrs	r22, 0
    1294:	04 c0       	rjmp	.+8      	; 0x129e <__fp_round+0x20>
    1296:	6f 5f       	subi	r22, 0xFF	; 255
    1298:	7f 4f       	sbci	r23, 0xFF	; 255
    129a:	8f 4f       	sbci	r24, 0xFF	; 255
    129c:	9f 4f       	sbci	r25, 0xFF	; 255
    129e:	08 95       	ret

000012a0 <__fp_split3>:
    12a0:	57 fd       	sbrc	r21, 7
    12a2:	90 58       	subi	r25, 0x80	; 128
    12a4:	44 0f       	add	r20, r20
    12a6:	55 1f       	adc	r21, r21
    12a8:	59 f0       	breq	.+22     	; 0x12c0 <__fp_splitA+0x10>
    12aa:	5f 3f       	cpi	r21, 0xFF	; 255
    12ac:	71 f0       	breq	.+28     	; 0x12ca <__fp_splitA+0x1a>
    12ae:	47 95       	ror	r20

000012b0 <__fp_splitA>:
    12b0:	88 0f       	add	r24, r24
    12b2:	97 fb       	bst	r25, 7
    12b4:	99 1f       	adc	r25, r25
    12b6:	61 f0       	breq	.+24     	; 0x12d0 <__fp_splitA+0x20>
    12b8:	9f 3f       	cpi	r25, 0xFF	; 255
    12ba:	79 f0       	breq	.+30     	; 0x12da <__fp_splitA+0x2a>
    12bc:	87 95       	ror	r24
    12be:	08 95       	ret
    12c0:	12 16       	cp	r1, r18
    12c2:	13 06       	cpc	r1, r19
    12c4:	14 06       	cpc	r1, r20
    12c6:	55 1f       	adc	r21, r21
    12c8:	f2 cf       	rjmp	.-28     	; 0x12ae <__fp_split3+0xe>
    12ca:	46 95       	lsr	r20
    12cc:	f1 df       	rcall	.-30     	; 0x12b0 <__fp_splitA>
    12ce:	08 c0       	rjmp	.+16     	; 0x12e0 <__fp_splitA+0x30>
    12d0:	16 16       	cp	r1, r22
    12d2:	17 06       	cpc	r1, r23
    12d4:	18 06       	cpc	r1, r24
    12d6:	99 1f       	adc	r25, r25
    12d8:	f1 cf       	rjmp	.-30     	; 0x12bc <__fp_splitA+0xc>
    12da:	86 95       	lsr	r24
    12dc:	71 05       	cpc	r23, r1
    12de:	61 05       	cpc	r22, r1
    12e0:	08 94       	sec
    12e2:	08 95       	ret

000012e4 <__fp_zero>:
    12e4:	e8 94       	clt

000012e6 <__fp_szero>:
    12e6:	bb 27       	eor	r27, r27
    12e8:	66 27       	eor	r22, r22
    12ea:	77 27       	eor	r23, r23
    12ec:	cb 01       	movw	r24, r22
    12ee:	97 f9       	bld	r25, 7
    12f0:	08 95       	ret

000012f2 <__gesf2>:
    12f2:	8a df       	rcall	.-236    	; 0x1208 <__fp_cmp>
    12f4:	08 f4       	brcc	.+2      	; 0x12f8 <__gesf2+0x6>
    12f6:	8f ef       	ldi	r24, 0xFF	; 255
    12f8:	08 95       	ret

000012fa <__mulsf3>:
    12fa:	0b d0       	rcall	.+22     	; 0x1312 <__mulsf3x>
    12fc:	c0 cf       	rjmp	.-128    	; 0x127e <__fp_round>
    12fe:	b1 df       	rcall	.-158    	; 0x1262 <__fp_pscA>
    1300:	28 f0       	brcs	.+10     	; 0x130c <__mulsf3+0x12>
    1302:	b6 df       	rcall	.-148    	; 0x1270 <__fp_pscB>
    1304:	18 f0       	brcs	.+6      	; 0x130c <__mulsf3+0x12>
    1306:	95 23       	and	r25, r21
    1308:	09 f0       	breq	.+2      	; 0x130c <__mulsf3+0x12>
    130a:	a2 cf       	rjmp	.-188    	; 0x1250 <__fp_inf>
    130c:	a7 cf       	rjmp	.-178    	; 0x125c <__fp_nan>
    130e:	11 24       	eor	r1, r1
    1310:	ea cf       	rjmp	.-44     	; 0x12e6 <__fp_szero>

00001312 <__mulsf3x>:
    1312:	c6 df       	rcall	.-116    	; 0x12a0 <__fp_split3>
    1314:	a0 f3       	brcs	.-24     	; 0x12fe <__mulsf3+0x4>

00001316 <__mulsf3_pse>:
    1316:	95 9f       	mul	r25, r21
    1318:	d1 f3       	breq	.-12     	; 0x130e <__mulsf3+0x14>
    131a:	95 0f       	add	r25, r21
    131c:	50 e0       	ldi	r21, 0x00	; 0
    131e:	55 1f       	adc	r21, r21
    1320:	62 9f       	mul	r22, r18
    1322:	f0 01       	movw	r30, r0
    1324:	72 9f       	mul	r23, r18
    1326:	bb 27       	eor	r27, r27
    1328:	f0 0d       	add	r31, r0
    132a:	b1 1d       	adc	r27, r1
    132c:	63 9f       	mul	r22, r19
    132e:	aa 27       	eor	r26, r26
    1330:	f0 0d       	add	r31, r0
    1332:	b1 1d       	adc	r27, r1
    1334:	aa 1f       	adc	r26, r26
    1336:	64 9f       	mul	r22, r20
    1338:	66 27       	eor	r22, r22
    133a:	b0 0d       	add	r27, r0
    133c:	a1 1d       	adc	r26, r1
    133e:	66 1f       	adc	r22, r22
    1340:	82 9f       	mul	r24, r18
    1342:	22 27       	eor	r18, r18
    1344:	b0 0d       	add	r27, r0
    1346:	a1 1d       	adc	r26, r1
    1348:	62 1f       	adc	r22, r18
    134a:	73 9f       	mul	r23, r19
    134c:	b0 0d       	add	r27, r0
    134e:	a1 1d       	adc	r26, r1
    1350:	62 1f       	adc	r22, r18
    1352:	83 9f       	mul	r24, r19
    1354:	a0 0d       	add	r26, r0
    1356:	61 1d       	adc	r22, r1
    1358:	22 1f       	adc	r18, r18
    135a:	74 9f       	mul	r23, r20
    135c:	33 27       	eor	r19, r19
    135e:	a0 0d       	add	r26, r0
    1360:	61 1d       	adc	r22, r1
    1362:	23 1f       	adc	r18, r19
    1364:	84 9f       	mul	r24, r20
    1366:	60 0d       	add	r22, r0
    1368:	21 1d       	adc	r18, r1
    136a:	82 2f       	mov	r24, r18
    136c:	76 2f       	mov	r23, r22
    136e:	6a 2f       	mov	r22, r26
    1370:	11 24       	eor	r1, r1
    1372:	9f 57       	subi	r25, 0x7F	; 127
    1374:	50 40       	sbci	r21, 0x00	; 0
    1376:	8a f0       	brmi	.+34     	; 0x139a <__mulsf3_pse+0x84>
    1378:	e1 f0       	breq	.+56     	; 0x13b2 <__mulsf3_pse+0x9c>
    137a:	88 23       	and	r24, r24
    137c:	4a f0       	brmi	.+18     	; 0x1390 <__mulsf3_pse+0x7a>
    137e:	ee 0f       	add	r30, r30
    1380:	ff 1f       	adc	r31, r31
    1382:	bb 1f       	adc	r27, r27
    1384:	66 1f       	adc	r22, r22
    1386:	77 1f       	adc	r23, r23
    1388:	88 1f       	adc	r24, r24
    138a:	91 50       	subi	r25, 0x01	; 1
    138c:	50 40       	sbci	r21, 0x00	; 0
    138e:	a9 f7       	brne	.-22     	; 0x137a <__mulsf3_pse+0x64>
    1390:	9e 3f       	cpi	r25, 0xFE	; 254
    1392:	51 05       	cpc	r21, r1
    1394:	70 f0       	brcs	.+28     	; 0x13b2 <__mulsf3_pse+0x9c>
    1396:	5c cf       	rjmp	.-328    	; 0x1250 <__fp_inf>
    1398:	a6 cf       	rjmp	.-180    	; 0x12e6 <__fp_szero>
    139a:	5f 3f       	cpi	r21, 0xFF	; 255
    139c:	ec f3       	brlt	.-6      	; 0x1398 <__mulsf3_pse+0x82>
    139e:	98 3e       	cpi	r25, 0xE8	; 232
    13a0:	dc f3       	brlt	.-10     	; 0x1398 <__mulsf3_pse+0x82>
    13a2:	86 95       	lsr	r24
    13a4:	77 95       	ror	r23
    13a6:	67 95       	ror	r22
    13a8:	b7 95       	ror	r27
    13aa:	f7 95       	ror	r31
    13ac:	e7 95       	ror	r30
    13ae:	9f 5f       	subi	r25, 0xFF	; 255
    13b0:	c1 f7       	brne	.-16     	; 0x13a2 <__mulsf3_pse+0x8c>
    13b2:	fe 2b       	or	r31, r30
    13b4:	88 0f       	add	r24, r24
    13b6:	91 1d       	adc	r25, r1
    13b8:	96 95       	lsr	r25
    13ba:	87 95       	ror	r24
    13bc:	97 f9       	bld	r25, 7
    13be:	08 95       	ret

000013c0 <__udivmodhi4>:
    13c0:	aa 1b       	sub	r26, r26
    13c2:	bb 1b       	sub	r27, r27
    13c4:	51 e1       	ldi	r21, 0x11	; 17
    13c6:	07 c0       	rjmp	.+14     	; 0x13d6 <__udivmodhi4_ep>

000013c8 <__udivmodhi4_loop>:
    13c8:	aa 1f       	adc	r26, r26
    13ca:	bb 1f       	adc	r27, r27
    13cc:	a6 17       	cp	r26, r22
    13ce:	b7 07       	cpc	r27, r23
    13d0:	10 f0       	brcs	.+4      	; 0x13d6 <__udivmodhi4_ep>
    13d2:	a6 1b       	sub	r26, r22
    13d4:	b7 0b       	sbc	r27, r23

000013d6 <__udivmodhi4_ep>:
    13d6:	88 1f       	adc	r24, r24
    13d8:	99 1f       	adc	r25, r25
    13da:	5a 95       	dec	r21
    13dc:	a9 f7       	brne	.-22     	; 0x13c8 <__udivmodhi4_loop>
    13de:	80 95       	com	r24
    13e0:	90 95       	com	r25
    13e2:	bc 01       	movw	r22, r24
    13e4:	cd 01       	movw	r24, r26
    13e6:	08 95       	ret

000013e8 <__tablejump2__>:
    13e8:	ee 0f       	add	r30, r30
    13ea:	ff 1f       	adc	r31, r31

000013ec <__tablejump__>:
    13ec:	05 90       	lpm	r0, Z+
    13ee:	f4 91       	lpm	r31, Z
    13f0:	e0 2d       	mov	r30, r0
    13f2:	19 94       	eijmp

000013f4 <malloc>:
    13f4:	cf 93       	push	r28
    13f6:	df 93       	push	r29
    13f8:	82 30       	cpi	r24, 0x02	; 2
    13fa:	91 05       	cpc	r25, r1
    13fc:	10 f4       	brcc	.+4      	; 0x1402 <malloc+0xe>
    13fe:	82 e0       	ldi	r24, 0x02	; 2
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	e0 91 9f 02 	lds	r30, 0x029F
    1406:	f0 91 a0 02 	lds	r31, 0x02A0
    140a:	20 e0       	ldi	r18, 0x00	; 0
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	a0 e0       	ldi	r26, 0x00	; 0
    1410:	b0 e0       	ldi	r27, 0x00	; 0
    1412:	30 97       	sbiw	r30, 0x00	; 0
    1414:	39 f1       	breq	.+78     	; 0x1464 <malloc+0x70>
    1416:	40 81       	ld	r20, Z
    1418:	51 81       	ldd	r21, Z+1	; 0x01
    141a:	48 17       	cp	r20, r24
    141c:	59 07       	cpc	r21, r25
    141e:	b8 f0       	brcs	.+46     	; 0x144e <malloc+0x5a>
    1420:	48 17       	cp	r20, r24
    1422:	59 07       	cpc	r21, r25
    1424:	71 f4       	brne	.+28     	; 0x1442 <malloc+0x4e>
    1426:	82 81       	ldd	r24, Z+2	; 0x02
    1428:	93 81       	ldd	r25, Z+3	; 0x03
    142a:	10 97       	sbiw	r26, 0x00	; 0
    142c:	29 f0       	breq	.+10     	; 0x1438 <malloc+0x44>
    142e:	13 96       	adiw	r26, 0x03	; 3
    1430:	9c 93       	st	X, r25
    1432:	8e 93       	st	-X, r24
    1434:	12 97       	sbiw	r26, 0x02	; 2
    1436:	2c c0       	rjmp	.+88     	; 0x1490 <malloc+0x9c>
    1438:	90 93 a0 02 	sts	0x02A0, r25
    143c:	80 93 9f 02 	sts	0x029F, r24
    1440:	27 c0       	rjmp	.+78     	; 0x1490 <malloc+0x9c>
    1442:	21 15       	cp	r18, r1
    1444:	31 05       	cpc	r19, r1
    1446:	31 f0       	breq	.+12     	; 0x1454 <malloc+0x60>
    1448:	42 17       	cp	r20, r18
    144a:	53 07       	cpc	r21, r19
    144c:	18 f0       	brcs	.+6      	; 0x1454 <malloc+0x60>
    144e:	a9 01       	movw	r20, r18
    1450:	db 01       	movw	r26, r22
    1452:	01 c0       	rjmp	.+2      	; 0x1456 <malloc+0x62>
    1454:	ef 01       	movw	r28, r30
    1456:	9a 01       	movw	r18, r20
    1458:	bd 01       	movw	r22, r26
    145a:	df 01       	movw	r26, r30
    145c:	02 80       	ldd	r0, Z+2	; 0x02
    145e:	f3 81       	ldd	r31, Z+3	; 0x03
    1460:	e0 2d       	mov	r30, r0
    1462:	d7 cf       	rjmp	.-82     	; 0x1412 <malloc+0x1e>
    1464:	21 15       	cp	r18, r1
    1466:	31 05       	cpc	r19, r1
    1468:	f9 f0       	breq	.+62     	; 0x14a8 <malloc+0xb4>
    146a:	28 1b       	sub	r18, r24
    146c:	39 0b       	sbc	r19, r25
    146e:	24 30       	cpi	r18, 0x04	; 4
    1470:	31 05       	cpc	r19, r1
    1472:	80 f4       	brcc	.+32     	; 0x1494 <malloc+0xa0>
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	9b 81       	ldd	r25, Y+3	; 0x03
    1478:	61 15       	cp	r22, r1
    147a:	71 05       	cpc	r23, r1
    147c:	21 f0       	breq	.+8      	; 0x1486 <malloc+0x92>
    147e:	fb 01       	movw	r30, r22
    1480:	93 83       	std	Z+3, r25	; 0x03
    1482:	82 83       	std	Z+2, r24	; 0x02
    1484:	04 c0       	rjmp	.+8      	; 0x148e <malloc+0x9a>
    1486:	90 93 a0 02 	sts	0x02A0, r25
    148a:	80 93 9f 02 	sts	0x029F, r24
    148e:	fe 01       	movw	r30, r28
    1490:	32 96       	adiw	r30, 0x02	; 2
    1492:	44 c0       	rjmp	.+136    	; 0x151c <malloc+0x128>
    1494:	fe 01       	movw	r30, r28
    1496:	e2 0f       	add	r30, r18
    1498:	f3 1f       	adc	r31, r19
    149a:	81 93       	st	Z+, r24
    149c:	91 93       	st	Z+, r25
    149e:	22 50       	subi	r18, 0x02	; 2
    14a0:	31 09       	sbc	r19, r1
    14a2:	39 83       	std	Y+1, r19	; 0x01
    14a4:	28 83       	st	Y, r18
    14a6:	3a c0       	rjmp	.+116    	; 0x151c <malloc+0x128>
    14a8:	20 91 9d 02 	lds	r18, 0x029D
    14ac:	30 91 9e 02 	lds	r19, 0x029E
    14b0:	23 2b       	or	r18, r19
    14b2:	41 f4       	brne	.+16     	; 0x14c4 <malloc+0xd0>
    14b4:	20 91 02 02 	lds	r18, 0x0202
    14b8:	30 91 03 02 	lds	r19, 0x0203
    14bc:	30 93 9e 02 	sts	0x029E, r19
    14c0:	20 93 9d 02 	sts	0x029D, r18
    14c4:	20 91 00 02 	lds	r18, 0x0200
    14c8:	30 91 01 02 	lds	r19, 0x0201
    14cc:	21 15       	cp	r18, r1
    14ce:	31 05       	cpc	r19, r1
    14d0:	41 f4       	brne	.+16     	; 0x14e2 <malloc+0xee>
    14d2:	2d b7       	in	r18, 0x3d	; 61
    14d4:	3e b7       	in	r19, 0x3e	; 62
    14d6:	40 91 04 02 	lds	r20, 0x0204
    14da:	50 91 05 02 	lds	r21, 0x0205
    14de:	24 1b       	sub	r18, r20
    14e0:	35 0b       	sbc	r19, r21
    14e2:	e0 91 9d 02 	lds	r30, 0x029D
    14e6:	f0 91 9e 02 	lds	r31, 0x029E
    14ea:	e2 17       	cp	r30, r18
    14ec:	f3 07       	cpc	r31, r19
    14ee:	a0 f4       	brcc	.+40     	; 0x1518 <malloc+0x124>
    14f0:	2e 1b       	sub	r18, r30
    14f2:	3f 0b       	sbc	r19, r31
    14f4:	28 17       	cp	r18, r24
    14f6:	39 07       	cpc	r19, r25
    14f8:	78 f0       	brcs	.+30     	; 0x1518 <malloc+0x124>
    14fa:	ac 01       	movw	r20, r24
    14fc:	4e 5f       	subi	r20, 0xFE	; 254
    14fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1500:	24 17       	cp	r18, r20
    1502:	35 07       	cpc	r19, r21
    1504:	48 f0       	brcs	.+18     	; 0x1518 <malloc+0x124>
    1506:	4e 0f       	add	r20, r30
    1508:	5f 1f       	adc	r21, r31
    150a:	50 93 9e 02 	sts	0x029E, r21
    150e:	40 93 9d 02 	sts	0x029D, r20
    1512:	81 93       	st	Z+, r24
    1514:	91 93       	st	Z+, r25
    1516:	02 c0       	rjmp	.+4      	; 0x151c <malloc+0x128>
    1518:	e0 e0       	ldi	r30, 0x00	; 0
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	cf 01       	movw	r24, r30
    151e:	df 91       	pop	r29
    1520:	cf 91       	pop	r28
    1522:	08 95       	ret

00001524 <free>:
    1524:	cf 93       	push	r28
    1526:	df 93       	push	r29
    1528:	00 97       	sbiw	r24, 0x00	; 0
    152a:	09 f4       	brne	.+2      	; 0x152e <free+0xa>
    152c:	87 c0       	rjmp	.+270    	; 0x163c <free+0x118>
    152e:	fc 01       	movw	r30, r24
    1530:	32 97       	sbiw	r30, 0x02	; 2
    1532:	13 82       	std	Z+3, r1	; 0x03
    1534:	12 82       	std	Z+2, r1	; 0x02
    1536:	c0 91 9f 02 	lds	r28, 0x029F
    153a:	d0 91 a0 02 	lds	r29, 0x02A0
    153e:	20 97       	sbiw	r28, 0x00	; 0
    1540:	81 f4       	brne	.+32     	; 0x1562 <free+0x3e>
    1542:	20 81       	ld	r18, Z
    1544:	31 81       	ldd	r19, Z+1	; 0x01
    1546:	28 0f       	add	r18, r24
    1548:	39 1f       	adc	r19, r25
    154a:	80 91 9d 02 	lds	r24, 0x029D
    154e:	90 91 9e 02 	lds	r25, 0x029E
    1552:	82 17       	cp	r24, r18
    1554:	93 07       	cpc	r25, r19
    1556:	79 f5       	brne	.+94     	; 0x15b6 <free+0x92>
    1558:	f0 93 9e 02 	sts	0x029E, r31
    155c:	e0 93 9d 02 	sts	0x029D, r30
    1560:	6d c0       	rjmp	.+218    	; 0x163c <free+0x118>
    1562:	de 01       	movw	r26, r28
    1564:	20 e0       	ldi	r18, 0x00	; 0
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	ae 17       	cp	r26, r30
    156a:	bf 07       	cpc	r27, r31
    156c:	50 f4       	brcc	.+20     	; 0x1582 <free+0x5e>
    156e:	12 96       	adiw	r26, 0x02	; 2
    1570:	4d 91       	ld	r20, X+
    1572:	5c 91       	ld	r21, X
    1574:	13 97       	sbiw	r26, 0x03	; 3
    1576:	9d 01       	movw	r18, r26
    1578:	41 15       	cp	r20, r1
    157a:	51 05       	cpc	r21, r1
    157c:	09 f1       	breq	.+66     	; 0x15c0 <free+0x9c>
    157e:	da 01       	movw	r26, r20
    1580:	f3 cf       	rjmp	.-26     	; 0x1568 <free+0x44>
    1582:	b3 83       	std	Z+3, r27	; 0x03
    1584:	a2 83       	std	Z+2, r26	; 0x02
    1586:	40 81       	ld	r20, Z
    1588:	51 81       	ldd	r21, Z+1	; 0x01
    158a:	84 0f       	add	r24, r20
    158c:	95 1f       	adc	r25, r21
    158e:	8a 17       	cp	r24, r26
    1590:	9b 07       	cpc	r25, r27
    1592:	71 f4       	brne	.+28     	; 0x15b0 <free+0x8c>
    1594:	8d 91       	ld	r24, X+
    1596:	9c 91       	ld	r25, X
    1598:	11 97       	sbiw	r26, 0x01	; 1
    159a:	84 0f       	add	r24, r20
    159c:	95 1f       	adc	r25, r21
    159e:	02 96       	adiw	r24, 0x02	; 2
    15a0:	91 83       	std	Z+1, r25	; 0x01
    15a2:	80 83       	st	Z, r24
    15a4:	12 96       	adiw	r26, 0x02	; 2
    15a6:	8d 91       	ld	r24, X+
    15a8:	9c 91       	ld	r25, X
    15aa:	13 97       	sbiw	r26, 0x03	; 3
    15ac:	93 83       	std	Z+3, r25	; 0x03
    15ae:	82 83       	std	Z+2, r24	; 0x02
    15b0:	21 15       	cp	r18, r1
    15b2:	31 05       	cpc	r19, r1
    15b4:	29 f4       	brne	.+10     	; 0x15c0 <free+0x9c>
    15b6:	f0 93 a0 02 	sts	0x02A0, r31
    15ba:	e0 93 9f 02 	sts	0x029F, r30
    15be:	3e c0       	rjmp	.+124    	; 0x163c <free+0x118>
    15c0:	d9 01       	movw	r26, r18
    15c2:	13 96       	adiw	r26, 0x03	; 3
    15c4:	fc 93       	st	X, r31
    15c6:	ee 93       	st	-X, r30
    15c8:	12 97       	sbiw	r26, 0x02	; 2
    15ca:	4d 91       	ld	r20, X+
    15cc:	5d 91       	ld	r21, X+
    15ce:	a4 0f       	add	r26, r20
    15d0:	b5 1f       	adc	r27, r21
    15d2:	ea 17       	cp	r30, r26
    15d4:	fb 07       	cpc	r31, r27
    15d6:	79 f4       	brne	.+30     	; 0x15f6 <free+0xd2>
    15d8:	80 81       	ld	r24, Z
    15da:	91 81       	ldd	r25, Z+1	; 0x01
    15dc:	84 0f       	add	r24, r20
    15de:	95 1f       	adc	r25, r21
    15e0:	02 96       	adiw	r24, 0x02	; 2
    15e2:	d9 01       	movw	r26, r18
    15e4:	11 96       	adiw	r26, 0x01	; 1
    15e6:	9c 93       	st	X, r25
    15e8:	8e 93       	st	-X, r24
    15ea:	82 81       	ldd	r24, Z+2	; 0x02
    15ec:	93 81       	ldd	r25, Z+3	; 0x03
    15ee:	13 96       	adiw	r26, 0x03	; 3
    15f0:	9c 93       	st	X, r25
    15f2:	8e 93       	st	-X, r24
    15f4:	12 97       	sbiw	r26, 0x02	; 2
    15f6:	e0 e0       	ldi	r30, 0x00	; 0
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	9b 81       	ldd	r25, Y+3	; 0x03
    15fe:	00 97       	sbiw	r24, 0x00	; 0
    1600:	19 f0       	breq	.+6      	; 0x1608 <free+0xe4>
    1602:	fe 01       	movw	r30, r28
    1604:	ec 01       	movw	r28, r24
    1606:	f9 cf       	rjmp	.-14     	; 0x15fa <free+0xd6>
    1608:	ce 01       	movw	r24, r28
    160a:	02 96       	adiw	r24, 0x02	; 2
    160c:	28 81       	ld	r18, Y
    160e:	39 81       	ldd	r19, Y+1	; 0x01
    1610:	82 0f       	add	r24, r18
    1612:	93 1f       	adc	r25, r19
    1614:	20 91 9d 02 	lds	r18, 0x029D
    1618:	30 91 9e 02 	lds	r19, 0x029E
    161c:	28 17       	cp	r18, r24
    161e:	39 07       	cpc	r19, r25
    1620:	69 f4       	brne	.+26     	; 0x163c <free+0x118>
    1622:	30 97       	sbiw	r30, 0x00	; 0
    1624:	29 f4       	brne	.+10     	; 0x1630 <free+0x10c>
    1626:	10 92 a0 02 	sts	0x02A0, r1
    162a:	10 92 9f 02 	sts	0x029F, r1
    162e:	02 c0       	rjmp	.+4      	; 0x1634 <free+0x110>
    1630:	13 82       	std	Z+3, r1	; 0x03
    1632:	12 82       	std	Z+2, r1	; 0x02
    1634:	d0 93 9e 02 	sts	0x029E, r29
    1638:	c0 93 9d 02 	sts	0x029D, r28
    163c:	df 91       	pop	r29
    163e:	cf 91       	pop	r28
    1640:	08 95       	ret

00001642 <fdevopen>:
    1642:	0f 93       	push	r16
    1644:	1f 93       	push	r17
    1646:	cf 93       	push	r28
    1648:	df 93       	push	r29
    164a:	ec 01       	movw	r28, r24
    164c:	8b 01       	movw	r16, r22
    164e:	00 97       	sbiw	r24, 0x00	; 0
    1650:	31 f4       	brne	.+12     	; 0x165e <fdevopen+0x1c>
    1652:	61 15       	cp	r22, r1
    1654:	71 05       	cpc	r23, r1
    1656:	19 f4       	brne	.+6      	; 0x165e <fdevopen+0x1c>
    1658:	80 e0       	ldi	r24, 0x00	; 0
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	37 c0       	rjmp	.+110    	; 0x16cc <fdevopen+0x8a>
    165e:	6e e0       	ldi	r22, 0x0E	; 14
    1660:	70 e0       	ldi	r23, 0x00	; 0
    1662:	81 e0       	ldi	r24, 0x01	; 1
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	63 d2       	rcall	.+1222   	; 0x1b2e <calloc>
    1668:	fc 01       	movw	r30, r24
    166a:	00 97       	sbiw	r24, 0x00	; 0
    166c:	a9 f3       	breq	.-22     	; 0x1658 <fdevopen+0x16>
    166e:	80 e8       	ldi	r24, 0x80	; 128
    1670:	83 83       	std	Z+3, r24	; 0x03
    1672:	01 15       	cp	r16, r1
    1674:	11 05       	cpc	r17, r1
    1676:	71 f0       	breq	.+28     	; 0x1694 <fdevopen+0x52>
    1678:	13 87       	std	Z+11, r17	; 0x0b
    167a:	02 87       	std	Z+10, r16	; 0x0a
    167c:	81 e8       	ldi	r24, 0x81	; 129
    167e:	83 83       	std	Z+3, r24	; 0x03
    1680:	80 91 a1 02 	lds	r24, 0x02A1
    1684:	90 91 a2 02 	lds	r25, 0x02A2
    1688:	89 2b       	or	r24, r25
    168a:	21 f4       	brne	.+8      	; 0x1694 <fdevopen+0x52>
    168c:	f0 93 a2 02 	sts	0x02A2, r31
    1690:	e0 93 a1 02 	sts	0x02A1, r30
    1694:	20 97       	sbiw	r28, 0x00	; 0
    1696:	c9 f0       	breq	.+50     	; 0x16ca <fdevopen+0x88>
    1698:	d1 87       	std	Z+9, r29	; 0x09
    169a:	c0 87       	std	Z+8, r28	; 0x08
    169c:	83 81       	ldd	r24, Z+3	; 0x03
    169e:	82 60       	ori	r24, 0x02	; 2
    16a0:	83 83       	std	Z+3, r24	; 0x03
    16a2:	80 91 a3 02 	lds	r24, 0x02A3
    16a6:	90 91 a4 02 	lds	r25, 0x02A4
    16aa:	89 2b       	or	r24, r25
    16ac:	71 f4       	brne	.+28     	; 0x16ca <fdevopen+0x88>
    16ae:	f0 93 a4 02 	sts	0x02A4, r31
    16b2:	e0 93 a3 02 	sts	0x02A3, r30
    16b6:	80 91 a5 02 	lds	r24, 0x02A5
    16ba:	90 91 a6 02 	lds	r25, 0x02A6
    16be:	89 2b       	or	r24, r25
    16c0:	21 f4       	brne	.+8      	; 0x16ca <fdevopen+0x88>
    16c2:	f0 93 a6 02 	sts	0x02A6, r31
    16c6:	e0 93 a5 02 	sts	0x02A5, r30
    16ca:	cf 01       	movw	r24, r30
    16cc:	df 91       	pop	r29
    16ce:	cf 91       	pop	r28
    16d0:	1f 91       	pop	r17
    16d2:	0f 91       	pop	r16
    16d4:	08 95       	ret

000016d6 <printf>:
    16d6:	cf 93       	push	r28
    16d8:	df 93       	push	r29
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62
    16de:	fe 01       	movw	r30, r28
    16e0:	36 96       	adiw	r30, 0x06	; 6
    16e2:	61 91       	ld	r22, Z+
    16e4:	71 91       	ld	r23, Z+
    16e6:	af 01       	movw	r20, r30
    16e8:	80 91 a3 02 	lds	r24, 0x02A3
    16ec:	90 91 a4 02 	lds	r25, 0x02A4
    16f0:	30 d0       	rcall	.+96     	; 0x1752 <vfprintf>
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	08 95       	ret

000016f8 <puts>:
    16f8:	0f 93       	push	r16
    16fa:	1f 93       	push	r17
    16fc:	cf 93       	push	r28
    16fe:	df 93       	push	r29
    1700:	e0 91 a3 02 	lds	r30, 0x02A3
    1704:	f0 91 a4 02 	lds	r31, 0x02A4
    1708:	23 81       	ldd	r18, Z+3	; 0x03
    170a:	21 ff       	sbrs	r18, 1
    170c:	1b c0       	rjmp	.+54     	; 0x1744 <puts+0x4c>
    170e:	ec 01       	movw	r28, r24
    1710:	00 e0       	ldi	r16, 0x00	; 0
    1712:	10 e0       	ldi	r17, 0x00	; 0
    1714:	89 91       	ld	r24, Y+
    1716:	60 91 a3 02 	lds	r22, 0x02A3
    171a:	70 91 a4 02 	lds	r23, 0x02A4
    171e:	db 01       	movw	r26, r22
    1720:	18 96       	adiw	r26, 0x08	; 8
    1722:	ed 91       	ld	r30, X+
    1724:	fc 91       	ld	r31, X
    1726:	19 97       	sbiw	r26, 0x09	; 9
    1728:	88 23       	and	r24, r24
    172a:	31 f0       	breq	.+12     	; 0x1738 <puts+0x40>
    172c:	19 95       	eicall
    172e:	89 2b       	or	r24, r25
    1730:	89 f3       	breq	.-30     	; 0x1714 <puts+0x1c>
    1732:	0f ef       	ldi	r16, 0xFF	; 255
    1734:	1f ef       	ldi	r17, 0xFF	; 255
    1736:	ee cf       	rjmp	.-36     	; 0x1714 <puts+0x1c>
    1738:	8a e0       	ldi	r24, 0x0A	; 10
    173a:	19 95       	eicall
    173c:	89 2b       	or	r24, r25
    173e:	11 f4       	brne	.+4      	; 0x1744 <puts+0x4c>
    1740:	c8 01       	movw	r24, r16
    1742:	02 c0       	rjmp	.+4      	; 0x1748 <puts+0x50>
    1744:	8f ef       	ldi	r24, 0xFF	; 255
    1746:	9f ef       	ldi	r25, 0xFF	; 255
    1748:	df 91       	pop	r29
    174a:	cf 91       	pop	r28
    174c:	1f 91       	pop	r17
    174e:	0f 91       	pop	r16
    1750:	08 95       	ret

00001752 <vfprintf>:
    1752:	2f 92       	push	r2
    1754:	3f 92       	push	r3
    1756:	4f 92       	push	r4
    1758:	5f 92       	push	r5
    175a:	6f 92       	push	r6
    175c:	7f 92       	push	r7
    175e:	8f 92       	push	r8
    1760:	9f 92       	push	r9
    1762:	af 92       	push	r10
    1764:	bf 92       	push	r11
    1766:	cf 92       	push	r12
    1768:	df 92       	push	r13
    176a:	ef 92       	push	r14
    176c:	ff 92       	push	r15
    176e:	0f 93       	push	r16
    1770:	1f 93       	push	r17
    1772:	cf 93       	push	r28
    1774:	df 93       	push	r29
    1776:	cd b7       	in	r28, 0x3d	; 61
    1778:	de b7       	in	r29, 0x3e	; 62
    177a:	2c 97       	sbiw	r28, 0x0c	; 12
    177c:	0f b6       	in	r0, 0x3f	; 63
    177e:	f8 94       	cli
    1780:	de bf       	out	0x3e, r29	; 62
    1782:	0f be       	out	0x3f, r0	; 63
    1784:	cd bf       	out	0x3d, r28	; 61
    1786:	7c 01       	movw	r14, r24
    1788:	6b 01       	movw	r12, r22
    178a:	8a 01       	movw	r16, r20
    178c:	fc 01       	movw	r30, r24
    178e:	17 82       	std	Z+7, r1	; 0x07
    1790:	16 82       	std	Z+6, r1	; 0x06
    1792:	83 81       	ldd	r24, Z+3	; 0x03
    1794:	81 ff       	sbrs	r24, 1
    1796:	b0 c1       	rjmp	.+864    	; 0x1af8 <vfprintf+0x3a6>
    1798:	ce 01       	movw	r24, r28
    179a:	01 96       	adiw	r24, 0x01	; 1
    179c:	4c 01       	movw	r8, r24
    179e:	f7 01       	movw	r30, r14
    17a0:	93 81       	ldd	r25, Z+3	; 0x03
    17a2:	f6 01       	movw	r30, r12
    17a4:	93 fd       	sbrc	r25, 3
    17a6:	85 91       	lpm	r24, Z+
    17a8:	93 ff       	sbrs	r25, 3
    17aa:	81 91       	ld	r24, Z+
    17ac:	6f 01       	movw	r12, r30
    17ae:	88 23       	and	r24, r24
    17b0:	09 f4       	brne	.+2      	; 0x17b4 <vfprintf+0x62>
    17b2:	9e c1       	rjmp	.+828    	; 0x1af0 <vfprintf+0x39e>
    17b4:	85 32       	cpi	r24, 0x25	; 37
    17b6:	39 f4       	brne	.+14     	; 0x17c6 <vfprintf+0x74>
    17b8:	93 fd       	sbrc	r25, 3
    17ba:	85 91       	lpm	r24, Z+
    17bc:	93 ff       	sbrs	r25, 3
    17be:	81 91       	ld	r24, Z+
    17c0:	6f 01       	movw	r12, r30
    17c2:	85 32       	cpi	r24, 0x25	; 37
    17c4:	21 f4       	brne	.+8      	; 0x17ce <vfprintf+0x7c>
    17c6:	b7 01       	movw	r22, r14
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	e8 d1       	rcall	.+976    	; 0x1b9c <fputc>
    17cc:	e8 cf       	rjmp	.-48     	; 0x179e <vfprintf+0x4c>
    17ce:	51 2c       	mov	r5, r1
    17d0:	31 2c       	mov	r3, r1
    17d2:	20 e0       	ldi	r18, 0x00	; 0
    17d4:	20 32       	cpi	r18, 0x20	; 32
    17d6:	a0 f4       	brcc	.+40     	; 0x1800 <vfprintf+0xae>
    17d8:	8b 32       	cpi	r24, 0x2B	; 43
    17da:	69 f0       	breq	.+26     	; 0x17f6 <vfprintf+0xa4>
    17dc:	30 f4       	brcc	.+12     	; 0x17ea <vfprintf+0x98>
    17de:	80 32       	cpi	r24, 0x20	; 32
    17e0:	59 f0       	breq	.+22     	; 0x17f8 <vfprintf+0xa6>
    17e2:	83 32       	cpi	r24, 0x23	; 35
    17e4:	69 f4       	brne	.+26     	; 0x1800 <vfprintf+0xae>
    17e6:	20 61       	ori	r18, 0x10	; 16
    17e8:	2c c0       	rjmp	.+88     	; 0x1842 <vfprintf+0xf0>
    17ea:	8d 32       	cpi	r24, 0x2D	; 45
    17ec:	39 f0       	breq	.+14     	; 0x17fc <vfprintf+0xaa>
    17ee:	80 33       	cpi	r24, 0x30	; 48
    17f0:	39 f4       	brne	.+14     	; 0x1800 <vfprintf+0xae>
    17f2:	21 60       	ori	r18, 0x01	; 1
    17f4:	26 c0       	rjmp	.+76     	; 0x1842 <vfprintf+0xf0>
    17f6:	22 60       	ori	r18, 0x02	; 2
    17f8:	24 60       	ori	r18, 0x04	; 4
    17fa:	23 c0       	rjmp	.+70     	; 0x1842 <vfprintf+0xf0>
    17fc:	28 60       	ori	r18, 0x08	; 8
    17fe:	21 c0       	rjmp	.+66     	; 0x1842 <vfprintf+0xf0>
    1800:	27 fd       	sbrc	r18, 7
    1802:	27 c0       	rjmp	.+78     	; 0x1852 <vfprintf+0x100>
    1804:	30 ed       	ldi	r19, 0xD0	; 208
    1806:	38 0f       	add	r19, r24
    1808:	3a 30       	cpi	r19, 0x0A	; 10
    180a:	78 f4       	brcc	.+30     	; 0x182a <vfprintf+0xd8>
    180c:	26 ff       	sbrs	r18, 6
    180e:	06 c0       	rjmp	.+12     	; 0x181c <vfprintf+0xca>
    1810:	fa e0       	ldi	r31, 0x0A	; 10
    1812:	5f 9e       	mul	r5, r31
    1814:	30 0d       	add	r19, r0
    1816:	11 24       	eor	r1, r1
    1818:	53 2e       	mov	r5, r19
    181a:	13 c0       	rjmp	.+38     	; 0x1842 <vfprintf+0xf0>
    181c:	8a e0       	ldi	r24, 0x0A	; 10
    181e:	38 9e       	mul	r3, r24
    1820:	30 0d       	add	r19, r0
    1822:	11 24       	eor	r1, r1
    1824:	33 2e       	mov	r3, r19
    1826:	20 62       	ori	r18, 0x20	; 32
    1828:	0c c0       	rjmp	.+24     	; 0x1842 <vfprintf+0xf0>
    182a:	8e 32       	cpi	r24, 0x2E	; 46
    182c:	21 f4       	brne	.+8      	; 0x1836 <vfprintf+0xe4>
    182e:	26 fd       	sbrc	r18, 6
    1830:	5f c1       	rjmp	.+702    	; 0x1af0 <vfprintf+0x39e>
    1832:	20 64       	ori	r18, 0x40	; 64
    1834:	06 c0       	rjmp	.+12     	; 0x1842 <vfprintf+0xf0>
    1836:	8c 36       	cpi	r24, 0x6C	; 108
    1838:	11 f4       	brne	.+4      	; 0x183e <vfprintf+0xec>
    183a:	20 68       	ori	r18, 0x80	; 128
    183c:	02 c0       	rjmp	.+4      	; 0x1842 <vfprintf+0xf0>
    183e:	88 36       	cpi	r24, 0x68	; 104
    1840:	41 f4       	brne	.+16     	; 0x1852 <vfprintf+0x100>
    1842:	f6 01       	movw	r30, r12
    1844:	93 fd       	sbrc	r25, 3
    1846:	85 91       	lpm	r24, Z+
    1848:	93 ff       	sbrs	r25, 3
    184a:	81 91       	ld	r24, Z+
    184c:	6f 01       	movw	r12, r30
    184e:	81 11       	cpse	r24, r1
    1850:	c1 cf       	rjmp	.-126    	; 0x17d4 <vfprintf+0x82>
    1852:	98 2f       	mov	r25, r24
    1854:	9f 7d       	andi	r25, 0xDF	; 223
    1856:	95 54       	subi	r25, 0x45	; 69
    1858:	93 30       	cpi	r25, 0x03	; 3
    185a:	28 f4       	brcc	.+10     	; 0x1866 <vfprintf+0x114>
    185c:	0c 5f       	subi	r16, 0xFC	; 252
    185e:	1f 4f       	sbci	r17, 0xFF	; 255
    1860:	ff e3       	ldi	r31, 0x3F	; 63
    1862:	f9 83       	std	Y+1, r31	; 0x01
    1864:	0d c0       	rjmp	.+26     	; 0x1880 <vfprintf+0x12e>
    1866:	83 36       	cpi	r24, 0x63	; 99
    1868:	31 f0       	breq	.+12     	; 0x1876 <vfprintf+0x124>
    186a:	83 37       	cpi	r24, 0x73	; 115
    186c:	71 f0       	breq	.+28     	; 0x188a <vfprintf+0x138>
    186e:	83 35       	cpi	r24, 0x53	; 83
    1870:	09 f0       	breq	.+2      	; 0x1874 <vfprintf+0x122>
    1872:	57 c0       	rjmp	.+174    	; 0x1922 <vfprintf+0x1d0>
    1874:	21 c0       	rjmp	.+66     	; 0x18b8 <vfprintf+0x166>
    1876:	f8 01       	movw	r30, r16
    1878:	80 81       	ld	r24, Z
    187a:	89 83       	std	Y+1, r24	; 0x01
    187c:	0e 5f       	subi	r16, 0xFE	; 254
    187e:	1f 4f       	sbci	r17, 0xFF	; 255
    1880:	44 24       	eor	r4, r4
    1882:	43 94       	inc	r4
    1884:	51 2c       	mov	r5, r1
    1886:	54 01       	movw	r10, r8
    1888:	14 c0       	rjmp	.+40     	; 0x18b2 <vfprintf+0x160>
    188a:	38 01       	movw	r6, r16
    188c:	f2 e0       	ldi	r31, 0x02	; 2
    188e:	6f 0e       	add	r6, r31
    1890:	71 1c       	adc	r7, r1
    1892:	f8 01       	movw	r30, r16
    1894:	a0 80       	ld	r10, Z
    1896:	b1 80       	ldd	r11, Z+1	; 0x01
    1898:	26 ff       	sbrs	r18, 6
    189a:	03 c0       	rjmp	.+6      	; 0x18a2 <vfprintf+0x150>
    189c:	65 2d       	mov	r22, r5
    189e:	70 e0       	ldi	r23, 0x00	; 0
    18a0:	02 c0       	rjmp	.+4      	; 0x18a6 <vfprintf+0x154>
    18a2:	6f ef       	ldi	r22, 0xFF	; 255
    18a4:	7f ef       	ldi	r23, 0xFF	; 255
    18a6:	c5 01       	movw	r24, r10
    18a8:	2c 87       	std	Y+12, r18	; 0x0c
    18aa:	6d d1       	rcall	.+730    	; 0x1b86 <strnlen>
    18ac:	2c 01       	movw	r4, r24
    18ae:	83 01       	movw	r16, r6
    18b0:	2c 85       	ldd	r18, Y+12	; 0x0c
    18b2:	2f 77       	andi	r18, 0x7F	; 127
    18b4:	22 2e       	mov	r2, r18
    18b6:	16 c0       	rjmp	.+44     	; 0x18e4 <vfprintf+0x192>
    18b8:	38 01       	movw	r6, r16
    18ba:	f2 e0       	ldi	r31, 0x02	; 2
    18bc:	6f 0e       	add	r6, r31
    18be:	71 1c       	adc	r7, r1
    18c0:	f8 01       	movw	r30, r16
    18c2:	a0 80       	ld	r10, Z
    18c4:	b1 80       	ldd	r11, Z+1	; 0x01
    18c6:	26 ff       	sbrs	r18, 6
    18c8:	03 c0       	rjmp	.+6      	; 0x18d0 <vfprintf+0x17e>
    18ca:	65 2d       	mov	r22, r5
    18cc:	70 e0       	ldi	r23, 0x00	; 0
    18ce:	02 c0       	rjmp	.+4      	; 0x18d4 <vfprintf+0x182>
    18d0:	6f ef       	ldi	r22, 0xFF	; 255
    18d2:	7f ef       	ldi	r23, 0xFF	; 255
    18d4:	c5 01       	movw	r24, r10
    18d6:	2c 87       	std	Y+12, r18	; 0x0c
    18d8:	44 d1       	rcall	.+648    	; 0x1b62 <strnlen_P>
    18da:	2c 01       	movw	r4, r24
    18dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    18de:	20 68       	ori	r18, 0x80	; 128
    18e0:	22 2e       	mov	r2, r18
    18e2:	83 01       	movw	r16, r6
    18e4:	23 fc       	sbrc	r2, 3
    18e6:	19 c0       	rjmp	.+50     	; 0x191a <vfprintf+0x1c8>
    18e8:	83 2d       	mov	r24, r3
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	48 16       	cp	r4, r24
    18ee:	59 06       	cpc	r5, r25
    18f0:	a0 f4       	brcc	.+40     	; 0x191a <vfprintf+0x1c8>
    18f2:	b7 01       	movw	r22, r14
    18f4:	80 e2       	ldi	r24, 0x20	; 32
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	51 d1       	rcall	.+674    	; 0x1b9c <fputc>
    18fa:	3a 94       	dec	r3
    18fc:	f5 cf       	rjmp	.-22     	; 0x18e8 <vfprintf+0x196>
    18fe:	f5 01       	movw	r30, r10
    1900:	27 fc       	sbrc	r2, 7
    1902:	85 91       	lpm	r24, Z+
    1904:	27 fe       	sbrs	r2, 7
    1906:	81 91       	ld	r24, Z+
    1908:	5f 01       	movw	r10, r30
    190a:	b7 01       	movw	r22, r14
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	46 d1       	rcall	.+652    	; 0x1b9c <fputc>
    1910:	31 10       	cpse	r3, r1
    1912:	3a 94       	dec	r3
    1914:	f1 e0       	ldi	r31, 0x01	; 1
    1916:	4f 1a       	sub	r4, r31
    1918:	51 08       	sbc	r5, r1
    191a:	41 14       	cp	r4, r1
    191c:	51 04       	cpc	r5, r1
    191e:	79 f7       	brne	.-34     	; 0x18fe <vfprintf+0x1ac>
    1920:	de c0       	rjmp	.+444    	; 0x1ade <vfprintf+0x38c>
    1922:	84 36       	cpi	r24, 0x64	; 100
    1924:	11 f0       	breq	.+4      	; 0x192a <vfprintf+0x1d8>
    1926:	89 36       	cpi	r24, 0x69	; 105
    1928:	31 f5       	brne	.+76     	; 0x1976 <vfprintf+0x224>
    192a:	f8 01       	movw	r30, r16
    192c:	27 ff       	sbrs	r18, 7
    192e:	07 c0       	rjmp	.+14     	; 0x193e <vfprintf+0x1ec>
    1930:	60 81       	ld	r22, Z
    1932:	71 81       	ldd	r23, Z+1	; 0x01
    1934:	82 81       	ldd	r24, Z+2	; 0x02
    1936:	93 81       	ldd	r25, Z+3	; 0x03
    1938:	0c 5f       	subi	r16, 0xFC	; 252
    193a:	1f 4f       	sbci	r17, 0xFF	; 255
    193c:	08 c0       	rjmp	.+16     	; 0x194e <vfprintf+0x1fc>
    193e:	60 81       	ld	r22, Z
    1940:	71 81       	ldd	r23, Z+1	; 0x01
    1942:	88 27       	eor	r24, r24
    1944:	77 fd       	sbrc	r23, 7
    1946:	80 95       	com	r24
    1948:	98 2f       	mov	r25, r24
    194a:	0e 5f       	subi	r16, 0xFE	; 254
    194c:	1f 4f       	sbci	r17, 0xFF	; 255
    194e:	2f 76       	andi	r18, 0x6F	; 111
    1950:	b2 2e       	mov	r11, r18
    1952:	97 ff       	sbrs	r25, 7
    1954:	09 c0       	rjmp	.+18     	; 0x1968 <vfprintf+0x216>
    1956:	90 95       	com	r25
    1958:	80 95       	com	r24
    195a:	70 95       	com	r23
    195c:	61 95       	neg	r22
    195e:	7f 4f       	sbci	r23, 0xFF	; 255
    1960:	8f 4f       	sbci	r24, 0xFF	; 255
    1962:	9f 4f       	sbci	r25, 0xFF	; 255
    1964:	20 68       	ori	r18, 0x80	; 128
    1966:	b2 2e       	mov	r11, r18
    1968:	2a e0       	ldi	r18, 0x0A	; 10
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	a4 01       	movw	r20, r8
    196e:	48 d1       	rcall	.+656    	; 0x1c00 <__ultoa_invert>
    1970:	a8 2e       	mov	r10, r24
    1972:	a8 18       	sub	r10, r8
    1974:	43 c0       	rjmp	.+134    	; 0x19fc <vfprintf+0x2aa>
    1976:	85 37       	cpi	r24, 0x75	; 117
    1978:	29 f4       	brne	.+10     	; 0x1984 <vfprintf+0x232>
    197a:	2f 7e       	andi	r18, 0xEF	; 239
    197c:	b2 2e       	mov	r11, r18
    197e:	2a e0       	ldi	r18, 0x0A	; 10
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	25 c0       	rjmp	.+74     	; 0x19ce <vfprintf+0x27c>
    1984:	f2 2f       	mov	r31, r18
    1986:	f9 7f       	andi	r31, 0xF9	; 249
    1988:	bf 2e       	mov	r11, r31
    198a:	8f 36       	cpi	r24, 0x6F	; 111
    198c:	c1 f0       	breq	.+48     	; 0x19be <vfprintf+0x26c>
    198e:	18 f4       	brcc	.+6      	; 0x1996 <vfprintf+0x244>
    1990:	88 35       	cpi	r24, 0x58	; 88
    1992:	79 f0       	breq	.+30     	; 0x19b2 <vfprintf+0x260>
    1994:	ad c0       	rjmp	.+346    	; 0x1af0 <vfprintf+0x39e>
    1996:	80 37       	cpi	r24, 0x70	; 112
    1998:	19 f0       	breq	.+6      	; 0x19a0 <vfprintf+0x24e>
    199a:	88 37       	cpi	r24, 0x78	; 120
    199c:	21 f0       	breq	.+8      	; 0x19a6 <vfprintf+0x254>
    199e:	a8 c0       	rjmp	.+336    	; 0x1af0 <vfprintf+0x39e>
    19a0:	2f 2f       	mov	r18, r31
    19a2:	20 61       	ori	r18, 0x10	; 16
    19a4:	b2 2e       	mov	r11, r18
    19a6:	b4 fe       	sbrs	r11, 4
    19a8:	0d c0       	rjmp	.+26     	; 0x19c4 <vfprintf+0x272>
    19aa:	8b 2d       	mov	r24, r11
    19ac:	84 60       	ori	r24, 0x04	; 4
    19ae:	b8 2e       	mov	r11, r24
    19b0:	09 c0       	rjmp	.+18     	; 0x19c4 <vfprintf+0x272>
    19b2:	24 ff       	sbrs	r18, 4
    19b4:	0a c0       	rjmp	.+20     	; 0x19ca <vfprintf+0x278>
    19b6:	9f 2f       	mov	r25, r31
    19b8:	96 60       	ori	r25, 0x06	; 6
    19ba:	b9 2e       	mov	r11, r25
    19bc:	06 c0       	rjmp	.+12     	; 0x19ca <vfprintf+0x278>
    19be:	28 e0       	ldi	r18, 0x08	; 8
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	05 c0       	rjmp	.+10     	; 0x19ce <vfprintf+0x27c>
    19c4:	20 e1       	ldi	r18, 0x10	; 16
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <vfprintf+0x27c>
    19ca:	20 e1       	ldi	r18, 0x10	; 16
    19cc:	32 e0       	ldi	r19, 0x02	; 2
    19ce:	f8 01       	movw	r30, r16
    19d0:	b7 fe       	sbrs	r11, 7
    19d2:	07 c0       	rjmp	.+14     	; 0x19e2 <vfprintf+0x290>
    19d4:	60 81       	ld	r22, Z
    19d6:	71 81       	ldd	r23, Z+1	; 0x01
    19d8:	82 81       	ldd	r24, Z+2	; 0x02
    19da:	93 81       	ldd	r25, Z+3	; 0x03
    19dc:	0c 5f       	subi	r16, 0xFC	; 252
    19de:	1f 4f       	sbci	r17, 0xFF	; 255
    19e0:	06 c0       	rjmp	.+12     	; 0x19ee <vfprintf+0x29c>
    19e2:	60 81       	ld	r22, Z
    19e4:	71 81       	ldd	r23, Z+1	; 0x01
    19e6:	80 e0       	ldi	r24, 0x00	; 0
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	0e 5f       	subi	r16, 0xFE	; 254
    19ec:	1f 4f       	sbci	r17, 0xFF	; 255
    19ee:	a4 01       	movw	r20, r8
    19f0:	07 d1       	rcall	.+526    	; 0x1c00 <__ultoa_invert>
    19f2:	a8 2e       	mov	r10, r24
    19f4:	a8 18       	sub	r10, r8
    19f6:	fb 2d       	mov	r31, r11
    19f8:	ff 77       	andi	r31, 0x7F	; 127
    19fa:	bf 2e       	mov	r11, r31
    19fc:	b6 fe       	sbrs	r11, 6
    19fe:	0b c0       	rjmp	.+22     	; 0x1a16 <vfprintf+0x2c4>
    1a00:	2b 2d       	mov	r18, r11
    1a02:	2e 7f       	andi	r18, 0xFE	; 254
    1a04:	a5 14       	cp	r10, r5
    1a06:	50 f4       	brcc	.+20     	; 0x1a1c <vfprintf+0x2ca>
    1a08:	b4 fe       	sbrs	r11, 4
    1a0a:	0a c0       	rjmp	.+20     	; 0x1a20 <vfprintf+0x2ce>
    1a0c:	b2 fc       	sbrc	r11, 2
    1a0e:	08 c0       	rjmp	.+16     	; 0x1a20 <vfprintf+0x2ce>
    1a10:	2b 2d       	mov	r18, r11
    1a12:	2e 7e       	andi	r18, 0xEE	; 238
    1a14:	05 c0       	rjmp	.+10     	; 0x1a20 <vfprintf+0x2ce>
    1a16:	7a 2c       	mov	r7, r10
    1a18:	2b 2d       	mov	r18, r11
    1a1a:	03 c0       	rjmp	.+6      	; 0x1a22 <vfprintf+0x2d0>
    1a1c:	7a 2c       	mov	r7, r10
    1a1e:	01 c0       	rjmp	.+2      	; 0x1a22 <vfprintf+0x2d0>
    1a20:	75 2c       	mov	r7, r5
    1a22:	24 ff       	sbrs	r18, 4
    1a24:	0d c0       	rjmp	.+26     	; 0x1a40 <vfprintf+0x2ee>
    1a26:	fe 01       	movw	r30, r28
    1a28:	ea 0d       	add	r30, r10
    1a2a:	f1 1d       	adc	r31, r1
    1a2c:	80 81       	ld	r24, Z
    1a2e:	80 33       	cpi	r24, 0x30	; 48
    1a30:	11 f4       	brne	.+4      	; 0x1a36 <vfprintf+0x2e4>
    1a32:	29 7e       	andi	r18, 0xE9	; 233
    1a34:	09 c0       	rjmp	.+18     	; 0x1a48 <vfprintf+0x2f6>
    1a36:	22 ff       	sbrs	r18, 2
    1a38:	06 c0       	rjmp	.+12     	; 0x1a46 <vfprintf+0x2f4>
    1a3a:	73 94       	inc	r7
    1a3c:	73 94       	inc	r7
    1a3e:	04 c0       	rjmp	.+8      	; 0x1a48 <vfprintf+0x2f6>
    1a40:	82 2f       	mov	r24, r18
    1a42:	86 78       	andi	r24, 0x86	; 134
    1a44:	09 f0       	breq	.+2      	; 0x1a48 <vfprintf+0x2f6>
    1a46:	73 94       	inc	r7
    1a48:	23 fd       	sbrc	r18, 3
    1a4a:	12 c0       	rjmp	.+36     	; 0x1a70 <vfprintf+0x31e>
    1a4c:	20 ff       	sbrs	r18, 0
    1a4e:	06 c0       	rjmp	.+12     	; 0x1a5c <vfprintf+0x30a>
    1a50:	5a 2c       	mov	r5, r10
    1a52:	73 14       	cp	r7, r3
    1a54:	18 f4       	brcc	.+6      	; 0x1a5c <vfprintf+0x30a>
    1a56:	53 0c       	add	r5, r3
    1a58:	57 18       	sub	r5, r7
    1a5a:	73 2c       	mov	r7, r3
    1a5c:	73 14       	cp	r7, r3
    1a5e:	60 f4       	brcc	.+24     	; 0x1a78 <vfprintf+0x326>
    1a60:	b7 01       	movw	r22, r14
    1a62:	80 e2       	ldi	r24, 0x20	; 32
    1a64:	90 e0       	ldi	r25, 0x00	; 0
    1a66:	2c 87       	std	Y+12, r18	; 0x0c
    1a68:	99 d0       	rcall	.+306    	; 0x1b9c <fputc>
    1a6a:	73 94       	inc	r7
    1a6c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a6e:	f6 cf       	rjmp	.-20     	; 0x1a5c <vfprintf+0x30a>
    1a70:	73 14       	cp	r7, r3
    1a72:	10 f4       	brcc	.+4      	; 0x1a78 <vfprintf+0x326>
    1a74:	37 18       	sub	r3, r7
    1a76:	01 c0       	rjmp	.+2      	; 0x1a7a <vfprintf+0x328>
    1a78:	31 2c       	mov	r3, r1
    1a7a:	24 ff       	sbrs	r18, 4
    1a7c:	11 c0       	rjmp	.+34     	; 0x1aa0 <vfprintf+0x34e>
    1a7e:	b7 01       	movw	r22, r14
    1a80:	80 e3       	ldi	r24, 0x30	; 48
    1a82:	90 e0       	ldi	r25, 0x00	; 0
    1a84:	2c 87       	std	Y+12, r18	; 0x0c
    1a86:	8a d0       	rcall	.+276    	; 0x1b9c <fputc>
    1a88:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a8a:	22 ff       	sbrs	r18, 2
    1a8c:	16 c0       	rjmp	.+44     	; 0x1aba <vfprintf+0x368>
    1a8e:	21 ff       	sbrs	r18, 1
    1a90:	03 c0       	rjmp	.+6      	; 0x1a98 <vfprintf+0x346>
    1a92:	88 e5       	ldi	r24, 0x58	; 88
    1a94:	90 e0       	ldi	r25, 0x00	; 0
    1a96:	02 c0       	rjmp	.+4      	; 0x1a9c <vfprintf+0x34a>
    1a98:	88 e7       	ldi	r24, 0x78	; 120
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	b7 01       	movw	r22, r14
    1a9e:	0c c0       	rjmp	.+24     	; 0x1ab8 <vfprintf+0x366>
    1aa0:	82 2f       	mov	r24, r18
    1aa2:	86 78       	andi	r24, 0x86	; 134
    1aa4:	51 f0       	breq	.+20     	; 0x1aba <vfprintf+0x368>
    1aa6:	21 fd       	sbrc	r18, 1
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <vfprintf+0x35c>
    1aaa:	80 e2       	ldi	r24, 0x20	; 32
    1aac:	01 c0       	rjmp	.+2      	; 0x1ab0 <vfprintf+0x35e>
    1aae:	8b e2       	ldi	r24, 0x2B	; 43
    1ab0:	27 fd       	sbrc	r18, 7
    1ab2:	8d e2       	ldi	r24, 0x2D	; 45
    1ab4:	b7 01       	movw	r22, r14
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	71 d0       	rcall	.+226    	; 0x1b9c <fputc>
    1aba:	a5 14       	cp	r10, r5
    1abc:	30 f4       	brcc	.+12     	; 0x1aca <vfprintf+0x378>
    1abe:	b7 01       	movw	r22, r14
    1ac0:	80 e3       	ldi	r24, 0x30	; 48
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	6b d0       	rcall	.+214    	; 0x1b9c <fputc>
    1ac6:	5a 94       	dec	r5
    1ac8:	f8 cf       	rjmp	.-16     	; 0x1aba <vfprintf+0x368>
    1aca:	aa 94       	dec	r10
    1acc:	f4 01       	movw	r30, r8
    1ace:	ea 0d       	add	r30, r10
    1ad0:	f1 1d       	adc	r31, r1
    1ad2:	80 81       	ld	r24, Z
    1ad4:	b7 01       	movw	r22, r14
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	61 d0       	rcall	.+194    	; 0x1b9c <fputc>
    1ada:	a1 10       	cpse	r10, r1
    1adc:	f6 cf       	rjmp	.-20     	; 0x1aca <vfprintf+0x378>
    1ade:	33 20       	and	r3, r3
    1ae0:	09 f4       	brne	.+2      	; 0x1ae4 <vfprintf+0x392>
    1ae2:	5d ce       	rjmp	.-838    	; 0x179e <vfprintf+0x4c>
    1ae4:	b7 01       	movw	r22, r14
    1ae6:	80 e2       	ldi	r24, 0x20	; 32
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	58 d0       	rcall	.+176    	; 0x1b9c <fputc>
    1aec:	3a 94       	dec	r3
    1aee:	f7 cf       	rjmp	.-18     	; 0x1ade <vfprintf+0x38c>
    1af0:	f7 01       	movw	r30, r14
    1af2:	86 81       	ldd	r24, Z+6	; 0x06
    1af4:	97 81       	ldd	r25, Z+7	; 0x07
    1af6:	02 c0       	rjmp	.+4      	; 0x1afc <vfprintf+0x3aa>
    1af8:	8f ef       	ldi	r24, 0xFF	; 255
    1afa:	9f ef       	ldi	r25, 0xFF	; 255
    1afc:	2c 96       	adiw	r28, 0x0c	; 12
    1afe:	0f b6       	in	r0, 0x3f	; 63
    1b00:	f8 94       	cli
    1b02:	de bf       	out	0x3e, r29	; 62
    1b04:	0f be       	out	0x3f, r0	; 63
    1b06:	cd bf       	out	0x3d, r28	; 61
    1b08:	df 91       	pop	r29
    1b0a:	cf 91       	pop	r28
    1b0c:	1f 91       	pop	r17
    1b0e:	0f 91       	pop	r16
    1b10:	ff 90       	pop	r15
    1b12:	ef 90       	pop	r14
    1b14:	df 90       	pop	r13
    1b16:	cf 90       	pop	r12
    1b18:	bf 90       	pop	r11
    1b1a:	af 90       	pop	r10
    1b1c:	9f 90       	pop	r9
    1b1e:	8f 90       	pop	r8
    1b20:	7f 90       	pop	r7
    1b22:	6f 90       	pop	r6
    1b24:	5f 90       	pop	r5
    1b26:	4f 90       	pop	r4
    1b28:	3f 90       	pop	r3
    1b2a:	2f 90       	pop	r2
    1b2c:	08 95       	ret

00001b2e <calloc>:
    1b2e:	0f 93       	push	r16
    1b30:	1f 93       	push	r17
    1b32:	cf 93       	push	r28
    1b34:	df 93       	push	r29
    1b36:	86 9f       	mul	r24, r22
    1b38:	80 01       	movw	r16, r0
    1b3a:	87 9f       	mul	r24, r23
    1b3c:	10 0d       	add	r17, r0
    1b3e:	96 9f       	mul	r25, r22
    1b40:	10 0d       	add	r17, r0
    1b42:	11 24       	eor	r1, r1
    1b44:	c8 01       	movw	r24, r16
    1b46:	56 dc       	rcall	.-1876   	; 0x13f4 <malloc>
    1b48:	ec 01       	movw	r28, r24
    1b4a:	00 97       	sbiw	r24, 0x00	; 0
    1b4c:	21 f0       	breq	.+8      	; 0x1b56 <calloc+0x28>
    1b4e:	a8 01       	movw	r20, r16
    1b50:	60 e0       	ldi	r22, 0x00	; 0
    1b52:	70 e0       	ldi	r23, 0x00	; 0
    1b54:	11 d0       	rcall	.+34     	; 0x1b78 <memset>
    1b56:	ce 01       	movw	r24, r28
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	1f 91       	pop	r17
    1b5e:	0f 91       	pop	r16
    1b60:	08 95       	ret

00001b62 <strnlen_P>:
    1b62:	fc 01       	movw	r30, r24
    1b64:	05 90       	lpm	r0, Z+
    1b66:	61 50       	subi	r22, 0x01	; 1
    1b68:	70 40       	sbci	r23, 0x00	; 0
    1b6a:	01 10       	cpse	r0, r1
    1b6c:	d8 f7       	brcc	.-10     	; 0x1b64 <strnlen_P+0x2>
    1b6e:	80 95       	com	r24
    1b70:	90 95       	com	r25
    1b72:	8e 0f       	add	r24, r30
    1b74:	9f 1f       	adc	r25, r31
    1b76:	08 95       	ret

00001b78 <memset>:
    1b78:	dc 01       	movw	r26, r24
    1b7a:	01 c0       	rjmp	.+2      	; 0x1b7e <memset+0x6>
    1b7c:	6d 93       	st	X+, r22
    1b7e:	41 50       	subi	r20, 0x01	; 1
    1b80:	50 40       	sbci	r21, 0x00	; 0
    1b82:	e0 f7       	brcc	.-8      	; 0x1b7c <memset+0x4>
    1b84:	08 95       	ret

00001b86 <strnlen>:
    1b86:	fc 01       	movw	r30, r24
    1b88:	61 50       	subi	r22, 0x01	; 1
    1b8a:	70 40       	sbci	r23, 0x00	; 0
    1b8c:	01 90       	ld	r0, Z+
    1b8e:	01 10       	cpse	r0, r1
    1b90:	d8 f7       	brcc	.-10     	; 0x1b88 <strnlen+0x2>
    1b92:	80 95       	com	r24
    1b94:	90 95       	com	r25
    1b96:	8e 0f       	add	r24, r30
    1b98:	9f 1f       	adc	r25, r31
    1b9a:	08 95       	ret

00001b9c <fputc>:
    1b9c:	0f 93       	push	r16
    1b9e:	1f 93       	push	r17
    1ba0:	cf 93       	push	r28
    1ba2:	df 93       	push	r29
    1ba4:	18 2f       	mov	r17, r24
    1ba6:	09 2f       	mov	r16, r25
    1ba8:	eb 01       	movw	r28, r22
    1baa:	8b 81       	ldd	r24, Y+3	; 0x03
    1bac:	81 fd       	sbrc	r24, 1
    1bae:	03 c0       	rjmp	.+6      	; 0x1bb6 <fputc+0x1a>
    1bb0:	8f ef       	ldi	r24, 0xFF	; 255
    1bb2:	9f ef       	ldi	r25, 0xFF	; 255
    1bb4:	20 c0       	rjmp	.+64     	; 0x1bf6 <fputc+0x5a>
    1bb6:	82 ff       	sbrs	r24, 2
    1bb8:	10 c0       	rjmp	.+32     	; 0x1bda <fputc+0x3e>
    1bba:	4e 81       	ldd	r20, Y+6	; 0x06
    1bbc:	5f 81       	ldd	r21, Y+7	; 0x07
    1bbe:	2c 81       	ldd	r18, Y+4	; 0x04
    1bc0:	3d 81       	ldd	r19, Y+5	; 0x05
    1bc2:	42 17       	cp	r20, r18
    1bc4:	53 07       	cpc	r21, r19
    1bc6:	7c f4       	brge	.+30     	; 0x1be6 <fputc+0x4a>
    1bc8:	e8 81       	ld	r30, Y
    1bca:	f9 81       	ldd	r31, Y+1	; 0x01
    1bcc:	9f 01       	movw	r18, r30
    1bce:	2f 5f       	subi	r18, 0xFF	; 255
    1bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd2:	39 83       	std	Y+1, r19	; 0x01
    1bd4:	28 83       	st	Y, r18
    1bd6:	10 83       	st	Z, r17
    1bd8:	06 c0       	rjmp	.+12     	; 0x1be6 <fputc+0x4a>
    1bda:	e8 85       	ldd	r30, Y+8	; 0x08
    1bdc:	f9 85       	ldd	r31, Y+9	; 0x09
    1bde:	81 2f       	mov	r24, r17
    1be0:	19 95       	eicall
    1be2:	89 2b       	or	r24, r25
    1be4:	29 f7       	brne	.-54     	; 0x1bb0 <fputc+0x14>
    1be6:	2e 81       	ldd	r18, Y+6	; 0x06
    1be8:	3f 81       	ldd	r19, Y+7	; 0x07
    1bea:	2f 5f       	subi	r18, 0xFF	; 255
    1bec:	3f 4f       	sbci	r19, 0xFF	; 255
    1bee:	3f 83       	std	Y+7, r19	; 0x07
    1bf0:	2e 83       	std	Y+6, r18	; 0x06
    1bf2:	81 2f       	mov	r24, r17
    1bf4:	90 2f       	mov	r25, r16
    1bf6:	df 91       	pop	r29
    1bf8:	cf 91       	pop	r28
    1bfa:	1f 91       	pop	r17
    1bfc:	0f 91       	pop	r16
    1bfe:	08 95       	ret

00001c00 <__ultoa_invert>:
    1c00:	fa 01       	movw	r30, r20
    1c02:	aa 27       	eor	r26, r26
    1c04:	28 30       	cpi	r18, 0x08	; 8
    1c06:	51 f1       	breq	.+84     	; 0x1c5c <__ultoa_invert+0x5c>
    1c08:	20 31       	cpi	r18, 0x10	; 16
    1c0a:	81 f1       	breq	.+96     	; 0x1c6c <__ultoa_invert+0x6c>
    1c0c:	e8 94       	clt
    1c0e:	6f 93       	push	r22
    1c10:	6e 7f       	andi	r22, 0xFE	; 254
    1c12:	6e 5f       	subi	r22, 0xFE	; 254
    1c14:	7f 4f       	sbci	r23, 0xFF	; 255
    1c16:	8f 4f       	sbci	r24, 0xFF	; 255
    1c18:	9f 4f       	sbci	r25, 0xFF	; 255
    1c1a:	af 4f       	sbci	r26, 0xFF	; 255
    1c1c:	b1 e0       	ldi	r27, 0x01	; 1
    1c1e:	3e d0       	rcall	.+124    	; 0x1c9c <__ultoa_invert+0x9c>
    1c20:	b4 e0       	ldi	r27, 0x04	; 4
    1c22:	3c d0       	rcall	.+120    	; 0x1c9c <__ultoa_invert+0x9c>
    1c24:	67 0f       	add	r22, r23
    1c26:	78 1f       	adc	r23, r24
    1c28:	89 1f       	adc	r24, r25
    1c2a:	9a 1f       	adc	r25, r26
    1c2c:	a1 1d       	adc	r26, r1
    1c2e:	68 0f       	add	r22, r24
    1c30:	79 1f       	adc	r23, r25
    1c32:	8a 1f       	adc	r24, r26
    1c34:	91 1d       	adc	r25, r1
    1c36:	a1 1d       	adc	r26, r1
    1c38:	6a 0f       	add	r22, r26
    1c3a:	71 1d       	adc	r23, r1
    1c3c:	81 1d       	adc	r24, r1
    1c3e:	91 1d       	adc	r25, r1
    1c40:	a1 1d       	adc	r26, r1
    1c42:	20 d0       	rcall	.+64     	; 0x1c84 <__ultoa_invert+0x84>
    1c44:	09 f4       	brne	.+2      	; 0x1c48 <__ultoa_invert+0x48>
    1c46:	68 94       	set
    1c48:	3f 91       	pop	r19
    1c4a:	2a e0       	ldi	r18, 0x0A	; 10
    1c4c:	26 9f       	mul	r18, r22
    1c4e:	11 24       	eor	r1, r1
    1c50:	30 19       	sub	r19, r0
    1c52:	30 5d       	subi	r19, 0xD0	; 208
    1c54:	31 93       	st	Z+, r19
    1c56:	de f6       	brtc	.-74     	; 0x1c0e <__ultoa_invert+0xe>
    1c58:	cf 01       	movw	r24, r30
    1c5a:	08 95       	ret
    1c5c:	46 2f       	mov	r20, r22
    1c5e:	47 70       	andi	r20, 0x07	; 7
    1c60:	40 5d       	subi	r20, 0xD0	; 208
    1c62:	41 93       	st	Z+, r20
    1c64:	b3 e0       	ldi	r27, 0x03	; 3
    1c66:	0f d0       	rcall	.+30     	; 0x1c86 <__ultoa_invert+0x86>
    1c68:	c9 f7       	brne	.-14     	; 0x1c5c <__ultoa_invert+0x5c>
    1c6a:	f6 cf       	rjmp	.-20     	; 0x1c58 <__ultoa_invert+0x58>
    1c6c:	46 2f       	mov	r20, r22
    1c6e:	4f 70       	andi	r20, 0x0F	; 15
    1c70:	40 5d       	subi	r20, 0xD0	; 208
    1c72:	4a 33       	cpi	r20, 0x3A	; 58
    1c74:	18 f0       	brcs	.+6      	; 0x1c7c <__ultoa_invert+0x7c>
    1c76:	49 5d       	subi	r20, 0xD9	; 217
    1c78:	31 fd       	sbrc	r19, 1
    1c7a:	40 52       	subi	r20, 0x20	; 32
    1c7c:	41 93       	st	Z+, r20
    1c7e:	02 d0       	rcall	.+4      	; 0x1c84 <__ultoa_invert+0x84>
    1c80:	a9 f7       	brne	.-22     	; 0x1c6c <__ultoa_invert+0x6c>
    1c82:	ea cf       	rjmp	.-44     	; 0x1c58 <__ultoa_invert+0x58>
    1c84:	b4 e0       	ldi	r27, 0x04	; 4
    1c86:	a6 95       	lsr	r26
    1c88:	97 95       	ror	r25
    1c8a:	87 95       	ror	r24
    1c8c:	77 95       	ror	r23
    1c8e:	67 95       	ror	r22
    1c90:	ba 95       	dec	r27
    1c92:	c9 f7       	brne	.-14     	; 0x1c86 <__ultoa_invert+0x86>
    1c94:	00 97       	sbiw	r24, 0x00	; 0
    1c96:	61 05       	cpc	r22, r1
    1c98:	71 05       	cpc	r23, r1
    1c9a:	08 95       	ret
    1c9c:	9b 01       	movw	r18, r22
    1c9e:	ac 01       	movw	r20, r24
    1ca0:	0a 2e       	mov	r0, r26
    1ca2:	06 94       	lsr	r0
    1ca4:	57 95       	ror	r21
    1ca6:	47 95       	ror	r20
    1ca8:	37 95       	ror	r19
    1caa:	27 95       	ror	r18
    1cac:	ba 95       	dec	r27
    1cae:	c9 f7       	brne	.-14     	; 0x1ca2 <__ultoa_invert+0xa2>
    1cb0:	62 0f       	add	r22, r18
    1cb2:	73 1f       	adc	r23, r19
    1cb4:	84 1f       	adc	r24, r20
    1cb6:	95 1f       	adc	r25, r21
    1cb8:	a0 1d       	adc	r26, r0
    1cba:	08 95       	ret

00001cbc <_exit>:
    1cbc:	f8 94       	cli

00001cbe <__stop_program>:
    1cbe:	ff cf       	rjmp	.-2      	; 0x1cbe <__stop_program>
