INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/OneDrive/Documents/GitHub/ec413_lab_5/Sources/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/OneDrive/Documents/GitHub/ec413_lab_5/Sources/reg_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
