 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYSTEM_TOP_dft
Version: K-2015.06
Date   : Tue Aug 23 04:05:35 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_Valid_reg/SI (SDFFRQX1M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_Valid_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_ALU/ALU_Valid_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_Valid_reg/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/ALU_Valid_reg/Q (SDFFRQX1M)       0.40       0.40 r
  U0_ALU/U128/Y (OR2X2M)                   0.12       0.52 r
  U0_ALU/ALU_Valid_reg/D (SDFFRQX1M)       0.00       0.52 r
  data arrival time                                   0.52

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_Valid_reg/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                       -0.18      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/U76/Y (AOI222X1M)                                0.10       0.47 f
  U0_ALU/U95/Y (NAND4X2M)                                 0.08       0.54 r
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/U75/Y (AOI222X1M)                                0.10       0.47 f
  U0_ALU/U91/Y (NAND4X2M)                                 0.08       0.54 r
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/U99/Y (AOI22X1M)                                 0.11       0.48 f
  U0_ALU/U108/Y (NAND4X2M)                                0.08       0.56 r
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: U0_BIT_SYNC/FFSTAGES_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_BIT_SYNC/FFSTAGES_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q (SDFFRQX2M)            0.34       0.34 r
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/D (SDFFRQX2M)            0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_DATA_SYNC/FFSTAGES_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U1_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_DATA_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U1_DATA_SYNC/FFSTAGES_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_BIT_SYNC/FFSTAGES_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_BIT_SYNC/FFSTAGES_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q (SDFFRQX2M)            0.34       0.34 r
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/SI (SDFFRQX2M)           0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_DATA_SYNC/FFSTAGES_reg[1]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_DATA_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U1_DATA_SYNC/FFSTAGES_reg[1]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U0_RST_SYNC/FFSTAGES_reg[1]/D (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_RST_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U1_RST_SYNC/FFSTAGES_reg[1]/D (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_RST_SYNC/FFSTAGES_reg[0]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/PulseGenFF_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/PulseGenFF_reg/Q (SDFFRQX2M)               0.35       0.35 r
  U0_DATA_SYNC/test_so (DATA_SYNC_test_0)                 0.00       0.35 r
  U0_RST_SYNC/test_si (RST_SYNC_test_0)                   0.00       0.35 r
  U0_RST_SYNC/FFSTAGES_reg[0]/SI (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_RST_SYNC/FFSTAGES_reg[0]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (SDFFRQX2M)               0.35       0.35 r
  U1_DATA_SYNC/test_so (DATA_SYNC_test_1)                 0.00       0.35 r
  U1_RST_SYNC/test_si (RST_SYNC_test_1)                   0.00       0.35 r
  U1_RST_SYNC/FFSTAGES_reg[0]/SI (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_UART_RX/U0_Data_Sampler/test_so (Data_Sampler_test_1)
                                                          0.00       0.35 r
  U0_UART_RX/U0_Deseralizer/test_si (Deseralizer_test_1)
                                                          0.00       0.35 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_DATA_SYNC/FFSTAGES_reg[1]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_DATA_SYNC/PulseGenFF_reg
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/FFSTAGES_reg[1]/Q (SDFFRQX2M)              0.36       0.36 r
  U0_DATA_SYNC/PulseGenFF_reg/D (SDFFRQX2M)               0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/PulseGenFF_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_DATA_SYNC/FFSTAGES_reg[1]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_DATA_SYNC/PulseGenFF_reg
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_DATA_SYNC/FFSTAGES_reg[1]/Q (SDFFRQX2M)              0.36       0.36 r
  U1_DATA_SYNC/PulseGenFF_reg/D (SDFFRQX2M)               0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_DATA_SYNC/PulseGenFF_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_RST_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U0_RST_SYNC/FFSTAGES_reg[1]/SI (SDFFRQX1M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U1_RST_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U1_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/FFSTAGES_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/FFSTAGES_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U1_RST_SYNC/FFSTAGES_reg[1]/SI (SDFFRQX1M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/FFSTAGES_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RF_RdData_reg[3]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_Register_File/RF_RdData_reg[4]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RF_RdData_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/RF_RdData_reg[3]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/RF_RdData_reg[4]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RF_RdData_reg[4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RF_RdData_reg[2]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_Register_File/RF_RdData_reg[3]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RF_RdData_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/RF_RdData_reg[2]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/RF_RdData_reg[3]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RF_RdData_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RF_RdData_reg[1]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_Register_File/RF_RdData_reg[2]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RF_RdData_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/RF_RdData_reg[1]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/RF_RdData_reg[2]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RF_RdData_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RF_RdData_reg[0]
              (rising edge-triggered flip-flop clocked by CLK3)
  Endpoint: U0_Register_File/RF_RdData_reg[1]
            (rising edge-triggered flip-flop clocked by CLK3)
  Path Group: CLK3
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RF_RdData_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/RF_RdData_reg[0]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/RF_RdData_reg[1]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK3 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RF_RdData_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


1
