
*** Running vivado
    with args -log Pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pong.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Pong.tcl -notrace
Command: synth_design -top Pong -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.188 ; gain = 100.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pong' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.runs/synth_1/.Xil/Vivado-6548-DELL-TVA/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clocking' of component 'clk_wiz_0' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:108]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.runs/synth_1/.Xil/Vivado-6548-DELL-TVA/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Pixel_Pulser_V' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:6' bound to instance 'Pulser_V' of component 'Pixel_Pulser_V' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Pixel_Pulser_V' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:27]
	Parameter VisibleArea bound to: 480 - type: integer 
	Parameter F_Porch bound to: 10 - type: integer 
	Parameter B_Porch bound to: 33 - type: integer 
	Parameter Sync bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Pixel_Pulser_H' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:5' bound to instance 'Pixel_puls_H' of component 'Pixel_Pulser_H' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Pixel_Pulser_H' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:21]
	Parameter VisibleArea bound to: 640 - type: integer 
	Parameter F_Porch bound to: 16 - type: integer 
	Parameter B_Porch bound to: 48 - type: integer 
	Parameter Sync bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pixel_Pulser_H' (1#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:21]
WARNING: [Synth 8-549] port width mismatch for port 'HCounter': port width = 10, actual width = 32 [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Pulser_V' (2#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:27]
INFO: [Synth 8-3491] module 'Paddles' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Paddles.vhd:5' bound to instance 'Paddle_control' of component 'Paddles' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Paddles' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Paddles.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Paddles' (3#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Paddles.vhd:23]
INFO: [Synth 8-3491] module 'Ball' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Ball.vhd:7' bound to instance 'Ball_control' of component 'Ball' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Ball' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Ball.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Ball' (4#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Ball.vhd:22]
INFO: [Synth 8-3491] module 'scoreboard' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/scoreboard.vhd:6' bound to instance 'Scoreboard_control' of component 'scoreboard' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:155]
INFO: [Synth 8-638] synthesizing module 'scoreboard' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/scoreboard.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'scoreboard' (5#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/scoreboard.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Pong' (6#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.066 ; gain = 156.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.066 ; gain = 156.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.066 ; gain = 156.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking'
Finished Parsing XDC File [d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking'
Parsing XDC File [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_Pong.xdc]
Finished Parsing XDC File [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_Pong.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_Pong.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.715 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.715 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 809.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 809.715 ; gain = 516.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 809.715 ; gain = 516.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clocking. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 809.715 ; gain = 516.777
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Counter_V" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Ball.vhd:63]
INFO: [Synth 8-802] inferred FSM for state register 'reset_ball_reg' in module 'Ball'
INFO: [Synth 8-5545] ROM "reset_ball" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "xbal_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_ball" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_ball" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "xbal_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_ball" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "speed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ydirection" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ydirection" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_200Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 | 00000000000000000000000000000000
*
                 iSTATE0 |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reset_ball_reg' using encoding 'one-hot' in module 'Ball'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.715 ; gain = 516.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 8x32  Multipliers := 2     
	                11x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Pixel_Pulser_H 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Pixel_Pulser_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Paddles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 2     
	                11x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Counter_V" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_200Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Ball_control/\xdirection_reg[0] )
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[1]' (FDRE) to 'Ball_control/xdirection_reg[2]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[2]' (FDRE) to 'Ball_control/xdirection_reg[3]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[3]' (FDRE) to 'Ball_control/xdirection_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[4]' (FDRE) to 'Ball_control/xdirection_reg[5]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[5]' (FDRE) to 'Ball_control/xdirection_reg[6]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[6]' (FDRE) to 'Ball_control/xdirection_reg[7]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[7]' (FDRE) to 'Ball_control/xdirection_reg[8]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[8]' (FDRE) to 'Ball_control/xdirection_reg[9]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[9]' (FDRE) to 'Ball_control/xdirection_reg[10]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[10]' (FDRE) to 'Ball_control/xdirection_reg[11]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[11]' (FDRE) to 'Ball_control/xdirection_reg[12]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[12]' (FDRE) to 'Ball_control/xdirection_reg[13]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[13]' (FDRE) to 'Ball_control/xdirection_reg[14]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[14]' (FDRE) to 'Ball_control/xdirection_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[15]' (FDRE) to 'Ball_control/xdirection_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[16]' (FDRE) to 'Ball_control/xdirection_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[17]' (FDRE) to 'Ball_control/xdirection_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[18]' (FDRE) to 'Ball_control/xdirection_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[19]' (FDRE) to 'Ball_control/xdirection_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[20]' (FDRE) to 'Ball_control/xdirection_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[21]' (FDRE) to 'Ball_control/xdirection_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[22]' (FDRE) to 'Ball_control/xdirection_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[23]' (FDRE) to 'Ball_control/xdirection_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[24]' (FDRE) to 'Ball_control/xdirection_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[25]' (FDRE) to 'Ball_control/xdirection_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[26]' (FDRE) to 'Ball_control/xdirection_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[27]' (FDRE) to 'Ball_control/xdirection_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[28]' (FDRE) to 'Ball_control/xdirection_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[29]' (FDRE) to 'Ball_control/xdirection_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ball_control/xdirection_reg[30]' (FDRE) to 'Ball_control/xdirection_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Ball_control/\ydirection_reg[0] )
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[1]' (FDSE) to 'Ball_control/ydirection_reg[2]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[2]' (FDSE) to 'Ball_control/ydirection_reg[3]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[3]' (FDSE) to 'Ball_control/ydirection_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[4]' (FDSE) to 'Ball_control/ydirection_reg[5]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[5]' (FDSE) to 'Ball_control/ydirection_reg[6]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[6]' (FDSE) to 'Ball_control/ydirection_reg[7]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[7]' (FDSE) to 'Ball_control/ydirection_reg[8]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[8]' (FDSE) to 'Ball_control/ydirection_reg[9]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[9]' (FDSE) to 'Ball_control/ydirection_reg[10]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[10]' (FDSE) to 'Ball_control/ydirection_reg[11]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[11]' (FDSE) to 'Ball_control/ydirection_reg[12]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[12]' (FDSE) to 'Ball_control/ydirection_reg[13]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[13]' (FDSE) to 'Ball_control/ydirection_reg[14]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[14]' (FDSE) to 'Ball_control/ydirection_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[15]' (FDSE) to 'Ball_control/ydirection_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[16]' (FDSE) to 'Ball_control/ydirection_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[17]' (FDSE) to 'Ball_control/ydirection_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[18]' (FDSE) to 'Ball_control/ydirection_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[19]' (FDSE) to 'Ball_control/ydirection_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[20]' (FDSE) to 'Ball_control/ydirection_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[21]' (FDSE) to 'Ball_control/ydirection_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[22]' (FDSE) to 'Ball_control/ydirection_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[23]' (FDSE) to 'Ball_control/ydirection_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[24]' (FDSE) to 'Ball_control/ydirection_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[25]' (FDSE) to 'Ball_control/ydirection_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[26]' (FDSE) to 'Ball_control/ydirection_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[27]' (FDSE) to 'Ball_control/ydirection_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[28]' (FDSE) to 'Ball_control/ydirection_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[29]' (FDSE) to 'Ball_control/ydirection_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ball_control/ydirection_reg[30]' (FDSE) to 'Ball_control/ydirection_reg[31]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_reset_ball_reg[0]) is unused and will be removed from module Ball.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 809.715 ; gain = 516.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking/clk_10MHz' to pin 'clocking/bbstub_clk_10MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking/clk_pixel' to pin 'clocking/bbstub_clk_pixel/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 823.379 ; gain = 530.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 850.734 ; gain = 557.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |BUFG             |     3|
|3     |CARRY4           |  1348|
|4     |LUT1             |   337|
|5     |LUT2             |  1288|
|6     |LUT3             |  1865|
|7     |LUT4             |  1556|
|8     |LUT5             |  1074|
|9     |LUT6             |  2023|
|10    |MUXF7            |    28|
|11    |MUXF8            |     7|
|12    |FDRE             |   342|
|13    |FDSE             |    10|
|14    |IBUF             |     9|
|15    |OBUF             |    29|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  9921|
|2     |  Ball_control       |Ball           |  3041|
|3     |  Paddle_control     |Paddles        |   633|
|4     |  Pulser_V           |Pixel_Pulser_V |   338|
|5     |    Pixel_puls_H     |Pixel_Pulser_H |   169|
|6     |  Scoreboard_control |scoreboard     |  5775|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1094.633 ; gain = 441.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1094.633 ; gain = 801.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1094.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1094.633 ; gain = 813.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1094.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.runs/synth_1/Pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pong_utilization_synth.rpt -pb Pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 15:46:02 2019...
