TITLE "Memory";

INCLUDE "lucid_ram.inc";
INCLUDE "lpm_mux.inc";

SUBDESIGN ram_io (
	d[4..1], addr[2..1], sel[2..1],
		we, clk, rst, mode : INPUT;
	q_ss[4..1], q_pass[4..1] : OUTPUT;
)

VARIABLE
	ram : lucid_ram;
	mux[2..1] : LPM_MUX
	WITH (
		LPM_WIDTH = 4,
		LPM_SIZE = 4,
		LPM_WIDTHS = 2
	);
	
BEGIN
	ram.d[] = d[];
	ram.clk = clk;
	ram.we = we;
	ram.rst = rst;
	ram.addr[] = addr[];
	ram.mode = VCC;
	
	mux[1].sel[] = sel[];
	mux[].data[][] = ram.q[][];
	
	mux[2].sel[] = addr[];
	
	q_ss[] = mux[1].result[];
	q_pass[] = mux[2].result[];
END;