
user_int_test_RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ac4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08006bd8  08006bd8  00016bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000e4  08006e50  08006e50  00016e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000188  08006f34  08006f34  00016f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   0000001c  080070bc  080070bc  000170bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080070d8  080070d8  000170d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000084  20000000  080070dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000240  20000084  08007160  00020084  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200002c4  08007160  000202c4  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017aa0  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000416b  00000000  00000000  00037b4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e40  00000000  00000000  0003bcb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001090  00000000  00000000  0003caf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008aba  00000000  00000000  0003db88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000595d  00000000  00000000  00046642  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004bf9f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000036f4  00000000  00000000  0004c01c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    00007ffa  00000000  00000000  0004f710  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	08006bbc 	.word	0x08006bbc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	08006bbc 	.word	0x08006bbc

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_drsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000168:	e002      	b.n	8000170 <__adddf3>
 800016a:	bf00      	nop

0800016c <__aeabi_dsub>:
 800016c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000170 <__adddf3>:
 8000170:	b530      	push	{r4, r5, lr}
 8000172:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000176:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800017a:	ea94 0f05 	teq	r4, r5
 800017e:	bf08      	it	eq
 8000180:	ea90 0f02 	teqeq	r0, r2
 8000184:	bf1f      	itttt	ne
 8000186:	ea54 0c00 	orrsne.w	ip, r4, r0
 800018a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000192:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000196:	f000 80e2 	beq.w	800035e <__adddf3+0x1ee>
 800019a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001a2:	bfb8      	it	lt
 80001a4:	426d      	neglt	r5, r5
 80001a6:	dd0c      	ble.n	80001c2 <__adddf3+0x52>
 80001a8:	442c      	add	r4, r5
 80001aa:	ea80 0202 	eor.w	r2, r0, r2
 80001ae:	ea81 0303 	eor.w	r3, r1, r3
 80001b2:	ea82 0000 	eor.w	r0, r2, r0
 80001b6:	ea83 0101 	eor.w	r1, r3, r1
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	2d36      	cmp	r5, #54	; 0x36
 80001c4:	bf88      	it	hi
 80001c6:	bd30      	pophi	{r4, r5, pc}
 80001c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x70>
 80001da:	4240      	negs	r0, r0
 80001dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x84>
 80001ee:	4252      	negs	r2, r2
 80001f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f4:	ea94 0f05 	teq	r4, r5
 80001f8:	f000 80a7 	beq.w	800034a <__adddf3+0x1da>
 80001fc:	f1a4 0401 	sub.w	r4, r4, #1
 8000200:	f1d5 0e20 	rsbs	lr, r5, #32
 8000204:	db0d      	blt.n	8000222 <__adddf3+0xb2>
 8000206:	fa02 fc0e 	lsl.w	ip, r2, lr
 800020a:	fa22 f205 	lsr.w	r2, r2, r5
 800020e:	1880      	adds	r0, r0, r2
 8000210:	f141 0100 	adc.w	r1, r1, #0
 8000214:	fa03 f20e 	lsl.w	r2, r3, lr
 8000218:	1880      	adds	r0, r0, r2
 800021a:	fa43 f305 	asr.w	r3, r3, r5
 800021e:	4159      	adcs	r1, r3
 8000220:	e00e      	b.n	8000240 <__adddf3+0xd0>
 8000222:	f1a5 0520 	sub.w	r5, r5, #32
 8000226:	f10e 0e20 	add.w	lr, lr, #32
 800022a:	2a01      	cmp	r2, #1
 800022c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000230:	bf28      	it	cs
 8000232:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	18c0      	adds	r0, r0, r3
 800023c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000240:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000244:	d507      	bpl.n	8000256 <__adddf3+0xe6>
 8000246:	f04f 0e00 	mov.w	lr, #0
 800024a:	f1dc 0c00 	rsbs	ip, ip, #0
 800024e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000252:	eb6e 0101 	sbc.w	r1, lr, r1
 8000256:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800025a:	d31b      	bcc.n	8000294 <__adddf3+0x124>
 800025c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000260:	d30c      	bcc.n	800027c <__adddf3+0x10c>
 8000262:	0849      	lsrs	r1, r1, #1
 8000264:	ea5f 0030 	movs.w	r0, r0, rrx
 8000268:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800026c:	f104 0401 	add.w	r4, r4, #1
 8000270:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000274:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000278:	f080 809a 	bcs.w	80003b0 <__adddf3+0x240>
 800027c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000280:	bf08      	it	eq
 8000282:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000286:	f150 0000 	adcs.w	r0, r0, #0
 800028a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028e:	ea41 0105 	orr.w	r1, r1, r5
 8000292:	bd30      	pop	{r4, r5, pc}
 8000294:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000298:	4140      	adcs	r0, r0
 800029a:	eb41 0101 	adc.w	r1, r1, r1
 800029e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002a2:	f1a4 0401 	sub.w	r4, r4, #1
 80002a6:	d1e9      	bne.n	800027c <__adddf3+0x10c>
 80002a8:	f091 0f00 	teq	r1, #0
 80002ac:	bf04      	itt	eq
 80002ae:	4601      	moveq	r1, r0
 80002b0:	2000      	moveq	r0, #0
 80002b2:	fab1 f381 	clz	r3, r1
 80002b6:	bf08      	it	eq
 80002b8:	3320      	addeq	r3, #32
 80002ba:	f1a3 030b 	sub.w	r3, r3, #11
 80002be:	f1b3 0220 	subs.w	r2, r3, #32
 80002c2:	da0c      	bge.n	80002de <__adddf3+0x16e>
 80002c4:	320c      	adds	r2, #12
 80002c6:	dd08      	ble.n	80002da <__adddf3+0x16a>
 80002c8:	f102 0c14 	add.w	ip, r2, #20
 80002cc:	f1c2 020c 	rsb	r2, r2, #12
 80002d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d4:	fa21 f102 	lsr.w	r1, r1, r2
 80002d8:	e00c      	b.n	80002f4 <__adddf3+0x184>
 80002da:	f102 0214 	add.w	r2, r2, #20
 80002de:	bfd8      	it	le
 80002e0:	f1c2 0c20 	rsble	ip, r2, #32
 80002e4:	fa01 f102 	lsl.w	r1, r1, r2
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	bfdc      	itt	le
 80002ee:	ea41 010c 	orrle.w	r1, r1, ip
 80002f2:	4090      	lslle	r0, r2
 80002f4:	1ae4      	subs	r4, r4, r3
 80002f6:	bfa2      	ittt	ge
 80002f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002fc:	4329      	orrge	r1, r5
 80002fe:	bd30      	popge	{r4, r5, pc}
 8000300:	ea6f 0404 	mvn.w	r4, r4
 8000304:	3c1f      	subs	r4, #31
 8000306:	da1c      	bge.n	8000342 <__adddf3+0x1d2>
 8000308:	340c      	adds	r4, #12
 800030a:	dc0e      	bgt.n	800032a <__adddf3+0x1ba>
 800030c:	f104 0414 	add.w	r4, r4, #20
 8000310:	f1c4 0220 	rsb	r2, r4, #32
 8000314:	fa20 f004 	lsr.w	r0, r0, r4
 8000318:	fa01 f302 	lsl.w	r3, r1, r2
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	fa21 f304 	lsr.w	r3, r1, r4
 8000324:	ea45 0103 	orr.w	r1, r5, r3
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	f1c4 040c 	rsb	r4, r4, #12
 800032e:	f1c4 0220 	rsb	r2, r4, #32
 8000332:	fa20 f002 	lsr.w	r0, r0, r2
 8000336:	fa01 f304 	lsl.w	r3, r1, r4
 800033a:	ea40 0003 	orr.w	r0, r0, r3
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	fa21 f004 	lsr.w	r0, r1, r4
 8000346:	4629      	mov	r1, r5
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f094 0f00 	teq	r4, #0
 800034e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000352:	bf06      	itte	eq
 8000354:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000358:	3401      	addeq	r4, #1
 800035a:	3d01      	subne	r5, #1
 800035c:	e74e      	b.n	80001fc <__adddf3+0x8c>
 800035e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000362:	bf18      	it	ne
 8000364:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000368:	d029      	beq.n	80003be <__adddf3+0x24e>
 800036a:	ea94 0f05 	teq	r4, r5
 800036e:	bf08      	it	eq
 8000370:	ea90 0f02 	teqeq	r0, r2
 8000374:	d005      	beq.n	8000382 <__adddf3+0x212>
 8000376:	ea54 0c00 	orrs.w	ip, r4, r0
 800037a:	bf04      	itt	eq
 800037c:	4619      	moveq	r1, r3
 800037e:	4610      	moveq	r0, r2
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	ea91 0f03 	teq	r1, r3
 8000386:	bf1e      	ittt	ne
 8000388:	2100      	movne	r1, #0
 800038a:	2000      	movne	r0, #0
 800038c:	bd30      	popne	{r4, r5, pc}
 800038e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000392:	d105      	bne.n	80003a0 <__adddf3+0x230>
 8000394:	0040      	lsls	r0, r0, #1
 8000396:	4149      	adcs	r1, r1
 8000398:	bf28      	it	cs
 800039a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a4:	bf3c      	itt	cc
 80003a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003aa:	bd30      	popcc	{r4, r5, pc}
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b8:	f04f 0000 	mov.w	r0, #0
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c2:	bf1a      	itte	ne
 80003c4:	4619      	movne	r1, r3
 80003c6:	4610      	movne	r0, r2
 80003c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003cc:	bf1c      	itt	ne
 80003ce:	460b      	movne	r3, r1
 80003d0:	4602      	movne	r2, r0
 80003d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d6:	bf06      	itte	eq
 80003d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003dc:	ea91 0f03 	teqeq	r1, r3
 80003e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	bf00      	nop

080003e8 <__aeabi_ui2d>:
 80003e8:	f090 0f00 	teq	r0, #0
 80003ec:	bf04      	itt	eq
 80003ee:	2100      	moveq	r1, #0
 80003f0:	4770      	bxeq	lr
 80003f2:	b530      	push	{r4, r5, lr}
 80003f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003fc:	f04f 0500 	mov.w	r5, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	e750      	b.n	80002a8 <__adddf3+0x138>
 8000406:	bf00      	nop

08000408 <__aeabi_i2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800041c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000420:	bf48      	it	mi
 8000422:	4240      	negmi	r0, r0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e73e      	b.n	80002a8 <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_f2d>:
 800042c:	0042      	lsls	r2, r0, #1
 800042e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000432:	ea4f 0131 	mov.w	r1, r1, rrx
 8000436:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800043a:	bf1f      	itttt	ne
 800043c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000440:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000444:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000448:	4770      	bxne	lr
 800044a:	f092 0f00 	teq	r2, #0
 800044e:	bf14      	ite	ne
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	; 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e720      	b.n	80002a8 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aedc 	beq.w	8000256 <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6c1      	b.n	8000256 <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__gedf2>:
 80008f8:	f04f 3cff 	mov.w	ip, #4294967295
 80008fc:	e006      	b.n	800090c <__cmpdf2+0x4>
 80008fe:	bf00      	nop

08000900 <__ledf2>:
 8000900:	f04f 0c01 	mov.w	ip, #1
 8000904:	e002      	b.n	800090c <__cmpdf2+0x4>
 8000906:	bf00      	nop

08000908 <__cmpdf2>:
 8000908:	f04f 0c01 	mov.w	ip, #1
 800090c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800091c:	bf18      	it	ne
 800091e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000922:	d01b      	beq.n	800095c <__cmpdf2+0x54>
 8000924:	b001      	add	sp, #4
 8000926:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092a:	bf0c      	ite	eq
 800092c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000930:	ea91 0f03 	teqne	r1, r3
 8000934:	bf02      	ittt	eq
 8000936:	ea90 0f02 	teqeq	r0, r2
 800093a:	2000      	moveq	r0, #0
 800093c:	4770      	bxeq	lr
 800093e:	f110 0f00 	cmn.w	r0, #0
 8000942:	ea91 0f03 	teq	r1, r3
 8000946:	bf58      	it	pl
 8000948:	4299      	cmppl	r1, r3
 800094a:	bf08      	it	eq
 800094c:	4290      	cmpeq	r0, r2
 800094e:	bf2c      	ite	cs
 8000950:	17d8      	asrcs	r0, r3, #31
 8000952:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000956:	f040 0001 	orr.w	r0, r0, #1
 800095a:	4770      	bx	lr
 800095c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000960:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000964:	d102      	bne.n	800096c <__cmpdf2+0x64>
 8000966:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096a:	d107      	bne.n	800097c <__cmpdf2+0x74>
 800096c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d1d6      	bne.n	8000924 <__cmpdf2+0x1c>
 8000976:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097a:	d0d3      	beq.n	8000924 <__cmpdf2+0x1c>
 800097c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop

08000984 <__aeabi_cdrcmple>:
 8000984:	4684      	mov	ip, r0
 8000986:	4610      	mov	r0, r2
 8000988:	4662      	mov	r2, ip
 800098a:	468c      	mov	ip, r1
 800098c:	4619      	mov	r1, r3
 800098e:	4663      	mov	r3, ip
 8000990:	e000      	b.n	8000994 <__aeabi_cdcmpeq>
 8000992:	bf00      	nop

08000994 <__aeabi_cdcmpeq>:
 8000994:	b501      	push	{r0, lr}
 8000996:	f7ff ffb7 	bl	8000908 <__cmpdf2>
 800099a:	2800      	cmp	r0, #0
 800099c:	bf48      	it	mi
 800099e:	f110 0f00 	cmnmi.w	r0, #0
 80009a2:	bd01      	pop	{r0, pc}

080009a4 <__aeabi_dcmpeq>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff fff4 	bl	8000994 <__aeabi_cdcmpeq>
 80009ac:	bf0c      	ite	eq
 80009ae:	2001      	moveq	r0, #1
 80009b0:	2000      	movne	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmplt>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffea 	bl	8000994 <__aeabi_cdcmpeq>
 80009c0:	bf34      	ite	cc
 80009c2:	2001      	movcc	r0, #1
 80009c4:	2000      	movcs	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmple>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffe0 	bl	8000994 <__aeabi_cdcmpeq>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpge>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffce 	bl	8000984 <__aeabi_cdrcmple>
 80009e8:	bf94      	ite	ls
 80009ea:	2001      	movls	r0, #1
 80009ec:	2000      	movhi	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpgt>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffc4 	bl	8000984 <__aeabi_cdrcmple>
 80009fc:	bf34      	ite	cc
 80009fe:	2001      	movcc	r0, #1
 8000a00:	2000      	movcs	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpun>:
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__aeabi_dcmpun+0x10>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d10a      	bne.n	8000a2e <__aeabi_dcmpun+0x26>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__aeabi_dcmpun+0x20>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d102      	bne.n	8000a2e <__aeabi_dcmpun+0x26>
 8000a28:	f04f 0000 	mov.w	r0, #0
 8000a2c:	4770      	bx	lr
 8000a2e:	f04f 0001 	mov.w	r0, #1
 8000a32:	4770      	bx	lr

08000a34 <__aeabi_d2iz>:
 8000a34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d215      	bcs.n	8000a6a <__aeabi_d2iz+0x36>
 8000a3e:	d511      	bpl.n	8000a64 <__aeabi_d2iz+0x30>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d912      	bls.n	8000a70 <__aeabi_d2iz+0x3c>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	bf18      	it	ne
 8000a60:	4240      	negne	r0, r0
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d105      	bne.n	8000a7c <__aeabi_d2iz+0x48>
 8000a70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a74:	bf08      	it	eq
 8000a76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_frsub>:
 8000ac4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ac8:	e002      	b.n	8000ad0 <__addsf3>
 8000aca:	bf00      	nop

08000acc <__aeabi_fsub>:
 8000acc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad0 <__addsf3>:
 8000ad0:	0042      	lsls	r2, r0, #1
 8000ad2:	bf1f      	itttt	ne
 8000ad4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ad8:	ea92 0f03 	teqne	r2, r3
 8000adc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae4:	d06a      	beq.n	8000bbc <__addsf3+0xec>
 8000ae6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aee:	bfc1      	itttt	gt
 8000af0:	18d2      	addgt	r2, r2, r3
 8000af2:	4041      	eorgt	r1, r0
 8000af4:	4048      	eorgt	r0, r1
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	bfb8      	it	lt
 8000afa:	425b      	neglt	r3, r3
 8000afc:	2b19      	cmp	r3, #25
 8000afe:	bf88      	it	hi
 8000b00:	4770      	bxhi	lr
 8000b02:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b0e:	bf18      	it	ne
 8000b10:	4240      	negne	r0, r0
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b16:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b1e:	bf18      	it	ne
 8000b20:	4249      	negne	r1, r1
 8000b22:	ea92 0f03 	teq	r2, r3
 8000b26:	d03f      	beq.n	8000ba8 <__addsf3+0xd8>
 8000b28:	f1a2 0201 	sub.w	r2, r2, #1
 8000b2c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b30:	eb10 000c 	adds.w	r0, r0, ip
 8000b34:	f1c3 0320 	rsb	r3, r3, #32
 8000b38:	fa01 f103 	lsl.w	r1, r1, r3
 8000b3c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b40:	d502      	bpl.n	8000b48 <__addsf3+0x78>
 8000b42:	4249      	negs	r1, r1
 8000b44:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b48:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b4c:	d313      	bcc.n	8000b76 <__addsf3+0xa6>
 8000b4e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b52:	d306      	bcc.n	8000b62 <__addsf3+0x92>
 8000b54:	0840      	lsrs	r0, r0, #1
 8000b56:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5a:	f102 0201 	add.w	r2, r2, #1
 8000b5e:	2afe      	cmp	r2, #254	; 0xfe
 8000b60:	d251      	bcs.n	8000c06 <__addsf3+0x136>
 8000b62:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b66:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6a:	bf08      	it	eq
 8000b6c:	f020 0001 	biceq.w	r0, r0, #1
 8000b70:	ea40 0003 	orr.w	r0, r0, r3
 8000b74:	4770      	bx	lr
 8000b76:	0049      	lsls	r1, r1, #1
 8000b78:	eb40 0000 	adc.w	r0, r0, r0
 8000b7c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b80:	f1a2 0201 	sub.w	r2, r2, #1
 8000b84:	d1ed      	bne.n	8000b62 <__addsf3+0x92>
 8000b86:	fab0 fc80 	clz	ip, r0
 8000b8a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b8e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b92:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b96:	bfaa      	itet	ge
 8000b98:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b9c:	4252      	neglt	r2, r2
 8000b9e:	4318      	orrge	r0, r3
 8000ba0:	bfbc      	itt	lt
 8000ba2:	40d0      	lsrlt	r0, r2
 8000ba4:	4318      	orrlt	r0, r3
 8000ba6:	4770      	bx	lr
 8000ba8:	f092 0f00 	teq	r2, #0
 8000bac:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb0:	bf06      	itte	eq
 8000bb2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bb6:	3201      	addeq	r2, #1
 8000bb8:	3b01      	subne	r3, #1
 8000bba:	e7b5      	b.n	8000b28 <__addsf3+0x58>
 8000bbc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc4:	bf18      	it	ne
 8000bc6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bca:	d021      	beq.n	8000c10 <__addsf3+0x140>
 8000bcc:	ea92 0f03 	teq	r2, r3
 8000bd0:	d004      	beq.n	8000bdc <__addsf3+0x10c>
 8000bd2:	f092 0f00 	teq	r2, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	4608      	moveq	r0, r1
 8000bda:	4770      	bx	lr
 8000bdc:	ea90 0f01 	teq	r0, r1
 8000be0:	bf1c      	itt	ne
 8000be2:	2000      	movne	r0, #0
 8000be4:	4770      	bxne	lr
 8000be6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bea:	d104      	bne.n	8000bf6 <__addsf3+0x126>
 8000bec:	0040      	lsls	r0, r0, #1
 8000bee:	bf28      	it	cs
 8000bf0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf4:	4770      	bx	lr
 8000bf6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfa:	bf3c      	itt	cc
 8000bfc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c00:	4770      	bxcc	lr
 8000c02:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c06:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c0e:	4770      	bx	lr
 8000c10:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c14:	bf16      	itet	ne
 8000c16:	4608      	movne	r0, r1
 8000c18:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c1c:	4601      	movne	r1, r0
 8000c1e:	0242      	lsls	r2, r0, #9
 8000c20:	bf06      	itte	eq
 8000c22:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c26:	ea90 0f01 	teqeq	r0, r1
 8000c2a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_ui2f>:
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	e004      	b.n	8000c40 <__aeabi_i2f+0x8>
 8000c36:	bf00      	nop

08000c38 <__aeabi_i2f>:
 8000c38:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c3c:	bf48      	it	mi
 8000c3e:	4240      	negmi	r0, r0
 8000c40:	ea5f 0c00 	movs.w	ip, r0
 8000c44:	bf08      	it	eq
 8000c46:	4770      	bxeq	lr
 8000c48:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c4c:	4601      	mov	r1, r0
 8000c4e:	f04f 0000 	mov.w	r0, #0
 8000c52:	e01c      	b.n	8000c8e <__aeabi_l2f+0x2a>

08000c54 <__aeabi_ul2f>:
 8000c54:	ea50 0201 	orrs.w	r2, r0, r1
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	e00a      	b.n	8000c78 <__aeabi_l2f+0x14>
 8000c62:	bf00      	nop

08000c64 <__aeabi_l2f>:
 8000c64:	ea50 0201 	orrs.w	r2, r0, r1
 8000c68:	bf08      	it	eq
 8000c6a:	4770      	bxeq	lr
 8000c6c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c70:	d502      	bpl.n	8000c78 <__aeabi_l2f+0x14>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	ea5f 0c01 	movs.w	ip, r1
 8000c7c:	bf02      	ittt	eq
 8000c7e:	4684      	moveq	ip, r0
 8000c80:	4601      	moveq	r1, r0
 8000c82:	2000      	moveq	r0, #0
 8000c84:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c88:	bf08      	it	eq
 8000c8a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c92:	fabc f28c 	clz	r2, ip
 8000c96:	3a08      	subs	r2, #8
 8000c98:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c9c:	db10      	blt.n	8000cc0 <__aeabi_l2f+0x5c>
 8000c9e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca2:	4463      	add	r3, ip
 8000ca4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca8:	f1c2 0220 	rsb	r2, r2, #32
 8000cac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb0:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb4:	eb43 0002 	adc.w	r0, r3, r2
 8000cb8:	bf08      	it	eq
 8000cba:	f020 0001 	biceq.w	r0, r0, #1
 8000cbe:	4770      	bx	lr
 8000cc0:	f102 0220 	add.w	r2, r2, #32
 8000cc4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc8:	f1c2 0220 	rsb	r2, r2, #32
 8000ccc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd4:	eb43 0002 	adc.w	r0, r3, r2
 8000cd8:	bf08      	it	eq
 8000cda:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_fmul>:
 8000ce0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce8:	bf1e      	ittt	ne
 8000cea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cee:	ea92 0f0c 	teqne	r2, ip
 8000cf2:	ea93 0f0c 	teqne	r3, ip
 8000cf6:	d06f      	beq.n	8000dd8 <__aeabi_fmul+0xf8>
 8000cf8:	441a      	add	r2, r3
 8000cfa:	ea80 0c01 	eor.w	ip, r0, r1
 8000cfe:	0240      	lsls	r0, r0, #9
 8000d00:	bf18      	it	ne
 8000d02:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d06:	d01e      	beq.n	8000d46 <__aeabi_fmul+0x66>
 8000d08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d0c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d10:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d14:	fba0 3101 	umull	r3, r1, r0, r1
 8000d18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d1c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d20:	bf3e      	ittt	cc
 8000d22:	0049      	lslcc	r1, r1, #1
 8000d24:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d28:	005b      	lslcc	r3, r3, #1
 8000d2a:	ea40 0001 	orr.w	r0, r0, r1
 8000d2e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d32:	2afd      	cmp	r2, #253	; 0xfd
 8000d34:	d81d      	bhi.n	8000d72 <__aeabi_fmul+0x92>
 8000d36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3e:	bf08      	it	eq
 8000d40:	f020 0001 	biceq.w	r0, r0, #1
 8000d44:	4770      	bx	lr
 8000d46:	f090 0f00 	teq	r0, #0
 8000d4a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d4e:	bf08      	it	eq
 8000d50:	0249      	lsleq	r1, r1, #9
 8000d52:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d56:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5a:	3a7f      	subs	r2, #127	; 0x7f
 8000d5c:	bfc2      	ittt	gt
 8000d5e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d62:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d66:	4770      	bxgt	lr
 8000d68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	dc5d      	bgt.n	8000e30 <__aeabi_fmul+0x150>
 8000d74:	f112 0f19 	cmn.w	r2, #25
 8000d78:	bfdc      	itt	le
 8000d7a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d7e:	4770      	bxle	lr
 8000d80:	f1c2 0200 	rsb	r2, r2, #0
 8000d84:	0041      	lsls	r1, r0, #1
 8000d86:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8a:	f1c2 0220 	rsb	r2, r2, #32
 8000d8e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d92:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d96:	f140 0000 	adc.w	r0, r0, #0
 8000d9a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d9e:	bf08      	it	eq
 8000da0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da4:	4770      	bx	lr
 8000da6:	f092 0f00 	teq	r2, #0
 8000daa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dae:	bf02      	ittt	eq
 8000db0:	0040      	lsleq	r0, r0, #1
 8000db2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000db6:	3a01      	subeq	r2, #1
 8000db8:	d0f9      	beq.n	8000dae <__aeabi_fmul+0xce>
 8000dba:	ea40 000c 	orr.w	r0, r0, ip
 8000dbe:	f093 0f00 	teq	r3, #0
 8000dc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dc6:	bf02      	ittt	eq
 8000dc8:	0049      	lsleq	r1, r1, #1
 8000dca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dce:	3b01      	subeq	r3, #1
 8000dd0:	d0f9      	beq.n	8000dc6 <__aeabi_fmul+0xe6>
 8000dd2:	ea41 010c 	orr.w	r1, r1, ip
 8000dd6:	e78f      	b.n	8000cf8 <__aeabi_fmul+0x18>
 8000dd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ddc:	ea92 0f0c 	teq	r2, ip
 8000de0:	bf18      	it	ne
 8000de2:	ea93 0f0c 	teqne	r3, ip
 8000de6:	d00a      	beq.n	8000dfe <__aeabi_fmul+0x11e>
 8000de8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dec:	bf18      	it	ne
 8000dee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df2:	d1d8      	bne.n	8000da6 <__aeabi_fmul+0xc6>
 8000df4:	ea80 0001 	eor.w	r0, r0, r1
 8000df8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	bf17      	itett	ne
 8000e04:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e08:	4608      	moveq	r0, r1
 8000e0a:	f091 0f00 	teqne	r1, #0
 8000e0e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e12:	d014      	beq.n	8000e3e <__aeabi_fmul+0x15e>
 8000e14:	ea92 0f0c 	teq	r2, ip
 8000e18:	d101      	bne.n	8000e1e <__aeabi_fmul+0x13e>
 8000e1a:	0242      	lsls	r2, r0, #9
 8000e1c:	d10f      	bne.n	8000e3e <__aeabi_fmul+0x15e>
 8000e1e:	ea93 0f0c 	teq	r3, ip
 8000e22:	d103      	bne.n	8000e2c <__aeabi_fmul+0x14c>
 8000e24:	024b      	lsls	r3, r1, #9
 8000e26:	bf18      	it	ne
 8000e28:	4608      	movne	r0, r1
 8000e2a:	d108      	bne.n	8000e3e <__aeabi_fmul+0x15e>
 8000e2c:	ea80 0001 	eor.w	r0, r0, r1
 8000e30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e3c:	4770      	bx	lr
 8000e3e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e42:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e46:	4770      	bx	lr

08000e48 <__aeabi_fdiv>:
 8000e48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e50:	bf1e      	ittt	ne
 8000e52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e56:	ea92 0f0c 	teqne	r2, ip
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d069      	beq.n	8000f34 <__aeabi_fdiv+0xec>
 8000e60:	eba2 0203 	sub.w	r2, r2, r3
 8000e64:	ea80 0c01 	eor.w	ip, r0, r1
 8000e68:	0249      	lsls	r1, r1, #9
 8000e6a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e6e:	d037      	beq.n	8000ee0 <__aeabi_fdiv+0x98>
 8000e70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e74:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e78:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e80:	428b      	cmp	r3, r1
 8000e82:	bf38      	it	cc
 8000e84:	005b      	lslcc	r3, r3, #1
 8000e86:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	bf24      	itt	cs
 8000e92:	1a5b      	subcs	r3, r3, r1
 8000e94:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e98:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e9c:	bf24      	itt	cs
 8000e9e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ea6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eaa:	bf24      	itt	cs
 8000eac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eb8:	bf24      	itt	cs
 8000eba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ebe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec2:	011b      	lsls	r3, r3, #4
 8000ec4:	bf18      	it	ne
 8000ec6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eca:	d1e0      	bne.n	8000e8e <__aeabi_fdiv+0x46>
 8000ecc:	2afd      	cmp	r2, #253	; 0xfd
 8000ece:	f63f af50 	bhi.w	8000d72 <__aeabi_fmul+0x92>
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed8:	bf08      	it	eq
 8000eda:	f020 0001 	biceq.w	r0, r0, #1
 8000ede:	4770      	bx	lr
 8000ee0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee8:	327f      	adds	r2, #127	; 0x7f
 8000eea:	bfc2      	ittt	gt
 8000eec:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef4:	4770      	bxgt	lr
 8000ef6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efa:	f04f 0300 	mov.w	r3, #0
 8000efe:	3a01      	subs	r2, #1
 8000f00:	e737      	b.n	8000d72 <__aeabi_fmul+0x92>
 8000f02:	f092 0f00 	teq	r2, #0
 8000f06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0a:	bf02      	ittt	eq
 8000f0c:	0040      	lsleq	r0, r0, #1
 8000f0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f12:	3a01      	subeq	r2, #1
 8000f14:	d0f9      	beq.n	8000f0a <__aeabi_fdiv+0xc2>
 8000f16:	ea40 000c 	orr.w	r0, r0, ip
 8000f1a:	f093 0f00 	teq	r3, #0
 8000f1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0049      	lsleq	r1, r1, #1
 8000f26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2a:	3b01      	subeq	r3, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fdiv+0xda>
 8000f2e:	ea41 010c 	orr.w	r1, r1, ip
 8000f32:	e795      	b.n	8000e60 <__aeabi_fdiv+0x18>
 8000f34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f38:	ea92 0f0c 	teq	r2, ip
 8000f3c:	d108      	bne.n	8000f50 <__aeabi_fdiv+0x108>
 8000f3e:	0242      	lsls	r2, r0, #9
 8000f40:	f47f af7d 	bne.w	8000e3e <__aeabi_fmul+0x15e>
 8000f44:	ea93 0f0c 	teq	r3, ip
 8000f48:	f47f af70 	bne.w	8000e2c <__aeabi_fmul+0x14c>
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	e776      	b.n	8000e3e <__aeabi_fmul+0x15e>
 8000f50:	ea93 0f0c 	teq	r3, ip
 8000f54:	d104      	bne.n	8000f60 <__aeabi_fdiv+0x118>
 8000f56:	024b      	lsls	r3, r1, #9
 8000f58:	f43f af4c 	beq.w	8000df4 <__aeabi_fmul+0x114>
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	e76e      	b.n	8000e3e <__aeabi_fmul+0x15e>
 8000f60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f64:	bf18      	it	ne
 8000f66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6a:	d1ca      	bne.n	8000f02 <__aeabi_fdiv+0xba>
 8000f6c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f70:	f47f af5c 	bne.w	8000e2c <__aeabi_fmul+0x14c>
 8000f74:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f78:	f47f af3c 	bne.w	8000df4 <__aeabi_fmul+0x114>
 8000f7c:	e75f      	b.n	8000e3e <__aeabi_fmul+0x15e>
 8000f7e:	bf00      	nop

08000f80 <__gesf2>:
 8000f80:	f04f 3cff 	mov.w	ip, #4294967295
 8000f84:	e006      	b.n	8000f94 <__cmpsf2+0x4>
 8000f86:	bf00      	nop

08000f88 <__lesf2>:
 8000f88:	f04f 0c01 	mov.w	ip, #1
 8000f8c:	e002      	b.n	8000f94 <__cmpsf2+0x4>
 8000f8e:	bf00      	nop

08000f90 <__cmpsf2>:
 8000f90:	f04f 0c01 	mov.w	ip, #1
 8000f94:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f98:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa4:	bf18      	it	ne
 8000fa6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000faa:	d011      	beq.n	8000fd0 <__cmpsf2+0x40>
 8000fac:	b001      	add	sp, #4
 8000fae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb2:	bf18      	it	ne
 8000fb4:	ea90 0f01 	teqne	r0, r1
 8000fb8:	bf58      	it	pl
 8000fba:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fbe:	bf88      	it	hi
 8000fc0:	17c8      	asrhi	r0, r1, #31
 8000fc2:	bf38      	it	cc
 8000fc4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fc8:	bf18      	it	ne
 8000fca:	f040 0001 	orrne.w	r0, r0, #1
 8000fce:	4770      	bx	lr
 8000fd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd4:	d102      	bne.n	8000fdc <__cmpsf2+0x4c>
 8000fd6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fda:	d105      	bne.n	8000fe8 <__cmpsf2+0x58>
 8000fdc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe0:	d1e4      	bne.n	8000fac <__cmpsf2+0x1c>
 8000fe2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fe6:	d0e1      	beq.n	8000fac <__cmpsf2+0x1c>
 8000fe8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <__aeabi_cfrcmple>:
 8000ff0:	4684      	mov	ip, r0
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	4661      	mov	r1, ip
 8000ff6:	e7ff      	b.n	8000ff8 <__aeabi_cfcmpeq>

08000ff8 <__aeabi_cfcmpeq>:
 8000ff8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffa:	f7ff ffc9 	bl	8000f90 <__cmpsf2>
 8000ffe:	2800      	cmp	r0, #0
 8001000:	bf48      	it	mi
 8001002:	f110 0f00 	cmnmi.w	r0, #0
 8001006:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001008 <__aeabi_fcmpeq>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff fff4 	bl	8000ff8 <__aeabi_cfcmpeq>
 8001010:	bf0c      	ite	eq
 8001012:	2001      	moveq	r0, #1
 8001014:	2000      	movne	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmplt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffea 	bl	8000ff8 <__aeabi_cfcmpeq>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmple>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffe0 	bl	8000ff8 <__aeabi_cfcmpeq>
 8001038:	bf94      	ite	ls
 800103a:	2001      	movls	r0, #1
 800103c:	2000      	movhi	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmpge>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffd2 	bl	8000ff0 <__aeabi_cfrcmple>
 800104c:	bf94      	ite	ls
 800104e:	2001      	movls	r0, #1
 8001050:	2000      	movhi	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmpgt>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffc8 	bl	8000ff0 <__aeabi_cfrcmple>
 8001060:	bf34      	ite	cc
 8001062:	2001      	movcc	r0, #1
 8001064:	2000      	movcs	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_f2uiz>:
 800106c:	0042      	lsls	r2, r0, #1
 800106e:	d20e      	bcs.n	800108e <__aeabi_f2uiz+0x22>
 8001070:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001074:	d30b      	bcc.n	800108e <__aeabi_f2uiz+0x22>
 8001076:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800107e:	d409      	bmi.n	8001094 <__aeabi_f2uiz+0x28>
 8001080:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001084:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001088:	fa23 f002 	lsr.w	r0, r3, r2
 800108c:	4770      	bx	lr
 800108e:	f04f 0000 	mov.w	r0, #0
 8001092:	4770      	bx	lr
 8001094:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001098:	d101      	bne.n	800109e <__aeabi_f2uiz+0x32>
 800109a:	0242      	lsls	r2, r0, #9
 800109c:	d102      	bne.n	80010a4 <__aeabi_f2uiz+0x38>
 800109e:	f04f 30ff 	mov.w	r0, #4294967295
 80010a2:	4770      	bx	lr
 80010a4:	f04f 0000 	mov.w	r0, #0
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <selfrel_offset31>:
 80010ac:	6803      	ldr	r3, [r0, #0]
 80010ae:	005a      	lsls	r2, r3, #1
 80010b0:	bf4c      	ite	mi
 80010b2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80010b6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80010ba:	4418      	add	r0, r3
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <search_EIT_table>:
 80010c0:	b361      	cbz	r1, 800111c <search_EIT_table+0x5c>
 80010c2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010c6:	f101 3aff 	add.w	sl, r1, #4294967295
 80010ca:	4690      	mov	r8, r2
 80010cc:	4606      	mov	r6, r0
 80010ce:	46d1      	mov	r9, sl
 80010d0:	2700      	movs	r7, #0
 80010d2:	eb07 0409 	add.w	r4, r7, r9
 80010d6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80010da:	1064      	asrs	r4, r4, #1
 80010dc:	00e5      	lsls	r5, r4, #3
 80010de:	1971      	adds	r1, r6, r5
 80010e0:	4608      	mov	r0, r1
 80010e2:	f7ff ffe3 	bl	80010ac <selfrel_offset31>
 80010e6:	45a2      	cmp	sl, r4
 80010e8:	4683      	mov	fp, r0
 80010ea:	f105 0008 	add.w	r0, r5, #8
 80010ee:	4430      	add	r0, r6
 80010f0:	d009      	beq.n	8001106 <search_EIT_table+0x46>
 80010f2:	f7ff ffdb 	bl	80010ac <selfrel_offset31>
 80010f6:	45c3      	cmp	fp, r8
 80010f8:	f100 30ff 	add.w	r0, r0, #4294967295
 80010fc:	d805      	bhi.n	800110a <search_EIT_table+0x4a>
 80010fe:	4540      	cmp	r0, r8
 8001100:	d209      	bcs.n	8001116 <search_EIT_table+0x56>
 8001102:	1c67      	adds	r7, r4, #1
 8001104:	e7e5      	b.n	80010d2 <search_EIT_table+0x12>
 8001106:	45c3      	cmp	fp, r8
 8001108:	d905      	bls.n	8001116 <search_EIT_table+0x56>
 800110a:	42a7      	cmp	r7, r4
 800110c:	d002      	beq.n	8001114 <search_EIT_table+0x54>
 800110e:	f104 39ff 	add.w	r9, r4, #4294967295
 8001112:	e7de      	b.n	80010d2 <search_EIT_table+0x12>
 8001114:	2100      	movs	r1, #0
 8001116:	4608      	mov	r0, r1
 8001118:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800111c:	4608      	mov	r0, r1
 800111e:	4770      	bx	lr

08001120 <__gnu_unwind_get_pr_addr>:
 8001120:	2801      	cmp	r0, #1
 8001122:	d007      	beq.n	8001134 <__gnu_unwind_get_pr_addr+0x14>
 8001124:	2802      	cmp	r0, #2
 8001126:	d007      	beq.n	8001138 <__gnu_unwind_get_pr_addr+0x18>
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <__gnu_unwind_get_pr_addr+0x1c>)
 800112a:	2800      	cmp	r0, #0
 800112c:	bf0c      	ite	eq
 800112e:	4618      	moveq	r0, r3
 8001130:	2000      	movne	r0, #0
 8001132:	4770      	bx	lr
 8001134:	4802      	ldr	r0, [pc, #8]	; (8001140 <__gnu_unwind_get_pr_addr+0x20>)
 8001136:	4770      	bx	lr
 8001138:	4802      	ldr	r0, [pc, #8]	; (8001144 <__gnu_unwind_get_pr_addr+0x24>)
 800113a:	4770      	bx	lr
 800113c:	08001831 	.word	0x08001831
 8001140:	08001835 	.word	0x08001835
 8001144:	08001839 	.word	0x08001839

08001148 <get_eit_entry>:
 8001148:	b530      	push	{r4, r5, lr}
 800114a:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <get_eit_entry+0x98>)
 800114c:	b083      	sub	sp, #12
 800114e:	4604      	mov	r4, r0
 8001150:	1e8d      	subs	r5, r1, #2
 8001152:	b373      	cbz	r3, 80011b2 <get_eit_entry+0x6a>
 8001154:	a901      	add	r1, sp, #4
 8001156:	4628      	mov	r0, r5
 8001158:	f3af 8000 	nop.w
 800115c:	b318      	cbz	r0, 80011a6 <get_eit_entry+0x5e>
 800115e:	9901      	ldr	r1, [sp, #4]
 8001160:	462a      	mov	r2, r5
 8001162:	f7ff ffad 	bl	80010c0 <search_EIT_table>
 8001166:	4601      	mov	r1, r0
 8001168:	b1e8      	cbz	r0, 80011a6 <get_eit_entry+0x5e>
 800116a:	f7ff ff9f 	bl	80010ac <selfrel_offset31>
 800116e:	684b      	ldr	r3, [r1, #4]
 8001170:	64a0      	str	r0, [r4, #72]	; 0x48
 8001172:	2b01      	cmp	r3, #1
 8001174:	d011      	beq.n	800119a <get_eit_entry+0x52>
 8001176:	2b00      	cmp	r3, #0
 8001178:	db22      	blt.n	80011c0 <get_eit_entry+0x78>
 800117a:	1d08      	adds	r0, r1, #4
 800117c:	f7ff ff96 	bl	80010ac <selfrel_offset31>
 8001180:	2300      	movs	r3, #0
 8001182:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001184:	6523      	str	r3, [r4, #80]	; 0x50
 8001186:	6803      	ldr	r3, [r0, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	db1e      	blt.n	80011ca <get_eit_entry+0x82>
 800118c:	f7ff ff8e 	bl	80010ac <selfrel_offset31>
 8001190:	2300      	movs	r3, #0
 8001192:	6120      	str	r0, [r4, #16]
 8001194:	4618      	mov	r0, r3
 8001196:	b003      	add	sp, #12
 8001198:	bd30      	pop	{r4, r5, pc}
 800119a:	2305      	movs	r3, #5
 800119c:	2200      	movs	r2, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	6122      	str	r2, [r4, #16]
 80011a2:	b003      	add	sp, #12
 80011a4:	bd30      	pop	{r4, r5, pc}
 80011a6:	2309      	movs	r3, #9
 80011a8:	2200      	movs	r2, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	6122      	str	r2, [r4, #16]
 80011ae:	b003      	add	sp, #12
 80011b0:	bd30      	pop	{r4, r5, pc}
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <get_eit_entry+0x9c>)
 80011b4:	490c      	ldr	r1, [pc, #48]	; (80011e8 <get_eit_entry+0xa0>)
 80011b6:	4618      	mov	r0, r3
 80011b8:	1ac9      	subs	r1, r1, r3
 80011ba:	10c9      	asrs	r1, r1, #3
 80011bc:	9101      	str	r1, [sp, #4]
 80011be:	e7cf      	b.n	8001160 <get_eit_entry+0x18>
 80011c0:	2301      	movs	r3, #1
 80011c2:	1d08      	adds	r0, r1, #4
 80011c4:	64e0      	str	r0, [r4, #76]	; 0x4c
 80011c6:	6523      	str	r3, [r4, #80]	; 0x50
 80011c8:	e7dd      	b.n	8001186 <get_eit_entry+0x3e>
 80011ca:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80011ce:	f7ff ffa7 	bl	8001120 <__gnu_unwind_get_pr_addr>
 80011d2:	2800      	cmp	r0, #0
 80011d4:	6120      	str	r0, [r4, #16]
 80011d6:	bf14      	ite	ne
 80011d8:	2300      	movne	r3, #0
 80011da:	2309      	moveq	r3, #9
 80011dc:	e7da      	b.n	8001194 <get_eit_entry+0x4c>
 80011de:	bf00      	nop
 80011e0:	00000000 	.word	0x00000000
 80011e4:	08006f34 	.word	0x08006f34
 80011e8:	080070bc 	.word	0x080070bc

080011ec <restore_non_core_regs>:
 80011ec:	6803      	ldr	r3, [r0, #0]
 80011ee:	b510      	push	{r4, lr}
 80011f0:	07da      	lsls	r2, r3, #31
 80011f2:	4604      	mov	r4, r0
 80011f4:	d406      	bmi.n	8001204 <restore_non_core_regs+0x18>
 80011f6:	079b      	lsls	r3, r3, #30
 80011f8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80011fc:	d509      	bpl.n	8001212 <restore_non_core_regs+0x26>
 80011fe:	f000 fc57 	bl	8001ab0 <__gnu_Unwind_Restore_VFP_D>
 8001202:	6823      	ldr	r3, [r4, #0]
 8001204:	0759      	lsls	r1, r3, #29
 8001206:	d509      	bpl.n	800121c <restore_non_core_regs+0x30>
 8001208:	071a      	lsls	r2, r3, #28
 800120a:	d50e      	bpl.n	800122a <restore_non_core_regs+0x3e>
 800120c:	06db      	lsls	r3, r3, #27
 800120e:	d513      	bpl.n	8001238 <restore_non_core_regs+0x4c>
 8001210:	bd10      	pop	{r4, pc}
 8001212:	f000 fc45 	bl	8001aa0 <__gnu_Unwind_Restore_VFP>
 8001216:	6823      	ldr	r3, [r4, #0]
 8001218:	0759      	lsls	r1, r3, #29
 800121a:	d4f5      	bmi.n	8001208 <restore_non_core_regs+0x1c>
 800121c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001220:	f000 fc4e 	bl	8001ac0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001224:	6823      	ldr	r3, [r4, #0]
 8001226:	071a      	lsls	r2, r3, #28
 8001228:	d4f0      	bmi.n	800120c <restore_non_core_regs+0x20>
 800122a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800122e:	f000 fc4f 	bl	8001ad0 <__gnu_Unwind_Restore_WMMXD>
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	06db      	lsls	r3, r3, #27
 8001236:	d4eb      	bmi.n	8001210 <restore_non_core_regs+0x24>
 8001238:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800123c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001240:	f000 bc8a 	b.w	8001b58 <__gnu_Unwind_Restore_WMMXC>

08001244 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001244:	6803      	ldr	r3, [r0, #0]
 8001246:	b103      	cbz	r3, 800124a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001248:	4403      	add	r3, r0
 800124a:	4618      	mov	r0, r3
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop

08001250 <__gnu_unwind_24bit.isra.1>:
 8001250:	2009      	movs	r0, #9
 8001252:	4770      	bx	lr

08001254 <_Unwind_DebugHook>:
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop

08001258 <unwind_phase2>:
 8001258:	b570      	push	{r4, r5, r6, lr}
 800125a:	4604      	mov	r4, r0
 800125c:	460d      	mov	r5, r1
 800125e:	e008      	b.n	8001272 <unwind_phase2+0x1a>
 8001260:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001262:	6923      	ldr	r3, [r4, #16]
 8001264:	6162      	str	r2, [r4, #20]
 8001266:	4621      	mov	r1, r4
 8001268:	462a      	mov	r2, r5
 800126a:	2001      	movs	r0, #1
 800126c:	4798      	blx	r3
 800126e:	2808      	cmp	r0, #8
 8001270:	d108      	bne.n	8001284 <unwind_phase2+0x2c>
 8001272:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001274:	4620      	mov	r0, r4
 8001276:	f7ff ff67 	bl	8001148 <get_eit_entry>
 800127a:	4606      	mov	r6, r0
 800127c:	2800      	cmp	r0, #0
 800127e:	d0ef      	beq.n	8001260 <unwind_phase2+0x8>
 8001280:	f005 fb2b 	bl	80068da <abort>
 8001284:	2807      	cmp	r0, #7
 8001286:	d1fb      	bne.n	8001280 <unwind_phase2+0x28>
 8001288:	4630      	mov	r0, r6
 800128a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800128c:	f7ff ffe2 	bl	8001254 <_Unwind_DebugHook>
 8001290:	1d28      	adds	r0, r5, #4
 8001292:	f000 fbf9 	bl	8001a88 <__restore_core_regs>
 8001296:	bf00      	nop

08001298 <unwind_phase2_forced>:
 8001298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800129c:	4605      	mov	r5, r0
 800129e:	2700      	movs	r7, #0
 80012a0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80012a4:	ac03      	add	r4, sp, #12
 80012a6:	1d0e      	adds	r6, r1, #4
 80012a8:	4692      	mov	sl, r2
 80012aa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012ba:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80012be:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80012c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80012c6:	ac02      	add	r4, sp, #8
 80012c8:	4628      	mov	r0, r5
 80012ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80012cc:	6027      	str	r7, [r4, #0]
 80012ce:	f7ff ff3b 	bl	8001148 <get_eit_entry>
 80012d2:	f1ba 0f00 	cmp.w	sl, #0
 80012d6:	4607      	mov	r7, r0
 80012d8:	bf14      	ite	ne
 80012da:	260a      	movne	r6, #10
 80012dc:	2609      	moveq	r6, #9
 80012de:	b17f      	cbz	r7, 8001300 <unwind_phase2_forced+0x68>
 80012e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80012e2:	f046 0110 	orr.w	r1, r6, #16
 80012e6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80012ea:	462a      	mov	r2, r5
 80012ec:	6463      	str	r3, [r4, #68]	; 0x44
 80012ee:	2001      	movs	r0, #1
 80012f0:	462b      	mov	r3, r5
 80012f2:	47c0      	blx	r8
 80012f4:	bb78      	cbnz	r0, 8001356 <unwind_phase2_forced+0xbe>
 80012f6:	4638      	mov	r0, r7
 80012f8:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80012fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001300:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001302:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001306:	616b      	str	r3, [r5, #20]
 8001308:	4621      	mov	r1, r4
 800130a:	a87a      	add	r0, sp, #488	; 0x1e8
 800130c:	f005 fc4a 	bl	8006ba4 <memcpy>
 8001310:	692b      	ldr	r3, [r5, #16]
 8001312:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001314:	4629      	mov	r1, r5
 8001316:	4630      	mov	r0, r6
 8001318:	4798      	blx	r3
 800131a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800131c:	4682      	mov	sl, r0
 800131e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001322:	4631      	mov	r1, r6
 8001324:	6463      	str	r3, [r4, #68]	; 0x44
 8001326:	462a      	mov	r2, r5
 8001328:	462b      	mov	r3, r5
 800132a:	2001      	movs	r0, #1
 800132c:	47c0      	blx	r8
 800132e:	b990      	cbnz	r0, 8001356 <unwind_phase2_forced+0xbe>
 8001330:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001334:	a97a      	add	r1, sp, #488	; 0x1e8
 8001336:	4620      	mov	r0, r4
 8001338:	f005 fc34 	bl	8006ba4 <memcpy>
 800133c:	f1ba 0f08 	cmp.w	sl, #8
 8001340:	d106      	bne.n	8001350 <unwind_phase2_forced+0xb8>
 8001342:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001344:	4628      	mov	r0, r5
 8001346:	f7ff feff 	bl	8001148 <get_eit_entry>
 800134a:	2609      	movs	r6, #9
 800134c:	4607      	mov	r7, r0
 800134e:	e7c6      	b.n	80012de <unwind_phase2_forced+0x46>
 8001350:	f1ba 0f07 	cmp.w	sl, #7
 8001354:	d005      	beq.n	8001362 <unwind_phase2_forced+0xca>
 8001356:	2709      	movs	r7, #9
 8001358:	4638      	mov	r0, r7
 800135a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800135e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001362:	4638      	mov	r0, r7
 8001364:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001366:	f7ff ff75 	bl	8001254 <_Unwind_DebugHook>
 800136a:	a803      	add	r0, sp, #12
 800136c:	f000 fb8c 	bl	8001a88 <__restore_core_regs>

08001370 <_Unwind_GetCFA>:
 8001370:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8001372:	4770      	bx	lr

08001374 <__gnu_Unwind_RaiseException>:
 8001374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001376:	f04f 3eff 	mov.w	lr, #4294967295
 800137a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800137c:	b0f9      	sub	sp, #484	; 0x1e4
 800137e:	640b      	str	r3, [r1, #64]	; 0x40
 8001380:	1d0e      	adds	r6, r1, #4
 8001382:	ad01      	add	r5, sp, #4
 8001384:	460f      	mov	r7, r1
 8001386:	4604      	mov	r4, r0
 8001388:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800138a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800138c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800138e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001390:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001394:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001398:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800139c:	f8cd e000 	str.w	lr, [sp]
 80013a0:	e006      	b.n	80013b0 <__gnu_Unwind_RaiseException+0x3c>
 80013a2:	6923      	ldr	r3, [r4, #16]
 80013a4:	466a      	mov	r2, sp
 80013a6:	4621      	mov	r1, r4
 80013a8:	4798      	blx	r3
 80013aa:	2808      	cmp	r0, #8
 80013ac:	4605      	mov	r5, r0
 80013ae:	d108      	bne.n	80013c2 <__gnu_Unwind_RaiseException+0x4e>
 80013b0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80013b2:	4620      	mov	r0, r4
 80013b4:	f7ff fec8 	bl	8001148 <get_eit_entry>
 80013b8:	2800      	cmp	r0, #0
 80013ba:	d0f2      	beq.n	80013a2 <__gnu_Unwind_RaiseException+0x2e>
 80013bc:	2009      	movs	r0, #9
 80013be:	b079      	add	sp, #484	; 0x1e4
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c2:	4668      	mov	r0, sp
 80013c4:	f7ff ff12 	bl	80011ec <restore_non_core_regs>
 80013c8:	2d06      	cmp	r5, #6
 80013ca:	d1f7      	bne.n	80013bc <__gnu_Unwind_RaiseException+0x48>
 80013cc:	4639      	mov	r1, r7
 80013ce:	4620      	mov	r0, r4
 80013d0:	f7ff ff42 	bl	8001258 <unwind_phase2>

080013d4 <__gnu_Unwind_ForcedUnwind>:
 80013d4:	b430      	push	{r4, r5}
 80013d6:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80013d8:	60c1      	str	r1, [r0, #12]
 80013da:	6182      	str	r2, [r0, #24]
 80013dc:	4619      	mov	r1, r3
 80013de:	641d      	str	r5, [r3, #64]	; 0x40
 80013e0:	2200      	movs	r2, #0
 80013e2:	bc30      	pop	{r4, r5}
 80013e4:	e758      	b.n	8001298 <unwind_phase2_forced>
 80013e6:	bf00      	nop

080013e8 <__gnu_Unwind_Resume>:
 80013e8:	b570      	push	{r4, r5, r6, lr}
 80013ea:	6943      	ldr	r3, [r0, #20]
 80013ec:	68c6      	ldr	r6, [r0, #12]
 80013ee:	640b      	str	r3, [r1, #64]	; 0x40
 80013f0:	b126      	cbz	r6, 80013fc <__gnu_Unwind_Resume+0x14>
 80013f2:	2201      	movs	r2, #1
 80013f4:	f7ff ff50 	bl	8001298 <unwind_phase2_forced>
 80013f8:	f005 fa6f 	bl	80068da <abort>
 80013fc:	6903      	ldr	r3, [r0, #16]
 80013fe:	460a      	mov	r2, r1
 8001400:	4604      	mov	r4, r0
 8001402:	460d      	mov	r5, r1
 8001404:	4601      	mov	r1, r0
 8001406:	2002      	movs	r0, #2
 8001408:	4798      	blx	r3
 800140a:	2807      	cmp	r0, #7
 800140c:	d007      	beq.n	800141e <__gnu_Unwind_Resume+0x36>
 800140e:	2808      	cmp	r0, #8
 8001410:	d103      	bne.n	800141a <__gnu_Unwind_Resume+0x32>
 8001412:	4629      	mov	r1, r5
 8001414:	4620      	mov	r0, r4
 8001416:	f7ff ff1f 	bl	8001258 <unwind_phase2>
 800141a:	f005 fa5e 	bl	80068da <abort>
 800141e:	4630      	mov	r0, r6
 8001420:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001422:	f7ff ff17 	bl	8001254 <_Unwind_DebugHook>
 8001426:	1d28      	adds	r0, r5, #4
 8001428:	f000 fb2e 	bl	8001a88 <__restore_core_regs>

0800142c <__gnu_Unwind_Resume_or_Rethrow>:
 800142c:	68c2      	ldr	r2, [r0, #12]
 800142e:	b12a      	cbz	r2, 800143c <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8001430:	b410      	push	{r4}
 8001432:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8001434:	2200      	movs	r2, #0
 8001436:	640c      	str	r4, [r1, #64]	; 0x40
 8001438:	bc10      	pop	{r4}
 800143a:	e72d      	b.n	8001298 <unwind_phase2_forced>
 800143c:	e79a      	b.n	8001374 <__gnu_Unwind_RaiseException>
 800143e:	bf00      	nop

08001440 <_Unwind_Complete>:
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop

08001444 <_Unwind_DeleteException>:
 8001444:	6883      	ldr	r3, [r0, #8]
 8001446:	b113      	cbz	r3, 800144e <_Unwind_DeleteException+0xa>
 8001448:	4601      	mov	r1, r0
 800144a:	2001      	movs	r0, #1
 800144c:	4718      	bx	r3
 800144e:	4770      	bx	lr

08001450 <_Unwind_VRS_Get>:
 8001450:	b500      	push	{lr}
 8001452:	2904      	cmp	r1, #4
 8001454:	d807      	bhi.n	8001466 <_Unwind_VRS_Get+0x16>
 8001456:	e8df f001 	tbb	[pc, r1]
 800145a:	0903      	.short	0x0903
 800145c:	0906      	.short	0x0906
 800145e:	09          	.byte	0x09
 800145f:	00          	.byte	0x00
 8001460:	b90b      	cbnz	r3, 8001466 <_Unwind_VRS_Get+0x16>
 8001462:	2a0f      	cmp	r2, #15
 8001464:	d905      	bls.n	8001472 <_Unwind_VRS_Get+0x22>
 8001466:	2002      	movs	r0, #2
 8001468:	f85d fb04 	ldr.w	pc, [sp], #4
 800146c:	2001      	movs	r0, #1
 800146e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001472:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001476:	6852      	ldr	r2, [r2, #4]
 8001478:	4618      	mov	r0, r3
 800147a:	9b01      	ldr	r3, [sp, #4]
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001482:	bf00      	nop

08001484 <_Unwind_GetGR>:
 8001484:	2300      	movs	r3, #0
 8001486:	b510      	push	{r4, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	ac03      	add	r4, sp, #12
 800148c:	460a      	mov	r2, r1
 800148e:	9400      	str	r4, [sp, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f7ff ffdd 	bl	8001450 <_Unwind_VRS_Get>
 8001496:	9803      	ldr	r0, [sp, #12]
 8001498:	b004      	add	sp, #16
 800149a:	bd10      	pop	{r4, pc}

0800149c <_Unwind_VRS_Set>:
 800149c:	b500      	push	{lr}
 800149e:	2904      	cmp	r1, #4
 80014a0:	d807      	bhi.n	80014b2 <_Unwind_VRS_Set+0x16>
 80014a2:	e8df f001 	tbb	[pc, r1]
 80014a6:	0903      	.short	0x0903
 80014a8:	0906      	.short	0x0906
 80014aa:	09          	.byte	0x09
 80014ab:	00          	.byte	0x00
 80014ac:	b90b      	cbnz	r3, 80014b2 <_Unwind_VRS_Set+0x16>
 80014ae:	2a0f      	cmp	r2, #15
 80014b0:	d905      	bls.n	80014be <_Unwind_VRS_Set+0x22>
 80014b2:	2002      	movs	r0, #2
 80014b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80014b8:	2001      	movs	r0, #1
 80014ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80014be:	9901      	ldr	r1, [sp, #4]
 80014c0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80014c4:	6809      	ldr	r1, [r1, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	6051      	str	r1, [r2, #4]
 80014ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80014ce:	bf00      	nop

080014d0 <_Unwind_SetGR>:
 80014d0:	2300      	movs	r3, #0
 80014d2:	b510      	push	{r4, lr}
 80014d4:	b084      	sub	sp, #16
 80014d6:	ac04      	add	r4, sp, #16
 80014d8:	f844 2d04 	str.w	r2, [r4, #-4]!
 80014dc:	9400      	str	r4, [sp, #0]
 80014de:	460a      	mov	r2, r1
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff ffdb 	bl	800149c <_Unwind_VRS_Set>
 80014e6:	b004      	add	sp, #16
 80014e8:	bd10      	pop	{r4, pc}
 80014ea:	bf00      	nop

080014ec <__gnu_Unwind_Backtrace>:
 80014ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ee:	f04f 3eff 	mov.w	lr, #4294967295
 80014f2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80014f4:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80014f8:	6413      	str	r3, [r2, #64]	; 0x40
 80014fa:	1d15      	adds	r5, r2, #4
 80014fc:	ac17      	add	r4, sp, #92	; 0x5c
 80014fe:	4607      	mov	r7, r0
 8001500:	460e      	mov	r6, r1
 8001502:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001504:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001506:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800150c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001512:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001516:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800151a:	e012      	b.n	8001542 <__gnu_Unwind_Backtrace+0x56>
 800151c:	210c      	movs	r1, #12
 800151e:	a816      	add	r0, sp, #88	; 0x58
 8001520:	466a      	mov	r2, sp
 8001522:	f7ff ffd5 	bl	80014d0 <_Unwind_SetGR>
 8001526:	4631      	mov	r1, r6
 8001528:	a816      	add	r0, sp, #88	; 0x58
 800152a:	47b8      	blx	r7
 800152c:	b978      	cbnz	r0, 800154e <__gnu_Unwind_Backtrace+0x62>
 800152e:	9b04      	ldr	r3, [sp, #16]
 8001530:	aa16      	add	r2, sp, #88	; 0x58
 8001532:	4669      	mov	r1, sp
 8001534:	2008      	movs	r0, #8
 8001536:	4798      	blx	r3
 8001538:	2805      	cmp	r0, #5
 800153a:	4604      	mov	r4, r0
 800153c:	d008      	beq.n	8001550 <__gnu_Unwind_Backtrace+0x64>
 800153e:	2809      	cmp	r0, #9
 8001540:	d005      	beq.n	800154e <__gnu_Unwind_Backtrace+0x62>
 8001542:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001544:	4668      	mov	r0, sp
 8001546:	f7ff fdff 	bl	8001148 <get_eit_entry>
 800154a:	2800      	cmp	r0, #0
 800154c:	d0e6      	beq.n	800151c <__gnu_Unwind_Backtrace+0x30>
 800154e:	2409      	movs	r4, #9
 8001550:	a816      	add	r0, sp, #88	; 0x58
 8001552:	f7ff fe4b 	bl	80011ec <restore_non_core_regs>
 8001556:	4620      	mov	r0, r4
 8001558:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800155c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800155e:	bf00      	nop

08001560 <__gnu_unwind_pr_common>:
 8001560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001564:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8001566:	4691      	mov	r9, r2
 8001568:	6822      	ldr	r2, [r4, #0]
 800156a:	b08b      	sub	sp, #44	; 0x2c
 800156c:	3404      	adds	r4, #4
 800156e:	460d      	mov	r5, r1
 8001570:	9207      	str	r2, [sp, #28]
 8001572:	9408      	str	r4, [sp, #32]
 8001574:	f000 0b03 	and.w	fp, r0, #3
 8001578:	461e      	mov	r6, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d160      	bne.n	8001640 <__gnu_unwind_pr_common+0xe0>
 800157e:	2303      	movs	r3, #3
 8001580:	0212      	lsls	r2, r2, #8
 8001582:	9207      	str	r2, [sp, #28]
 8001584:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001588:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800158c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800158e:	f1bb 0f02 	cmp.w	fp, #2
 8001592:	bf08      	it	eq
 8001594:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8001596:	f013 0301 	ands.w	r3, r3, #1
 800159a:	d140      	bne.n	800161e <__gnu_unwind_pr_common+0xbe>
 800159c:	9301      	str	r3, [sp, #4]
 800159e:	f000 0308 	and.w	r3, r0, #8
 80015a2:	9303      	str	r3, [sp, #12]
 80015a4:	f8d4 8000 	ldr.w	r8, [r4]
 80015a8:	f1b8 0f00 	cmp.w	r8, #0
 80015ac:	d039      	beq.n	8001622 <__gnu_unwind_pr_common+0xc2>
 80015ae:	2e02      	cmp	r6, #2
 80015b0:	d043      	beq.n	800163a <__gnu_unwind_pr_common+0xda>
 80015b2:	f8b4 8000 	ldrh.w	r8, [r4]
 80015b6:	8867      	ldrh	r7, [r4, #2]
 80015b8:	3404      	adds	r4, #4
 80015ba:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80015bc:	f027 0a01 	bic.w	sl, r7, #1
 80015c0:	210f      	movs	r1, #15
 80015c2:	4648      	mov	r0, r9
 80015c4:	449a      	add	sl, r3
 80015c6:	f7ff ff5d 	bl	8001484 <_Unwind_GetGR>
 80015ca:	4582      	cmp	sl, r0
 80015cc:	d833      	bhi.n	8001636 <__gnu_unwind_pr_common+0xd6>
 80015ce:	f028 0301 	bic.w	r3, r8, #1
 80015d2:	449a      	add	sl, r3
 80015d4:	4550      	cmp	r0, sl
 80015d6:	bf2c      	ite	cs
 80015d8:	2000      	movcs	r0, #0
 80015da:	2001      	movcc	r0, #1
 80015dc:	007f      	lsls	r7, r7, #1
 80015de:	f007 0702 	and.w	r7, r7, #2
 80015e2:	f008 0801 	and.w	r8, r8, #1
 80015e6:	ea47 0708 	orr.w	r7, r7, r8
 80015ea:	2f01      	cmp	r7, #1
 80015ec:	d03e      	beq.n	800166c <__gnu_unwind_pr_common+0x10c>
 80015ee:	d335      	bcc.n	800165c <__gnu_unwind_pr_common+0xfc>
 80015f0:	2f02      	cmp	r7, #2
 80015f2:	d11c      	bne.n	800162e <__gnu_unwind_pr_common+0xce>
 80015f4:	6823      	ldr	r3, [r4, #0]
 80015f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015fa:	9202      	str	r2, [sp, #8]
 80015fc:	f1bb 0f00 	cmp.w	fp, #0
 8001600:	d176      	bne.n	80016f0 <__gnu_unwind_pr_common+0x190>
 8001602:	b128      	cbz	r0, 8001610 <__gnu_unwind_pr_common+0xb0>
 8001604:	9903      	ldr	r1, [sp, #12]
 8001606:	2900      	cmp	r1, #0
 8001608:	d07e      	beq.n	8001708 <__gnu_unwind_pr_common+0x1a8>
 800160a:	2a00      	cmp	r2, #0
 800160c:	f000 80a6 	beq.w	800175c <__gnu_unwind_pr_common+0x1fc>
 8001610:	2b00      	cmp	r3, #0
 8001612:	db77      	blt.n	8001704 <__gnu_unwind_pr_common+0x1a4>
 8001614:	9b02      	ldr	r3, [sp, #8]
 8001616:	3301      	adds	r3, #1
 8001618:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800161c:	e7c2      	b.n	80015a4 <__gnu_unwind_pr_common+0x44>
 800161e:	2300      	movs	r3, #0
 8001620:	9301      	str	r3, [sp, #4]
 8001622:	2e02      	cmp	r6, #2
 8001624:	dd3e      	ble.n	80016a4 <__gnu_unwind_pr_common+0x144>
 8001626:	f7ff fe13 	bl	8001250 <__gnu_unwind_24bit.isra.1>
 800162a:	2800      	cmp	r0, #0
 800162c:	d040      	beq.n	80016b0 <__gnu_unwind_pr_common+0x150>
 800162e:	2009      	movs	r0, #9
 8001630:	b00b      	add	sp, #44	; 0x2c
 8001632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001636:	2000      	movs	r0, #0
 8001638:	e7d0      	b.n	80015dc <__gnu_unwind_pr_common+0x7c>
 800163a:	6867      	ldr	r7, [r4, #4]
 800163c:	3408      	adds	r4, #8
 800163e:	e7bc      	b.n	80015ba <__gnu_unwind_pr_common+0x5a>
 8001640:	2b02      	cmp	r3, #2
 8001642:	dca3      	bgt.n	800158c <__gnu_unwind_pr_common+0x2c>
 8001644:	2102      	movs	r1, #2
 8001646:	0c13      	lsrs	r3, r2, #16
 8001648:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 800164c:	0412      	lsls	r2, r2, #16
 800164e:	b2db      	uxtb	r3, r3
 8001650:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001654:	9207      	str	r2, [sp, #28]
 8001656:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 800165a:	e797      	b.n	800158c <__gnu_unwind_pr_common+0x2c>
 800165c:	f1bb 0f00 	cmp.w	fp, #0
 8001660:	d002      	beq.n	8001668 <__gnu_unwind_pr_common+0x108>
 8001662:	2800      	cmp	r0, #0
 8001664:	f040 80bd 	bne.w	80017e2 <__gnu_unwind_pr_common+0x282>
 8001668:	3404      	adds	r4, #4
 800166a:	e79b      	b.n	80015a4 <__gnu_unwind_pr_common+0x44>
 800166c:	f1bb 0f00 	cmp.w	fp, #0
 8001670:	d125      	bne.n	80016be <__gnu_unwind_pr_common+0x15e>
 8001672:	b1a8      	cbz	r0, 80016a0 <__gnu_unwind_pr_common+0x140>
 8001674:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001678:	1c99      	adds	r1, r3, #2
 800167a:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 800167e:	d0d6      	beq.n	800162e <__gnu_unwind_pr_common+0xce>
 8001680:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001684:	3301      	adds	r3, #1
 8001686:	9106      	str	r1, [sp, #24]
 8001688:	f000 80a3 	beq.w	80017d2 <__gnu_unwind_pr_common+0x272>
 800168c:	1d20      	adds	r0, r4, #4
 800168e:	f7ff fdd9 	bl	8001244 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001692:	ab06      	add	r3, sp, #24
 8001694:	4601      	mov	r1, r0
 8001696:	4628      	mov	r0, r5
 8001698:	f003 ff8a 	bl	80055b0 <__cxa_type_match>
 800169c:	2800      	cmp	r0, #0
 800169e:	d177      	bne.n	8001790 <__gnu_unwind_pr_common+0x230>
 80016a0:	3408      	adds	r4, #8
 80016a2:	e77f      	b.n	80015a4 <__gnu_unwind_pr_common+0x44>
 80016a4:	a907      	add	r1, sp, #28
 80016a6:	4648      	mov	r0, r9
 80016a8:	f000 faf0 	bl	8001c8c <__gnu_unwind_execute>
 80016ac:	2800      	cmp	r0, #0
 80016ae:	d1be      	bne.n	800162e <__gnu_unwind_pr_common+0xce>
 80016b0:	9b01      	ldr	r3, [sp, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d15c      	bne.n	8001770 <__gnu_unwind_pr_common+0x210>
 80016b6:	2008      	movs	r0, #8
 80016b8:	b00b      	add	sp, #44	; 0x2c
 80016ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016be:	210d      	movs	r1, #13
 80016c0:	4648      	mov	r0, r9
 80016c2:	6a2f      	ldr	r7, [r5, #32]
 80016c4:	f7ff fede 	bl	8001484 <_Unwind_GetGR>
 80016c8:	4287      	cmp	r7, r0
 80016ca:	d1e9      	bne.n	80016a0 <__gnu_unwind_pr_common+0x140>
 80016cc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80016ce:	429c      	cmp	r4, r3
 80016d0:	d1e6      	bne.n	80016a0 <__gnu_unwind_pr_common+0x140>
 80016d2:	4620      	mov	r0, r4
 80016d4:	f7ff fcea 	bl	80010ac <selfrel_offset31>
 80016d8:	210f      	movs	r1, #15
 80016da:	4602      	mov	r2, r0
 80016dc:	4648      	mov	r0, r9
 80016de:	f7ff fef7 	bl	80014d0 <_Unwind_SetGR>
 80016e2:	4648      	mov	r0, r9
 80016e4:	462a      	mov	r2, r5
 80016e6:	2100      	movs	r1, #0
 80016e8:	f7ff fef2 	bl	80014d0 <_Unwind_SetGR>
 80016ec:	2007      	movs	r0, #7
 80016ee:	e79f      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 80016f0:	210d      	movs	r1, #13
 80016f2:	4648      	mov	r0, r9
 80016f4:	6a2f      	ldr	r7, [r5, #32]
 80016f6:	f7ff fec5 	bl	8001484 <_Unwind_GetGR>
 80016fa:	4287      	cmp	r7, r0
 80016fc:	d058      	beq.n	80017b0 <__gnu_unwind_pr_common+0x250>
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	da87      	bge.n	8001614 <__gnu_unwind_pr_common+0xb4>
 8001704:	3404      	adds	r4, #4
 8001706:	e785      	b.n	8001614 <__gnu_unwind_pr_common+0xb4>
 8001708:	9b02      	ldr	r3, [sp, #8]
 800170a:	b33b      	cbz	r3, 800175c <__gnu_unwind_pr_common+0x1fc>
 800170c:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001710:	1d27      	adds	r7, r4, #4
 8001712:	f8cd b010 	str.w	fp, [sp, #16]
 8001716:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800171a:	46a3      	mov	fp, r4
 800171c:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001720:	461c      	mov	r4, r3
 8001722:	9605      	str	r6, [sp, #20]
 8001724:	e002      	b.n	800172c <__gnu_unwind_pr_common+0x1cc>
 8001726:	45b2      	cmp	sl, r6
 8001728:	46b0      	mov	r8, r6
 800172a:	d016      	beq.n	800175a <__gnu_unwind_pr_common+0x1fa>
 800172c:	4638      	mov	r0, r7
 800172e:	9406      	str	r4, [sp, #24]
 8001730:	f7ff fd88 	bl	8001244 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001734:	ab06      	add	r3, sp, #24
 8001736:	4601      	mov	r1, r0
 8001738:	2200      	movs	r2, #0
 800173a:	4628      	mov	r0, r5
 800173c:	f003 ff38 	bl	80055b0 <__cxa_type_match>
 8001740:	f108 0601 	add.w	r6, r8, #1
 8001744:	3704      	adds	r7, #4
 8001746:	2800      	cmp	r0, #0
 8001748:	d0ed      	beq.n	8001726 <__gnu_unwind_pr_common+0x1c6>
 800174a:	9b02      	ldr	r3, [sp, #8]
 800174c:	465c      	mov	r4, fp
 800174e:	4543      	cmp	r3, r8
 8001750:	f8dd b010 	ldr.w	fp, [sp, #16]
 8001754:	9e05      	ldr	r6, [sp, #20]
 8001756:	d1d2      	bne.n	80016fe <__gnu_unwind_pr_common+0x19e>
 8001758:	e000      	b.n	800175c <__gnu_unwind_pr_common+0x1fc>
 800175a:	465c      	mov	r4, fp
 800175c:	4648      	mov	r0, r9
 800175e:	210d      	movs	r1, #13
 8001760:	f7ff fe90 	bl	8001484 <_Unwind_GetGR>
 8001764:	9b06      	ldr	r3, [sp, #24]
 8001766:	6228      	str	r0, [r5, #32]
 8001768:	62ac      	str	r4, [r5, #40]	; 0x28
 800176a:	626b      	str	r3, [r5, #36]	; 0x24
 800176c:	2006      	movs	r0, #6
 800176e:	e75f      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 8001770:	210f      	movs	r1, #15
 8001772:	4648      	mov	r0, r9
 8001774:	f7ff fe86 	bl	8001484 <_Unwind_GetGR>
 8001778:	210e      	movs	r1, #14
 800177a:	4602      	mov	r2, r0
 800177c:	4648      	mov	r0, r9
 800177e:	f7ff fea7 	bl	80014d0 <_Unwind_SetGR>
 8001782:	4648      	mov	r0, r9
 8001784:	4a29      	ldr	r2, [pc, #164]	; (800182c <__gnu_unwind_pr_common+0x2cc>)
 8001786:	210f      	movs	r1, #15
 8001788:	f7ff fea2 	bl	80014d0 <_Unwind_SetGR>
 800178c:	2007      	movs	r0, #7
 800178e:	e74f      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 8001790:	4607      	mov	r7, r0
 8001792:	210d      	movs	r1, #13
 8001794:	4648      	mov	r0, r9
 8001796:	f7ff fe75 	bl	8001484 <_Unwind_GetGR>
 800179a:	2f02      	cmp	r7, #2
 800179c:	6228      	str	r0, [r5, #32]
 800179e:	d11d      	bne.n	80017dc <__gnu_unwind_pr_common+0x27c>
 80017a0:	462b      	mov	r3, r5
 80017a2:	9a06      	ldr	r2, [sp, #24]
 80017a4:	f843 2f2c 	str.w	r2, [r3, #44]!
 80017a8:	626b      	str	r3, [r5, #36]	; 0x24
 80017aa:	62ac      	str	r4, [r5, #40]	; 0x28
 80017ac:	2006      	movs	r0, #6
 80017ae:	e73f      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 80017b0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80017b2:	429c      	cmp	r4, r3
 80017b4:	d1a3      	bne.n	80016fe <__gnu_unwind_pr_common+0x19e>
 80017b6:	2204      	movs	r2, #4
 80017b8:	2700      	movs	r7, #0
 80017ba:	9902      	ldr	r1, [sp, #8]
 80017bc:	18a3      	adds	r3, r4, r2
 80017be:	62a9      	str	r1, [r5, #40]	; 0x28
 80017c0:	62ef      	str	r7, [r5, #44]	; 0x2c
 80017c2:	632a      	str	r2, [r5, #48]	; 0x30
 80017c4:	636b      	str	r3, [r5, #52]	; 0x34
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	42bb      	cmp	r3, r7
 80017ca:	db1d      	blt.n	8001808 <__gnu_unwind_pr_common+0x2a8>
 80017cc:	2301      	movs	r3, #1
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	e720      	b.n	8001614 <__gnu_unwind_pr_common+0xb4>
 80017d2:	4648      	mov	r0, r9
 80017d4:	210d      	movs	r1, #13
 80017d6:	f7ff fe55 	bl	8001484 <_Unwind_GetGR>
 80017da:	6228      	str	r0, [r5, #32]
 80017dc:	9b06      	ldr	r3, [sp, #24]
 80017de:	626b      	str	r3, [r5, #36]	; 0x24
 80017e0:	e7e3      	b.n	80017aa <__gnu_unwind_pr_common+0x24a>
 80017e2:	4620      	mov	r0, r4
 80017e4:	f7ff fc62 	bl	80010ac <selfrel_offset31>
 80017e8:	3404      	adds	r4, #4
 80017ea:	4606      	mov	r6, r0
 80017ec:	63ac      	str	r4, [r5, #56]	; 0x38
 80017ee:	4628      	mov	r0, r5
 80017f0:	f003 ff3c 	bl	800566c <__cxa_begin_cleanup>
 80017f4:	2800      	cmp	r0, #0
 80017f6:	f43f af1a 	beq.w	800162e <__gnu_unwind_pr_common+0xce>
 80017fa:	4648      	mov	r0, r9
 80017fc:	4632      	mov	r2, r6
 80017fe:	210f      	movs	r1, #15
 8001800:	f7ff fe66 	bl	80014d0 <_Unwind_SetGR>
 8001804:	2007      	movs	r0, #7
 8001806:	e713      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 8001808:	4608      	mov	r0, r1
 800180a:	3001      	adds	r0, #1
 800180c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001810:	f7ff fc4c 	bl	80010ac <selfrel_offset31>
 8001814:	210f      	movs	r1, #15
 8001816:	4602      	mov	r2, r0
 8001818:	4648      	mov	r0, r9
 800181a:	f7ff fe59 	bl	80014d0 <_Unwind_SetGR>
 800181e:	4648      	mov	r0, r9
 8001820:	462a      	mov	r2, r5
 8001822:	4639      	mov	r1, r7
 8001824:	f7ff fe54 	bl	80014d0 <_Unwind_SetGR>
 8001828:	2007      	movs	r0, #7
 800182a:	e701      	b.n	8001630 <__gnu_unwind_pr_common+0xd0>
 800182c:	080057fb 	.word	0x080057fb

08001830 <__aeabi_unwind_cpp_pr0>:
 8001830:	2300      	movs	r3, #0
 8001832:	e695      	b.n	8001560 <__gnu_unwind_pr_common>

08001834 <__aeabi_unwind_cpp_pr1>:
 8001834:	2301      	movs	r3, #1
 8001836:	e693      	b.n	8001560 <__gnu_unwind_pr_common>

08001838 <__aeabi_unwind_cpp_pr2>:
 8001838:	2302      	movs	r3, #2
 800183a:	e691      	b.n	8001560 <__gnu_unwind_pr_common>

0800183c <_Unwind_VRS_Pop>:
 800183c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800183e:	4604      	mov	r4, r0
 8001840:	b0c5      	sub	sp, #276	; 0x114
 8001842:	2904      	cmp	r1, #4
 8001844:	d80d      	bhi.n	8001862 <_Unwind_VRS_Pop+0x26>
 8001846:	e8df f001 	tbb	[pc, r1]
 800184a:	0355      	.short	0x0355
 800184c:	310c      	.short	0x310c
 800184e:	0f          	.byte	0x0f
 800184f:	00          	.byte	0x00
 8001850:	2b01      	cmp	r3, #1
 8001852:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8001856:	b295      	uxth	r5, r2
 8001858:	d164      	bne.n	8001924 <_Unwind_VRS_Pop+0xe8>
 800185a:	1972      	adds	r2, r6, r5
 800185c:	2a10      	cmp	r2, #16
 800185e:	f240 809d 	bls.w	800199c <_Unwind_VRS_Pop+0x160>
 8001862:	2002      	movs	r0, #2
 8001864:	b045      	add	sp, #276	; 0x114
 8001866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001868:	2b00      	cmp	r3, #0
 800186a:	d1fa      	bne.n	8001862 <_Unwind_VRS_Pop+0x26>
 800186c:	2a10      	cmp	r2, #16
 800186e:	d8f8      	bhi.n	8001862 <_Unwind_VRS_Pop+0x26>
 8001870:	6823      	ldr	r3, [r4, #0]
 8001872:	06d8      	lsls	r0, r3, #27
 8001874:	f100 80c8 	bmi.w	8001a08 <_Unwind_VRS_Pop+0x1cc>
 8001878:	ae22      	add	r6, sp, #136	; 0x88
 800187a:	4630      	mov	r0, r6
 800187c:	9201      	str	r2, [sp, #4]
 800187e:	2501      	movs	r5, #1
 8001880:	f000 f974 	bl	8001b6c <__gnu_Unwind_Save_WMMXC>
 8001884:	2300      	movs	r3, #0
 8001886:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001888:	9a01      	ldr	r2, [sp, #4]
 800188a:	fa05 f103 	lsl.w	r1, r5, r3
 800188e:	4211      	tst	r1, r2
 8001890:	d003      	beq.n	800189a <_Unwind_VRS_Pop+0x5e>
 8001892:	6801      	ldr	r1, [r0, #0]
 8001894:	3004      	adds	r0, #4
 8001896:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800189a:	3301      	adds	r3, #1
 800189c:	2b04      	cmp	r3, #4
 800189e:	d1f4      	bne.n	800188a <_Unwind_VRS_Pop+0x4e>
 80018a0:	63a0      	str	r0, [r4, #56]	; 0x38
 80018a2:	4630      	mov	r0, r6
 80018a4:	f000 f958 	bl	8001b58 <__gnu_Unwind_Restore_WMMXC>
 80018a8:	2000      	movs	r0, #0
 80018aa:	e7db      	b.n	8001864 <_Unwind_VRS_Pop+0x28>
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d1d8      	bne.n	8001862 <_Unwind_VRS_Pop+0x26>
 80018b0:	0c15      	lsrs	r5, r2, #16
 80018b2:	b297      	uxth	r7, r2
 80018b4:	19eb      	adds	r3, r5, r7
 80018b6:	2b10      	cmp	r3, #16
 80018b8:	d8d3      	bhi.n	8001862 <_Unwind_VRS_Pop+0x26>
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	071e      	lsls	r6, r3, #28
 80018be:	f100 80b7 	bmi.w	8001a30 <_Unwind_VRS_Pop+0x1f4>
 80018c2:	ae22      	add	r6, sp, #136	; 0x88
 80018c4:	4630      	mov	r0, r6
 80018c6:	f000 f925 	bl	8001b14 <__gnu_Unwind_Save_WMMXD>
 80018ca:	00ed      	lsls	r5, r5, #3
 80018cc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80018ce:	b15f      	cbz	r7, 80018e8 <_Unwind_VRS_Pop+0xac>
 80018d0:	3d04      	subs	r5, #4
 80018d2:	4603      	mov	r3, r0
 80018d4:	1971      	adds	r1, r6, r5
 80018d6:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 80018da:	f853 2b04 	ldr.w	r2, [r3], #4
 80018de:	4283      	cmp	r3, r0
 80018e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80018e4:	d1f9      	bne.n	80018da <_Unwind_VRS_Pop+0x9e>
 80018e6:	4618      	mov	r0, r3
 80018e8:	63a0      	str	r0, [r4, #56]	; 0x38
 80018ea:	4630      	mov	r0, r6
 80018ec:	f000 f8f0 	bl	8001ad0 <__gnu_Unwind_Restore_WMMXD>
 80018f0:	2000      	movs	r0, #0
 80018f2:	e7b7      	b.n	8001864 <_Unwind_VRS_Pop+0x28>
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1b4      	bne.n	8001862 <_Unwind_VRS_Pop+0x26>
 80018f8:	2701      	movs	r7, #1
 80018fa:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80018fc:	b296      	uxth	r6, r2
 80018fe:	1d20      	adds	r0, r4, #4
 8001900:	fa07 f103 	lsl.w	r1, r7, r3
 8001904:	4231      	tst	r1, r6
 8001906:	f103 0301 	add.w	r3, r3, #1
 800190a:	d002      	beq.n	8001912 <_Unwind_VRS_Pop+0xd6>
 800190c:	6829      	ldr	r1, [r5, #0]
 800190e:	3504      	adds	r5, #4
 8001910:	6001      	str	r1, [r0, #0]
 8001912:	2b10      	cmp	r3, #16
 8001914:	f100 0004 	add.w	r0, r0, #4
 8001918:	d1f2      	bne.n	8001900 <_Unwind_VRS_Pop+0xc4>
 800191a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800191e:	d13b      	bne.n	8001998 <_Unwind_VRS_Pop+0x15c>
 8001920:	63a5      	str	r5, [r4, #56]	; 0x38
 8001922:	e79f      	b.n	8001864 <_Unwind_VRS_Pop+0x28>
 8001924:	2b05      	cmp	r3, #5
 8001926:	d19c      	bne.n	8001862 <_Unwind_VRS_Pop+0x26>
 8001928:	1977      	adds	r7, r6, r5
 800192a:	2f20      	cmp	r7, #32
 800192c:	d899      	bhi.n	8001862 <_Unwind_VRS_Pop+0x26>
 800192e:	2e0f      	cmp	r6, #15
 8001930:	d966      	bls.n	8001a00 <_Unwind_VRS_Pop+0x1c4>
 8001932:	462f      	mov	r7, r5
 8001934:	2d00      	cmp	r5, #0
 8001936:	d13a      	bne.n	80019ae <_Unwind_VRS_Pop+0x172>
 8001938:	462a      	mov	r2, r5
 800193a:	2700      	movs	r7, #0
 800193c:	2a00      	cmp	r2, #0
 800193e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001940:	dd72      	ble.n	8001a28 <_Unwind_VRS_Pop+0x1ec>
 8001942:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001946:	4601      	mov	r1, r0
 8001948:	a844      	add	r0, sp, #272	; 0x110
 800194a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800194e:	388c      	subs	r0, #140	; 0x8c
 8001950:	f851 5b04 	ldr.w	r5, [r1], #4
 8001954:	4291      	cmp	r1, r2
 8001956:	f840 5f04 	str.w	r5, [r0, #4]!
 800195a:	d1f9      	bne.n	8001950 <_Unwind_VRS_Pop+0x114>
 800195c:	4608      	mov	r0, r1
 800195e:	b197      	cbz	r7, 8001986 <_Unwind_VRS_Pop+0x14a>
 8001960:	2e10      	cmp	r6, #16
 8001962:	4632      	mov	r2, r6
 8001964:	bf38      	it	cc
 8001966:	2210      	movcc	r2, #16
 8001968:	a944      	add	r1, sp, #272	; 0x110
 800196a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800196e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001972:	0079      	lsls	r1, r7, #1
 8001974:	3a04      	subs	r2, #4
 8001976:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800197a:	f850 5b04 	ldr.w	r5, [r0], #4
 800197e:	4288      	cmp	r0, r1
 8001980:	f842 5f04 	str.w	r5, [r2, #4]!
 8001984:	d1f9      	bne.n	800197a <_Unwind_VRS_Pop+0x13e>
 8001986:	2b01      	cmp	r3, #1
 8001988:	d048      	beq.n	8001a1c <_Unwind_VRS_Pop+0x1e0>
 800198a:	2e0f      	cmp	r6, #15
 800198c:	63a1      	str	r1, [r4, #56]	; 0x38
 800198e:	d933      	bls.n	80019f8 <_Unwind_VRS_Pop+0x1bc>
 8001990:	b117      	cbz	r7, 8001998 <_Unwind_VRS_Pop+0x15c>
 8001992:	a802      	add	r0, sp, #8
 8001994:	f000 f894 	bl	8001ac0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001998:	2000      	movs	r0, #0
 800199a:	e763      	b.n	8001864 <_Unwind_VRS_Pop+0x28>
 800199c:	2e0f      	cmp	r6, #15
 800199e:	f63f af60 	bhi.w	8001862 <_Unwind_VRS_Pop+0x26>
 80019a2:	2700      	movs	r7, #0
 80019a4:	6822      	ldr	r2, [r4, #0]
 80019a6:	07d1      	lsls	r1, r2, #31
 80019a8:	d417      	bmi.n	80019da <_Unwind_VRS_Pop+0x19e>
 80019aa:	2f00      	cmp	r7, #0
 80019ac:	d060      	beq.n	8001a70 <_Unwind_VRS_Pop+0x234>
 80019ae:	6822      	ldr	r2, [r4, #0]
 80019b0:	0751      	lsls	r1, r2, #29
 80019b2:	d445      	bmi.n	8001a40 <_Unwind_VRS_Pop+0x204>
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d04d      	beq.n	8001a54 <_Unwind_VRS_Pop+0x218>
 80019b8:	2e0f      	cmp	r6, #15
 80019ba:	d806      	bhi.n	80019ca <_Unwind_VRS_Pop+0x18e>
 80019bc:	a822      	add	r0, sp, #136	; 0x88
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	f000 f87a 	bl	8001ab8 <__gnu_Unwind_Save_VFP_D>
 80019c4:	9b01      	ldr	r3, [sp, #4]
 80019c6:	2f00      	cmp	r7, #0
 80019c8:	d0b6      	beq.n	8001938 <_Unwind_VRS_Pop+0xfc>
 80019ca:	a802      	add	r0, sp, #8
 80019cc:	9301      	str	r3, [sp, #4]
 80019ce:	f000 f87b 	bl	8001ac8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80019d2:	9b01      	ldr	r3, [sp, #4]
 80019d4:	f1c6 0210 	rsb	r2, r6, #16
 80019d8:	e7b0      	b.n	800193c <_Unwind_VRS_Pop+0x100>
 80019da:	f022 0101 	bic.w	r1, r2, #1
 80019de:	2b05      	cmp	r3, #5
 80019e0:	6021      	str	r1, [r4, #0]
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	4620      	mov	r0, r4
 80019e6:	d03b      	beq.n	8001a60 <_Unwind_VRS_Pop+0x224>
 80019e8:	f022 0203 	bic.w	r2, r2, #3
 80019ec:	f840 2b48 	str.w	r2, [r0], #72
 80019f0:	f000 f85a 	bl	8001aa8 <__gnu_Unwind_Save_VFP>
 80019f4:	9b01      	ldr	r3, [sp, #4]
 80019f6:	e7d8      	b.n	80019aa <_Unwind_VRS_Pop+0x16e>
 80019f8:	a822      	add	r0, sp, #136	; 0x88
 80019fa:	f000 f859 	bl	8001ab0 <__gnu_Unwind_Restore_VFP_D>
 80019fe:	e7c7      	b.n	8001990 <_Unwind_VRS_Pop+0x154>
 8001a00:	2f10      	cmp	r7, #16
 8001a02:	d9ce      	bls.n	80019a2 <_Unwind_VRS_Pop+0x166>
 8001a04:	3f10      	subs	r7, #16
 8001a06:	e7cd      	b.n	80019a4 <_Unwind_VRS_Pop+0x168>
 8001a08:	f023 0310 	bic.w	r3, r3, #16
 8001a0c:	6023      	str	r3, [r4, #0]
 8001a0e:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001a12:	9201      	str	r2, [sp, #4]
 8001a14:	f000 f8aa 	bl	8001b6c <__gnu_Unwind_Save_WMMXC>
 8001a18:	9a01      	ldr	r2, [sp, #4]
 8001a1a:	e72d      	b.n	8001878 <_Unwind_VRS_Pop+0x3c>
 8001a1c:	3104      	adds	r1, #4
 8001a1e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001a20:	a822      	add	r0, sp, #136	; 0x88
 8001a22:	f000 f83d 	bl	8001aa0 <__gnu_Unwind_Restore_VFP>
 8001a26:	e7b7      	b.n	8001998 <_Unwind_VRS_Pop+0x15c>
 8001a28:	2f00      	cmp	r7, #0
 8001a2a:	d199      	bne.n	8001960 <_Unwind_VRS_Pop+0x124>
 8001a2c:	4601      	mov	r1, r0
 8001a2e:	e7aa      	b.n	8001986 <_Unwind_VRS_Pop+0x14a>
 8001a30:	f023 0308 	bic.w	r3, r3, #8
 8001a34:	6023      	str	r3, [r4, #0]
 8001a36:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001a3a:	f000 f86b 	bl	8001b14 <__gnu_Unwind_Save_WMMXD>
 8001a3e:	e740      	b.n	80018c2 <_Unwind_VRS_Pop+0x86>
 8001a40:	4620      	mov	r0, r4
 8001a42:	f022 0204 	bic.w	r2, r2, #4
 8001a46:	f840 2bd0 	str.w	r2, [r0], #208
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	f000 f83c 	bl	8001ac8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001a50:	9b01      	ldr	r3, [sp, #4]
 8001a52:	e7af      	b.n	80019b4 <_Unwind_VRS_Pop+0x178>
 8001a54:	a822      	add	r0, sp, #136	; 0x88
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	f000 f826 	bl	8001aa8 <__gnu_Unwind_Save_VFP>
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	e7b9      	b.n	80019d4 <_Unwind_VRS_Pop+0x198>
 8001a60:	f041 0102 	orr.w	r1, r1, #2
 8001a64:	f840 1b48 	str.w	r1, [r0], #72
 8001a68:	f000 f826 	bl	8001ab8 <__gnu_Unwind_Save_VFP_D>
 8001a6c:	9b01      	ldr	r3, [sp, #4]
 8001a6e:	e79c      	b.n	80019aa <_Unwind_VRS_Pop+0x16e>
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d003      	beq.n	8001a7c <_Unwind_VRS_Pop+0x240>
 8001a74:	2e0f      	cmp	r6, #15
 8001a76:	f63f af5f 	bhi.w	8001938 <_Unwind_VRS_Pop+0xfc>
 8001a7a:	e79f      	b.n	80019bc <_Unwind_VRS_Pop+0x180>
 8001a7c:	a822      	add	r0, sp, #136	; 0x88
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	f000 f812 	bl	8001aa8 <__gnu_Unwind_Save_VFP>
 8001a84:	9b01      	ldr	r3, [sp, #4]
 8001a86:	e757      	b.n	8001938 <_Unwind_VRS_Pop+0xfc>

08001a88 <__restore_core_regs>:
 8001a88:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001a8c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001a90:	469c      	mov	ip, r3
 8001a92:	46a6      	mov	lr, r4
 8001a94:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001a98:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001a9c:	46e5      	mov	sp, ip
 8001a9e:	bd00      	pop	{pc}

08001aa0 <__gnu_Unwind_Restore_VFP>:
 8001aa0:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop

08001aa8 <__gnu_Unwind_Save_VFP>:
 8001aa8:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop

08001ab0 <__gnu_Unwind_Restore_VFP_D>:
 8001ab0:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <__gnu_Unwind_Save_VFP_D>:
 8001ab8:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop

08001ac0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001ac0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop

08001ac8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001ac8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <__gnu_Unwind_Restore_WMMXD>:
 8001ad0:	ecf0 0102 	ldfe	f0, [r0], #8
 8001ad4:	ecf0 1102 	ldfe	f1, [r0], #8
 8001ad8:	ecf0 2102 	ldfe	f2, [r0], #8
 8001adc:	ecf0 3102 	ldfe	f3, [r0], #8
 8001ae0:	ecf0 4102 	ldfe	f4, [r0], #8
 8001ae4:	ecf0 5102 	ldfe	f5, [r0], #8
 8001ae8:	ecf0 6102 	ldfe	f6, [r0], #8
 8001aec:	ecf0 7102 	ldfe	f7, [r0], #8
 8001af0:	ecf0 8102 	ldfp	f0, [r0], #8
 8001af4:	ecf0 9102 	ldfp	f1, [r0], #8
 8001af8:	ecf0 a102 	ldfp	f2, [r0], #8
 8001afc:	ecf0 b102 	ldfp	f3, [r0], #8
 8001b00:	ecf0 c102 	ldfp	f4, [r0], #8
 8001b04:	ecf0 d102 	ldfp	f5, [r0], #8
 8001b08:	ecf0 e102 	ldfp	f6, [r0], #8
 8001b0c:	ecf0 f102 	ldfp	f7, [r0], #8
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop

08001b14 <__gnu_Unwind_Save_WMMXD>:
 8001b14:	ece0 0102 	stfe	f0, [r0], #8
 8001b18:	ece0 1102 	stfe	f1, [r0], #8
 8001b1c:	ece0 2102 	stfe	f2, [r0], #8
 8001b20:	ece0 3102 	stfe	f3, [r0], #8
 8001b24:	ece0 4102 	stfe	f4, [r0], #8
 8001b28:	ece0 5102 	stfe	f5, [r0], #8
 8001b2c:	ece0 6102 	stfe	f6, [r0], #8
 8001b30:	ece0 7102 	stfe	f7, [r0], #8
 8001b34:	ece0 8102 	stfp	f0, [r0], #8
 8001b38:	ece0 9102 	stfp	f1, [r0], #8
 8001b3c:	ece0 a102 	stfp	f2, [r0], #8
 8001b40:	ece0 b102 	stfp	f3, [r0], #8
 8001b44:	ece0 c102 	stfp	f4, [r0], #8
 8001b48:	ece0 d102 	stfp	f5, [r0], #8
 8001b4c:	ece0 e102 	stfp	f6, [r0], #8
 8001b50:	ece0 f102 	stfp	f7, [r0], #8
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop

08001b58 <__gnu_Unwind_Restore_WMMXC>:
 8001b58:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001b5c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001b60:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001b64:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop

08001b6c <__gnu_Unwind_Save_WMMXC>:
 8001b6c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001b70:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001b74:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001b78:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop

08001b80 <_Unwind_RaiseException>:
 8001b80:	46ec      	mov	ip, sp
 8001b82:	b500      	push	{lr}
 8001b84:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001b88:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001b94:	a901      	add	r1, sp, #4
 8001b96:	f7ff fbed 	bl	8001374 <__gnu_Unwind_RaiseException>
 8001b9a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001b9e:	b012      	add	sp, #72	; 0x48
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop

08001ba4 <_Unwind_Resume>:
 8001ba4:	46ec      	mov	ip, sp
 8001ba6:	b500      	push	{lr}
 8001ba8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001bac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001bb8:	a901      	add	r1, sp, #4
 8001bba:	f7ff fc15 	bl	80013e8 <__gnu_Unwind_Resume>
 8001bbe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001bc2:	b012      	add	sp, #72	; 0x48
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop

08001bc8 <_Unwind_Resume_or_Rethrow>:
 8001bc8:	46ec      	mov	ip, sp
 8001bca:	b500      	push	{lr}
 8001bcc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001bd0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001bdc:	a901      	add	r1, sp, #4
 8001bde:	f7ff fc25 	bl	800142c <__gnu_Unwind_Resume_or_Rethrow>
 8001be2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001be6:	b012      	add	sp, #72	; 0x48
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop

08001bec <_Unwind_ForcedUnwind>:
 8001bec:	46ec      	mov	ip, sp
 8001bee:	b500      	push	{lr}
 8001bf0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001bf4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c00:	ab01      	add	r3, sp, #4
 8001c02:	f7ff fbe7 	bl	80013d4 <__gnu_Unwind_ForcedUnwind>
 8001c06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c0a:	b012      	add	sp, #72	; 0x48
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop

08001c10 <_Unwind_Backtrace>:
 8001c10:	46ec      	mov	ip, sp
 8001c12:	b500      	push	{lr}
 8001c14:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001c18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c24:	aa01      	add	r2, sp, #4
 8001c26:	f7ff fc61 	bl	80014ec <__gnu_Unwind_Backtrace>
 8001c2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c2e:	b012      	add	sp, #72	; 0x48
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop

08001c34 <next_unwind_byte>:
 8001c34:	7a02      	ldrb	r2, [r0, #8]
 8001c36:	b91a      	cbnz	r2, 8001c40 <next_unwind_byte+0xc>
 8001c38:	7a43      	ldrb	r3, [r0, #9]
 8001c3a:	b943      	cbnz	r3, 8001c4e <next_unwind_byte+0x1a>
 8001c3c:	20b0      	movs	r0, #176	; 0xb0
 8001c3e:	4770      	bx	lr
 8001c40:	6803      	ldr	r3, [r0, #0]
 8001c42:	3a01      	subs	r2, #1
 8001c44:	7202      	strb	r2, [r0, #8]
 8001c46:	021a      	lsls	r2, r3, #8
 8001c48:	6002      	str	r2, [r0, #0]
 8001c4a:	0e18      	lsrs	r0, r3, #24
 8001c4c:	4770      	bx	lr
 8001c4e:	2103      	movs	r1, #3
 8001c50:	6842      	ldr	r2, [r0, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	b410      	push	{r4}
 8001c56:	7243      	strb	r3, [r0, #9]
 8001c58:	6813      	ldr	r3, [r2, #0]
 8001c5a:	1d14      	adds	r4, r2, #4
 8001c5c:	7201      	strb	r1, [r0, #8]
 8001c5e:	021a      	lsls	r2, r3, #8
 8001c60:	6044      	str	r4, [r0, #4]
 8001c62:	6002      	str	r2, [r0, #0]
 8001c64:	bc10      	pop	{r4}
 8001c66:	0e18      	lsrs	r0, r3, #24
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop

08001c6c <_Unwind_GetGR.constprop.0>:
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	b500      	push	{lr}
 8001c70:	b085      	sub	sp, #20
 8001c72:	aa03      	add	r2, sp, #12
 8001c74:	9200      	str	r2, [sp, #0]
 8001c76:	4619      	mov	r1, r3
 8001c78:	220c      	movs	r2, #12
 8001c7a:	f7ff fbe9 	bl	8001450 <_Unwind_VRS_Get>
 8001c7e:	9803      	ldr	r0, [sp, #12]
 8001c80:	b005      	add	sp, #20
 8001c82:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c86:	bf00      	nop

08001c88 <unwind_UCB_from_context>:
 8001c88:	e7f0      	b.n	8001c6c <_Unwind_GetGR.constprop.0>
 8001c8a:	bf00      	nop

08001c8c <__gnu_unwind_execute>:
 8001c8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c90:	4606      	mov	r6, r0
 8001c92:	460f      	mov	r7, r1
 8001c94:	f04f 0800 	mov.w	r8, #0
 8001c98:	b085      	sub	sp, #20
 8001c9a:	4638      	mov	r0, r7
 8001c9c:	f7ff ffca 	bl	8001c34 <next_unwind_byte>
 8001ca0:	28b0      	cmp	r0, #176	; 0xb0
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	d023      	beq.n	8001cee <__gnu_unwind_execute+0x62>
 8001ca6:	0605      	lsls	r5, r0, #24
 8001ca8:	d427      	bmi.n	8001cfa <__gnu_unwind_execute+0x6e>
 8001caa:	2300      	movs	r3, #0
 8001cac:	f10d 090c 	add.w	r9, sp, #12
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	0085      	lsls	r5, r0, #2
 8001cb4:	220d      	movs	r2, #13
 8001cb6:	f8cd 9000 	str.w	r9, [sp]
 8001cba:	4630      	mov	r0, r6
 8001cbc:	f7ff fbc8 	bl	8001450 <_Unwind_VRS_Get>
 8001cc0:	b2ed      	uxtb	r5, r5
 8001cc2:	9b03      	ldr	r3, [sp, #12]
 8001cc4:	0660      	lsls	r0, r4, #25
 8001cc6:	f105 0504 	add.w	r5, r5, #4
 8001cca:	bf4c      	ite	mi
 8001ccc:	1b5d      	submi	r5, r3, r5
 8001cce:	18ed      	addpl	r5, r5, r3
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	220d      	movs	r2, #13
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f8cd 9000 	str.w	r9, [sp]
 8001cda:	4630      	mov	r0, r6
 8001cdc:	9503      	str	r5, [sp, #12]
 8001cde:	f7ff fbdd 	bl	800149c <_Unwind_VRS_Set>
 8001ce2:	4638      	mov	r0, r7
 8001ce4:	f7ff ffa6 	bl	8001c34 <next_unwind_byte>
 8001ce8:	28b0      	cmp	r0, #176	; 0xb0
 8001cea:	4604      	mov	r4, r0
 8001cec:	d1db      	bne.n	8001ca6 <__gnu_unwind_execute+0x1a>
 8001cee:	f1b8 0f00 	cmp.w	r8, #0
 8001cf2:	f000 8094 	beq.w	8001e1e <__gnu_unwind_execute+0x192>
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	e01c      	b.n	8001d34 <__gnu_unwind_execute+0xa8>
 8001cfa:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001cfe:	2b80      	cmp	r3, #128	; 0x80
 8001d00:	d05c      	beq.n	8001dbc <__gnu_unwind_execute+0x130>
 8001d02:	2b90      	cmp	r3, #144	; 0x90
 8001d04:	d019      	beq.n	8001d3a <__gnu_unwind_execute+0xae>
 8001d06:	2ba0      	cmp	r3, #160	; 0xa0
 8001d08:	d02c      	beq.n	8001d64 <__gnu_unwind_execute+0xd8>
 8001d0a:	2bb0      	cmp	r3, #176	; 0xb0
 8001d0c:	d03e      	beq.n	8001d8c <__gnu_unwind_execute+0x100>
 8001d0e:	2bc0      	cmp	r3, #192	; 0xc0
 8001d10:	d06b      	beq.n	8001dea <__gnu_unwind_execute+0x15e>
 8001d12:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001d16:	2bd0      	cmp	r3, #208	; 0xd0
 8001d18:	d10b      	bne.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001d1a:	f000 0207 	and.w	r2, r0, #7
 8001d1e:	3201      	adds	r2, #1
 8001d20:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001d24:	2305      	movs	r3, #5
 8001d26:	2101      	movs	r1, #1
 8001d28:	4630      	mov	r0, r6
 8001d2a:	f7ff fd87 	bl	800183c <_Unwind_VRS_Pop>
 8001d2e:	2800      	cmp	r0, #0
 8001d30:	d0b3      	beq.n	8001c9a <__gnu_unwind_execute+0xe>
 8001d32:	2009      	movs	r0, #9
 8001d34:	b005      	add	sp, #20
 8001d36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d3a:	f000 030d 	and.w	r3, r0, #13
 8001d3e:	2b0d      	cmp	r3, #13
 8001d40:	d0f7      	beq.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001d42:	2300      	movs	r3, #0
 8001d44:	ad03      	add	r5, sp, #12
 8001d46:	f000 020f 	and.w	r2, r0, #15
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	9500      	str	r5, [sp, #0]
 8001d4e:	4630      	mov	r0, r6
 8001d50:	f7ff fb7e 	bl	8001450 <_Unwind_VRS_Get>
 8001d54:	2300      	movs	r3, #0
 8001d56:	9500      	str	r5, [sp, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	220d      	movs	r2, #13
 8001d5c:	4630      	mov	r0, r6
 8001d5e:	f7ff fb9d 	bl	800149c <_Unwind_VRS_Set>
 8001d62:	e79a      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001d64:	43c3      	mvns	r3, r0
 8001d66:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	411a      	asrs	r2, r3
 8001d70:	2300      	movs	r3, #0
 8001d72:	0701      	lsls	r1, r0, #28
 8001d74:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001d78:	bf48      	it	mi
 8001d7a:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4630      	mov	r0, r6
 8001d82:	f7ff fd5b 	bl	800183c <_Unwind_VRS_Pop>
 8001d86:	2800      	cmp	r0, #0
 8001d88:	d1d3      	bne.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001d8a:	e786      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001d8c:	28b1      	cmp	r0, #177	; 0xb1
 8001d8e:	d057      	beq.n	8001e40 <__gnu_unwind_execute+0x1b4>
 8001d90:	28b2      	cmp	r0, #178	; 0xb2
 8001d92:	d068      	beq.n	8001e66 <__gnu_unwind_execute+0x1da>
 8001d94:	28b3      	cmp	r0, #179	; 0xb3
 8001d96:	f000 8095 	beq.w	8001ec4 <__gnu_unwind_execute+0x238>
 8001d9a:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001d9e:	2bb4      	cmp	r3, #180	; 0xb4
 8001da0:	d0c7      	beq.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001da2:	2301      	movs	r3, #1
 8001da4:	f000 0207 	and.w	r2, r0, #7
 8001da8:	441a      	add	r2, r3
 8001daa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001dae:	4619      	mov	r1, r3
 8001db0:	4630      	mov	r0, r6
 8001db2:	f7ff fd43 	bl	800183c <_Unwind_VRS_Pop>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d1bb      	bne.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001dba:	e76e      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001dbc:	4638      	mov	r0, r7
 8001dbe:	f7ff ff39 	bl	8001c34 <next_unwind_byte>
 8001dc2:	0224      	lsls	r4, r4, #8
 8001dc4:	4304      	orrs	r4, r0
 8001dc6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001dca:	d0b2      	beq.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	0124      	lsls	r4, r4, #4
 8001dd0:	b2a2      	uxth	r2, r4
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4630      	mov	r0, r6
 8001dd6:	f7ff fd31 	bl	800183c <_Unwind_VRS_Pop>
 8001dda:	2800      	cmp	r0, #0
 8001ddc:	d1a9      	bne.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001dde:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001de2:	bf18      	it	ne
 8001de4:	f04f 0801 	movne.w	r8, #1
 8001de8:	e757      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001dea:	28c6      	cmp	r0, #198	; 0xc6
 8001dec:	d07d      	beq.n	8001eea <__gnu_unwind_execute+0x25e>
 8001dee:	28c7      	cmp	r0, #199	; 0xc7
 8001df0:	f000 8086 	beq.w	8001f00 <__gnu_unwind_execute+0x274>
 8001df4:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001df8:	2bc0      	cmp	r3, #192	; 0xc0
 8001dfa:	f000 8094 	beq.w	8001f26 <__gnu_unwind_execute+0x29a>
 8001dfe:	28c8      	cmp	r0, #200	; 0xc8
 8001e00:	f000 809f 	beq.w	8001f42 <__gnu_unwind_execute+0x2b6>
 8001e04:	28c9      	cmp	r0, #201	; 0xc9
 8001e06:	d194      	bne.n	8001d32 <__gnu_unwind_execute+0xa6>
 8001e08:	4638      	mov	r0, r7
 8001e0a:	f7ff ff13 	bl	8001c34 <next_unwind_byte>
 8001e0e:	0302      	lsls	r2, r0, #12
 8001e10:	f000 000f 	and.w	r0, r0, #15
 8001e14:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001e18:	3001      	adds	r0, #1
 8001e1a:	4302      	orrs	r2, r0
 8001e1c:	e782      	b.n	8001d24 <__gnu_unwind_execute+0x98>
 8001e1e:	ac03      	add	r4, sp, #12
 8001e20:	4643      	mov	r3, r8
 8001e22:	220e      	movs	r2, #14
 8001e24:	4641      	mov	r1, r8
 8001e26:	9400      	str	r4, [sp, #0]
 8001e28:	4630      	mov	r0, r6
 8001e2a:	f7ff fb11 	bl	8001450 <_Unwind_VRS_Get>
 8001e2e:	9400      	str	r4, [sp, #0]
 8001e30:	4630      	mov	r0, r6
 8001e32:	4643      	mov	r3, r8
 8001e34:	220f      	movs	r2, #15
 8001e36:	4641      	mov	r1, r8
 8001e38:	f7ff fb30 	bl	800149c <_Unwind_VRS_Set>
 8001e3c:	4640      	mov	r0, r8
 8001e3e:	e779      	b.n	8001d34 <__gnu_unwind_execute+0xa8>
 8001e40:	4638      	mov	r0, r7
 8001e42:	f7ff fef7 	bl	8001c34 <next_unwind_byte>
 8001e46:	2800      	cmp	r0, #0
 8001e48:	f43f af73 	beq.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001e4c:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001e50:	f47f af6f 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001e54:	4602      	mov	r2, r0
 8001e56:	4619      	mov	r1, r3
 8001e58:	4630      	mov	r0, r6
 8001e5a:	f7ff fcef 	bl	800183c <_Unwind_VRS_Pop>
 8001e5e:	2800      	cmp	r0, #0
 8001e60:	f47f af67 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001e64:	e719      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001e66:	2300      	movs	r3, #0
 8001e68:	f10d 090c 	add.w	r9, sp, #12
 8001e6c:	220d      	movs	r2, #13
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f8cd 9000 	str.w	r9, [sp]
 8001e74:	4630      	mov	r0, r6
 8001e76:	f7ff faeb 	bl	8001450 <_Unwind_VRS_Get>
 8001e7a:	4638      	mov	r0, r7
 8001e7c:	f7ff feda 	bl	8001c34 <next_unwind_byte>
 8001e80:	0602      	lsls	r2, r0, #24
 8001e82:	f04f 0402 	mov.w	r4, #2
 8001e86:	d50c      	bpl.n	8001ea2 <__gnu_unwind_execute+0x216>
 8001e88:	9b03      	ldr	r3, [sp, #12]
 8001e8a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001e8e:	40a0      	lsls	r0, r4
 8001e90:	4403      	add	r3, r0
 8001e92:	4638      	mov	r0, r7
 8001e94:	9303      	str	r3, [sp, #12]
 8001e96:	f7ff fecd 	bl	8001c34 <next_unwind_byte>
 8001e9a:	0603      	lsls	r3, r0, #24
 8001e9c:	f104 0407 	add.w	r4, r4, #7
 8001ea0:	d4f2      	bmi.n	8001e88 <__gnu_unwind_execute+0x1fc>
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	9903      	ldr	r1, [sp, #12]
 8001ea6:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001eaa:	40a2      	lsls	r2, r4
 8001eac:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8001eb0:	188c      	adds	r4, r1, r2
 8001eb2:	f8cd 9000 	str.w	r9, [sp]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	220d      	movs	r2, #13
 8001eba:	4630      	mov	r0, r6
 8001ebc:	9403      	str	r4, [sp, #12]
 8001ebe:	f7ff faed 	bl	800149c <_Unwind_VRS_Set>
 8001ec2:	e6ea      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001ec4:	4638      	mov	r0, r7
 8001ec6:	f7ff feb5 	bl	8001c34 <next_unwind_byte>
 8001eca:	2301      	movs	r3, #1
 8001ecc:	0301      	lsls	r1, r0, #12
 8001ece:	f000 000f 	and.w	r0, r0, #15
 8001ed2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001ed6:	18c2      	adds	r2, r0, r3
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	4630      	mov	r0, r6
 8001edc:	4619      	mov	r1, r3
 8001ede:	f7ff fcad 	bl	800183c <_Unwind_VRS_Pop>
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	f47f af25 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001ee8:	e6d7      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001eea:	4638      	mov	r0, r7
 8001eec:	f7ff fea2 	bl	8001c34 <next_unwind_byte>
 8001ef0:	0301      	lsls	r1, r0, #12
 8001ef2:	f000 000f 	and.w	r0, r0, #15
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001efc:	1c42      	adds	r2, r0, #1
 8001efe:	e7eb      	b.n	8001ed8 <__gnu_unwind_execute+0x24c>
 8001f00:	4638      	mov	r0, r7
 8001f02:	f7ff fe97 	bl	8001c34 <next_unwind_byte>
 8001f06:	2800      	cmp	r0, #0
 8001f08:	f43f af13 	beq.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001f0c:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001f10:	f47f af0f 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001f14:	4602      	mov	r2, r0
 8001f16:	2104      	movs	r1, #4
 8001f18:	4630      	mov	r0, r6
 8001f1a:	f7ff fc8f 	bl	800183c <_Unwind_VRS_Pop>
 8001f1e:	2800      	cmp	r0, #0
 8001f20:	f47f af07 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001f24:	e6b9      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001f26:	2303      	movs	r3, #3
 8001f28:	f000 020f 	and.w	r2, r0, #15
 8001f2c:	3201      	adds	r2, #1
 8001f2e:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001f32:	4619      	mov	r1, r3
 8001f34:	4630      	mov	r0, r6
 8001f36:	f7ff fc81 	bl	800183c <_Unwind_VRS_Pop>
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	f47f aef9 	bne.w	8001d32 <__gnu_unwind_execute+0xa6>
 8001f40:	e6ab      	b.n	8001c9a <__gnu_unwind_execute+0xe>
 8001f42:	4638      	mov	r0, r7
 8001f44:	f7ff fe76 	bl	8001c34 <next_unwind_byte>
 8001f48:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001f4c:	f000 030f 	and.w	r3, r0, #15
 8001f50:	3210      	adds	r2, #16
 8001f52:	3301      	adds	r3, #1
 8001f54:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001f58:	e6e4      	b.n	8001d24 <__gnu_unwind_execute+0x98>
 8001f5a:	bf00      	nop

08001f5c <__gnu_unwind_frame>:
 8001f5c:	b530      	push	{r4, r5, lr}
 8001f5e:	2403      	movs	r4, #3
 8001f60:	460d      	mov	r5, r1
 8001f62:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001f64:	b085      	sub	sp, #20
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	f88d 400c 	strb.w	r4, [sp, #12]
 8001f6c:	79dc      	ldrb	r4, [r3, #7]
 8001f6e:	0212      	lsls	r2, r2, #8
 8001f70:	3308      	adds	r3, #8
 8001f72:	a901      	add	r1, sp, #4
 8001f74:	4628      	mov	r0, r5
 8001f76:	9201      	str	r2, [sp, #4]
 8001f78:	f88d 400d 	strb.w	r4, [sp, #13]
 8001f7c:	9302      	str	r3, [sp, #8]
 8001f7e:	f7ff fe85 	bl	8001c8c <__gnu_unwind_execute>
 8001f82:	b005      	add	sp, #20
 8001f84:	bd30      	pop	{r4, r5, pc}
 8001f86:	bf00      	nop

08001f88 <_Unwind_GetRegionStart>:
 8001f88:	b508      	push	{r3, lr}
 8001f8a:	f7ff fe7d 	bl	8001c88 <unwind_UCB_from_context>
 8001f8e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001f90:	bd08      	pop	{r3, pc}
 8001f92:	bf00      	nop

08001f94 <_Unwind_GetLanguageSpecificData>:
 8001f94:	b508      	push	{r3, lr}
 8001f96:	f7ff fe77 	bl	8001c88 <unwind_UCB_from_context>
 8001f9a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001f9c:	79c3      	ldrb	r3, [r0, #7]
 8001f9e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001fa2:	3008      	adds	r0, #8
 8001fa4:	bd08      	pop	{r3, pc}
 8001fa6:	bf00      	nop

08001fa8 <_Unwind_GetTextRelBase>:
 8001fa8:	b508      	push	{r3, lr}
 8001faa:	f004 fc96 	bl	80068da <abort>
 8001fae:	bf00      	nop

08001fb0 <_Unwind_GetDataRelBase>:
 8001fb0:	b508      	push	{r3, lr}
 8001fb2:	f7ff fff9 	bl	8001fa8 <_Unwind_GetTextRelBase>
 8001fb6:	bf00      	nop

08001fb8 <_ZN8AllTasksC1Ev>:
#include <AllTasks.h>


AllTasks allTasks;

AllTasks::AllTasks() {
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	4a04      	ldr	r2, [pc, #16]	; (8001fd4 <_ZN8AllTasksC1Ev+0x1c>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	08006be0 	.word	0x08006be0

08001fd8 <_ZN8AllTasks7processEv>:
	mode_manager.init();
	motor_manager.init();

}

void AllTasks::process(void){
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
	//futaba.Process();
	mode_manager.proccess();
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <_ZN8AllTasks7processEv+0x1c>)
 8001fe2:	f000 ff83 	bl	8002eec <_ZN11ModeManager8proccessEv>
	motor_manager.process();
 8001fe6:	4804      	ldr	r0, [pc, #16]	; (8001ff8 <_ZN8AllTasks7processEv+0x20>)
 8001fe8:	f001 f8ce 	bl	8003188 <_ZN12MotorManager7processEv>

}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	2000015c 	.word	0x2000015c
 8001ff8:	20000170 	.word	0x20000170

08001ffc <_ZN8AllTasksD1Ev>:

AllTasks::~AllTasks() {
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	4a04      	ldr	r2, [pc, #16]	; (8002018 <_ZN8AllTasksD1Ev+0x1c>)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	08006be0 	.word	0x08006be0

0800201c <_ZN8AllTasksD0Ev>:
AllTasks::~AllTasks() {
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
}
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ffe9 	bl	8001ffc <_ZN8AllTasksD1Ev>
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f003 fa79 	bl	8005522 <_ZdlPv>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <_Z41__static_initialization_and_destruction_0ii>:
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d10c      	bne.n	8002066 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002052:	4293      	cmp	r3, r2
 8002054:	d107      	bne.n	8002066 <_Z41__static_initialization_and_destruction_0ii+0x2a>
AllTasks allTasks;
 8002056:	4806      	ldr	r0, [pc, #24]	; (8002070 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002058:	f7ff ffae 	bl	8001fb8 <_ZN8AllTasksC1Ev>
 800205c:	4a05      	ldr	r2, [pc, #20]	; (8002074 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800205e:	4906      	ldr	r1, [pc, #24]	; (8002078 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8002060:	4803      	ldr	r0, [pc, #12]	; (8002070 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002062:	f003 fa60 	bl	8005526 <__aeabi_atexit>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	200000a0 	.word	0x200000a0
 8002074:	20000000 	.word	0x20000000
 8002078:	08001ffd 	.word	0x08001ffd

0800207c <_GLOBAL__sub_I_allTasks>:
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
 8002080:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002084:	2001      	movs	r0, #1
 8002086:	f7ff ffd9 	bl	800203c <_Z41__static_initialization_and_destruction_0ii>
 800208a:	bd80      	pop	{r7, pc}

0800208c <_ZN14CanSendManager7sendMsgENS_9SEND_MODEEPh>:

#include "CanSendManager.h"

CanSendManager canSendManager;

void CanSendManager::sendMsg(SEND_MODE mode, uint8_t * msgData){
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	460b      	mov	r3, r1
 8002096:	607a      	str	r2, [r7, #4]
 8002098:	72fb      	strb	r3, [r7, #11]
	}
	else if (mode == STATUS ){
		//hal_can_send( STATUS_FRAME_ID,  STATUS_FRAME_LENGTH ,msgData);
	}

}
 800209a:	bf00      	nop
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <_ZN14CanSendManager7getSignEf>:

uint8_t CanSendManager::getSign(float value){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
	if (value >=0) return POSITIVE_SIGN;
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	6838      	ldr	r0, [r7, #0]
 80020b4:	f7fe ffc6 	bl	8001044 <__aeabi_fcmpge>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <_ZN14CanSendManager7getSignEf+0x1e>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <_ZN14CanSendManager7getSignEf+0x20>
	else return NEGATIVE_SIGN;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <_ZN14CanSendManager21convertFloatToUint16tEf>:

uint16_t CanSendManager::convertFloatToUint16t(float value){
 80020cc:	b5b0      	push	{r4, r5, r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
	float range = 128;
 80020d6:	f04f 4386 	mov.w	r3, #1124073472	; 0x43000000
 80020da:	60fb      	str	r3, [r7, #12]
	if( value > range){
 80020dc:	68f9      	ldr	r1, [r7, #12]
 80020de:	6838      	ldr	r0, [r7, #0]
 80020e0:	f7fe ffba 	bl	8001058 <__aeabi_fcmpgt>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <_ZN14CanSendManager21convertFloatToUint16tEf+0x2a>
		return range;
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f7fe ffbe 	bl	800106c <__aeabi_f2uiz>
 80020f0:	4603      	mov	r3, r0
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	e023      	b.n	800213e <_ZN14CanSendManager21convertFloatToUint16tEf+0x72>
	}
	return(uint16_t)(value * pow(2, 16) /range);
 80020f6:	6838      	ldr	r0, [r7, #0]
 80020f8:	f7fe f998 	bl	800042c <__aeabi_f2d>
 80020fc:	4604      	mov	r4, r0
 80020fe:	460d      	mov	r5, r1
 8002100:	2110      	movs	r1, #16
 8002102:	2002      	movs	r0, #2
 8002104:	f000 f92b 	bl	800235e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4620      	mov	r0, r4
 800210e:	4629      	mov	r1, r5
 8002110:	f7fe f9e0 	bl	80004d4 <__aeabi_dmul>
 8002114:	4603      	mov	r3, r0
 8002116:	460c      	mov	r4, r1
 8002118:	4625      	mov	r5, r4
 800211a:	461c      	mov	r4, r3
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f7fe f985 	bl	800042c <__aeabi_f2d>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4620      	mov	r0, r4
 8002128:	4629      	mov	r1, r5
 800212a:	f7fe fafd 	bl	8000728 <__aeabi_ddiv>
 800212e:	4603      	mov	r3, r0
 8002130:	460c      	mov	r4, r1
 8002132:	4618      	mov	r0, r3
 8002134:	4621      	mov	r1, r4
 8002136:	f7fe fca5 	bl	8000a84 <__aeabi_d2uiz>
 800213a:	4603      	mov	r3, r0
 800213c:	b29b      	uxth	r3, r3
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bdb0      	pop	{r4, r5, r7, pc}

08002146 <_ZN14CanSendManager14convertToFrameEht>:
uint8_t * CanSendManager::convertToFrame(uint8_t sign, uint16_t value){
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	70fb      	strb	r3, [r7, #3]
 8002152:	4613      	mov	r3, r2
 8002154:	803b      	strh	r3, [r7, #0]
	uint8_t data_to_encode[]={
			(uint8_t)(sign >> 8),
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	121b      	asrs	r3, r3, #8
			(uint8_t) sign,
			(uint8_t)(value >> 8 ),
			(uint8_t) value,
	};
 800215a:	b2db      	uxtb	r3, r3
 800215c:	733b      	strb	r3, [r7, #12]
 800215e:	78fb      	ldrb	r3, [r7, #3]
 8002160:	737b      	strb	r3, [r7, #13]
			(uint8_t)(value >> 8 ),
 8002162:	883b      	ldrh	r3, [r7, #0]
 8002164:	121b      	asrs	r3, r3, #8
	};
 8002166:	b2db      	uxtb	r3, r3
 8002168:	73bb      	strb	r3, [r7, #14]
 800216a:	883b      	ldrh	r3, [r7, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	73fb      	strb	r3, [r7, #15]

	return encode_frame_big_endian(data_to_encode,STEERING_FRAME_LENGTH);
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	2204      	movs	r2, #4
 8002176:	4619      	mov	r1, r3
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f805 	bl	8002188 <_ZN14CanSendManager23encode_frame_big_endianEPhh>
 800217e:	4603      	mov	r3, r0


}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <_ZN14CanSendManager23encode_frame_big_endianEPhh>:

uint8_t* CanSendManager::encode_frame_big_endian(uint8_t* data , uint8_t data_length){
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	4613      	mov	r3, r2
 8002194:	71fb      	strb	r3, [r7, #7]
	 uint8_t* encoded_data = (uint8_t*)calloc(data_length, sizeof(uint8_t));
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	2101      	movs	r1, #1
 800219a:	4618      	mov	r0, r3
 800219c:	f004 fba4 	bl	80068e8 <calloc>
 80021a0:	4603      	mov	r3, r0
 80021a2:	613b      	str	r3, [r7, #16]
	 if (encoded_data != NULL){
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d015      	beq.n	80021d6 <_ZN14CanSendManager23encode_frame_big_endianEPhh+0x4e>
		for( uint8_t i = 1 ; i <= data_length  ;i++){
 80021aa:	2301      	movs	r3, #1
 80021ac:	75fb      	strb	r3, [r7, #23]
 80021ae:	7dfa      	ldrb	r2, [r7, #23]
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	dc0f      	bgt.n	80021d6 <_ZN14CanSendManager23encode_frame_big_endianEPhh+0x4e>
			encoded_data[i-1] = data[data_length-i];
 80021b6:	7dfb      	ldrb	r3, [r7, #23]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4413      	add	r3, r2
 80021be:	79f9      	ldrb	r1, [r7, #7]
 80021c0:	7dfa      	ldrb	r2, [r7, #23]
 80021c2:	1a8a      	subs	r2, r1, r2
 80021c4:	4611      	mov	r1, r2
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	440a      	add	r2, r1
 80021ca:	7812      	ldrb	r2, [r2, #0]
 80021cc:	701a      	strb	r2, [r3, #0]
		for( uint8_t i = 1 ; i <= data_length  ;i++){
 80021ce:	7dfb      	ldrb	r3, [r7, #23]
 80021d0:	3301      	adds	r3, #1
 80021d2:	75fb      	strb	r3, [r7, #23]
 80021d4:	e7eb      	b.n	80021ae <_ZN14CanSendManager23encode_frame_big_endianEPhh+0x26>
		}
	 }
	return encoded_data;
 80021d6:	693b      	ldr	r3, [r7, #16]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_ZN14CanSendManager7processEffNS_9SEND_MODEE>:


void CanSendManager::process(float maxvalue, float value,SEND_MODE mode){
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	70fb      	strb	r3, [r7, #3]
	uint8_t sign = getSign(value) ;
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f7ff ff57 	bl	80020a4 <_ZN14CanSendManager7getSignEf>
 80021f6:	4603      	mov	r3, r0
 80021f8:	75fb      	strb	r3, [r7, #23]
	if (sign == NEGATIVE_SIGN){ value *= -1; } //Change sign to positive after check
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d103      	bne.n	8002208 <_ZN14CanSendManager7processEffNS_9SEND_MODEE+0x28>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002206:	607b      	str	r3, [r7, #4]
	uint16_t convertedData = convertFloatToUint16t(value);
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f7ff ff5e 	bl	80020cc <_ZN14CanSendManager21convertFloatToUint16tEf>
 8002210:	4603      	mov	r3, r0
 8002212:	82bb      	strh	r3, [r7, #20]
	uint8_t * frameData = convertToFrame(sign, convertedData);
 8002214:	8aba      	ldrh	r2, [r7, #20]
 8002216:	7dfb      	ldrb	r3, [r7, #23]
 8002218:	4619      	mov	r1, r3
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f7ff ff93 	bl	8002146 <_ZN14CanSendManager14convertToFrameEht>
 8002220:	4603      	mov	r3, r0
 8002222:	613b      	str	r3, [r7, #16]
	sendMsg(mode, frameData );
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4619      	mov	r1, r3
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f7ff ff2e 	bl	800208c <_ZN14CanSendManager7sendMsgENS_9SEND_MODEEPh>
	free(frameData);
 8002230:	6938      	ldr	r0, [r7, #16]
 8002232:	f004 fb99 	bl	8006968 <free>
}
 8002236:	bf00      	nop
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_ZN14CanSendManager11setVelocityEff>:

void CanSendManager::setVelocity(float maxVel,float vel){
 800223e:	b580      	push	{r7, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
	process(maxVel, vel, VELOCITY);
 800224a:	2301      	movs	r3, #1
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	68b9      	ldr	r1, [r7, #8]
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f7ff ffc5 	bl	80021e0 <_ZN14CanSendManager7processEffNS_9SEND_MODEE>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <_ZN14CanSendManager7setTurnEff>:

void CanSendManager::setTurn(float maxAngle, float angle){
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
	process(maxAngle, angle, TURN);
 800226a:	2300      	movs	r3, #0
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	68b9      	ldr	r1, [r7, #8]
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff ffb5 	bl	80021e0 <_ZN14CanSendManager7processEffNS_9SEND_MODEE>
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE>:
void CanSendManager::setStatus(ModeManager::RC_MODE RCmode, ModeManager::DRIVE_MODE drive_mode){
 800227e:	b580      	push	{r7, lr}
 8002280:	b086      	sub	sp, #24
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	70fb      	strb	r3, [r7, #3]
 800228a:	4613      	mov	r3, r2
 800228c:	70bb      	strb	r3, [r7, #2]
	uint8_t RCstatus, driveStatus;
	if 		(RCmode == ModeManager::DISARMED)  		 RCstatus =  JOYSTICK_MODE_MSG;
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d102      	bne.n	800229a <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x1c>
 8002294:	2300      	movs	r3, #0
 8002296:	75fb      	strb	r3, [r7, #23]
 8002298:	e010      	b.n	80022bc <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x3e>
	else if (RCmode == ModeManager::MODE_ACRO) 		 RCstatus =  ACRO_MODE_MSG;
 800229a:	78fb      	ldrb	r3, [r7, #3]
 800229c:	2b03      	cmp	r3, #3
 800229e:	d102      	bne.n	80022a6 <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x28>
 80022a0:	2301      	movs	r3, #1
 80022a2:	75fb      	strb	r3, [r7, #23]
 80022a4:	e00a      	b.n	80022bc <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x3e>
	else if (RCmode == ModeManager::MODE_SEMI) 		 RCstatus =  SEMI_MODE_MSG;
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d102      	bne.n	80022b2 <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x34>
 80022ac:	2302      	movs	r3, #2
 80022ae:	75fb      	strb	r3, [r7, #23]
 80022b0:	e004      	b.n	80022bc <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x3e>
	else if (RCmode == ModeManager::MODE_AUTONOMOUS) RCstatus =  AUTONOMOUS_MODE_MSG;
 80022b2:	78fb      	ldrb	r3, [r7, #3]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x3e>
 80022b8:	2303      	movs	r3, #3
 80022ba:	75fb      	strb	r3, [r7, #23]

	if 		(drive_mode == ModeManager::ENABLE)  	 driveStatus =  ENABLE_DRIVE_MSG;
 80022bc:	78bb      	ldrb	r3, [r7, #2]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d102      	bne.n	80022c8 <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x4a>
 80022c2:	2301      	movs	r3, #1
 80022c4:	75bb      	strb	r3, [r7, #22]
 80022c6:	e004      	b.n	80022d2 <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x54>
	else if (drive_mode == ModeManager::DISABLE)     driveStatus =  DISABLE_DRIVE_MSG;
 80022c8:	78bb      	ldrb	r3, [r7, #2]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE+0x54>
 80022ce:	2300      	movs	r3, #0
 80022d0:	75bb      	strb	r3, [r7, #22]

	uint8_t data_to_encode[]={
			(uint8_t) NULL,
			(uint8_t) RCstatus,
			(uint8_t) NULL,
			(uint8_t) driveStatus };
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	7dfb      	ldrb	r3, [r7, #23]
 80022d8:	737b      	strb	r3, [r7, #13]
 80022da:	7dbb      	ldrb	r3, [r7, #22]
 80022dc:	73fb      	strb	r3, [r7, #15]
	uint8_t * msgData = encode_frame_big_endian(data_to_encode,STEERING_FRAME_LENGTH);
 80022de:	f107 030c 	add.w	r3, r7, #12
 80022e2:	2204      	movs	r2, #4
 80022e4:	4619      	mov	r1, r3
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff ff4e 	bl	8002188 <_ZN14CanSendManager23encode_frame_big_endianEPhh>
 80022ec:	6138      	str	r0, [r7, #16]
	sendMsg(STATUS, msgData);
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	2102      	movs	r1, #2
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff feca 	bl	800208c <_ZN14CanSendManager7sendMsgENS_9SEND_MODEEPh>

}
 80022f8:	bf00      	nop
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <_ZN14CanSendManagerC1Ev>:

CanSendManager::CanSendManager() {
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	4a04      	ldr	r2, [pc, #16]	; (800231c <_ZN14CanSendManagerC1Ev+0x1c>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	08006c04 	.word	0x08006c04

08002320 <_ZN14CanSendManagerD1Ev>:

CanSendManager::~CanSendManager() {
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	4a04      	ldr	r2, [pc, #16]	; (800233c <_ZN14CanSendManagerD1Ev+0x1c>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	bc80      	pop	{r7}
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	08006c04 	.word	0x08006c04

08002340 <_ZN14CanSendManagerD0Ev>:
CanSendManager::~CanSendManager() {
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
}
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7ff ffe9 	bl	8002320 <_ZN14CanSendManagerD1Ev>
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f003 f8e7 	bl	8005522 <_ZdlPv>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 800235e:	b5b0      	push	{r4, r5, r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f7fe f84d 	bl	8000408 <__aeabi_i2d>
 800236e:	4604      	mov	r4, r0
 8002370:	460d      	mov	r5, r1
 8002372:	6838      	ldr	r0, [r7, #0]
 8002374:	f7fe f848 	bl	8000408 <__aeabi_i2d>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4620      	mov	r0, r4
 800237e:	4629      	mov	r1, r5
 8002380:	f003 fa9a 	bl	80058b8 <pow>
 8002384:	4603      	mov	r3, r0
 8002386:	460c      	mov	r4, r1
    }
 8002388:	4618      	mov	r0, r3
 800238a:	4621      	mov	r1, r4
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002394 <_Z41__static_initialization_and_destruction_0ii>:
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d10c      	bne.n	80023be <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d107      	bne.n	80023be <_Z41__static_initialization_and_destruction_0ii+0x2a>
CanSendManager canSendManager;
 80023ae:	4806      	ldr	r0, [pc, #24]	; (80023c8 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80023b0:	f7ff ffa6 	bl	8002300 <_ZN14CanSendManagerC1Ev>
 80023b4:	4a05      	ldr	r2, [pc, #20]	; (80023cc <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80023b6:	4906      	ldr	r1, [pc, #24]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80023b8:	4803      	ldr	r0, [pc, #12]	; (80023c8 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80023ba:	f003 f8b4 	bl	8005526 <__aeabi_atexit>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200000a4 	.word	0x200000a4
 80023cc:	20000000 	.word	0x20000000
 80023d0:	08002321 	.word	0x08002321

080023d4 <_GLOBAL__sub_I_canSendManager>:
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023dc:	2001      	movs	r0, #1
 80023de:	f7ff ffd9 	bl	8002394 <_Z41__static_initialization_and_destruction_0ii>
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_ZN6Futaba15sbusDataReceiveEh>:

#define SBUS_DIGITAL_CHANNEL_MIN 173
#define SBUS_DIGITAL_CHANNEL_MAX 1812

Futaba futaba;
void Futaba::sbusDataReceive(uint8_t c){
 80023e4:	b590      	push	{r4, r7, lr}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	70fb      	strb	r3, [r7, #3]

	const uint32_t nowUs = tools.GetMicros();
 80023f0:	4826      	ldr	r0, [pc, #152]	; (800248c <_ZN6Futaba15sbusDataReceiveEh+0xa8>)
 80023f2:	f001 f833 	bl	800345c <_ZN5Tools9GetMicrosEv>
 80023f6:	4603      	mov	r3, r0
 80023f8:	60fb      	str	r3, [r7, #12]
	const int32_t sbusFrameTime = abs(nowUs - startAtUs);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	4618      	mov	r0, r3
 8002404:	f000 fd3b 	bl	8002e7e <_ZSt3absImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002408:	4603      	mov	r3, r0
 800240a:	460c      	mov	r4, r1
 800240c:	4618      	mov	r0, r3
 800240e:	4621      	mov	r1, r4
 8002410:	f7fe fb10 	bl	8000a34 <__aeabi_d2iz>
 8002414:	4603      	mov	r3, r0
 8002416:	60bb      	str	r3, [r7, #8]

	if (sbusFrameTime > (long) (SBUS_TIME_NEEDED_PER_FRAME + 500)) {
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f640 52ac 	movw	r2, #3500	; 0xdac
 800241e:	4293      	cmp	r3, r2
 8002420:	dd03      	ble.n	800242a <_ZN6Futaba15sbusDataReceiveEh+0x46>
		position = 0;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	}

	if (position == 0) {
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <_ZN6Futaba15sbusDataReceiveEh+0x5c>
		if (c != SBUS_FRAME_BEGIN_BYTE) {
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	2b0f      	cmp	r3, #15
 8002438:	d123      	bne.n	8002482 <_ZN6Futaba15sbusDataReceiveEh+0x9e>
			return;
		}
		startAtUs = nowUs;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (position < SBUS_FRAME_SIZE) {
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002446:	2b18      	cmp	r3, #24
 8002448:	d81c      	bhi.n	8002484 <_ZN6Futaba15sbusDataReceiveEh+0xa0>
		frame.bytes[position++] = (uint8_t) c;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	b2d1      	uxtb	r1, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	f882 102e 	strb.w	r1, [r2, #46]	; 0x2e
 800245a:	461a      	mov	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	731a      	strb	r2, [r3, #12]
		if (position < SBUS_FRAME_SIZE) {
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800246a:	2b18      	cmp	r3, #24
 800246c:	d804      	bhi.n	8002478 <_ZN6Futaba15sbusDataReceiveEh+0x94>
			done = 0;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8002476:	e005      	b.n	8002484 <_ZN6Futaba15sbusDataReceiveEh+0xa0>
		} else {
			done = 1;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8002480:	e000      	b.n	8002484 <_ZN6Futaba15sbusDataReceiveEh+0xa0>
			return;
 8002482:	bf00      	nop
		}
	}
}
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	bd90      	pop	{r4, r7, pc}
 800248a:	bf00      	nop
 800248c:	2000017c 	.word	0x2000017c

08002490 <_ZN6Futaba15sbusFrameStatusEv>:
uint8_t Futaba::sbusFrameStatus(void){
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]

	    if (!done) {
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <_ZN6Futaba15sbusFrameStatusEv+0x16>
	        return RX_FRAME_PENDING;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e023      	b.n	80024ee <_ZN6Futaba15sbusFrameStatusEv+0x5e>
	    }
	    done = 0;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	    if (frame.frame.channels.flags & SBUS_FLAG_SIGNAL_LOSS) {
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d006      	beq.n	80024ca <_ZN6Futaba15sbusFrameStatusEv+0x3a>
	        stateFlags |= SBUS_STATE_SIGNALLOSS;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024c0:	f043 0302 	orr.w	r3, r3, #2
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	859a      	strh	r2, [r3, #44]	; 0x2c
	    }
	    if (frame.frame.channels.flags & SBUS_FLAG_FAILSAFE_ACTIVE) {
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80024d0:	f003 0308 	and.w	r3, r3, #8
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d006      	beq.n	80024e6 <_ZN6Futaba15sbusFrameStatusEv+0x56>
	        stateFlags |= SBUS_STATE_FAILSAFE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	859a      	strh	r2, [r3, #44]	; 0x2c
	    }

	    return sbusChannelsDecode();
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f805 	bl	80024f6 <_ZN6Futaba18sbusChannelsDecodeEv>
 80024ec:	4603      	mov	r3, r0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <_ZN6Futaba18sbusChannelsDecodeEv>:
uint8_t Futaba::sbusChannelsDecode(void) {
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
	sbusChannelData[0] = frame.frame.channels.chan0;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f3c3 230a 	ubfx	r3, r3, #8, #11
 8002506:	b29b      	uxth	r3, r3
 8002508:	461a      	mov	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	sbusChannelData[1] = frame.frame.channels.chan1;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	89db      	ldrh	r3, [r3, #14]
 8002514:	f3c3 03ca 	ubfx	r3, r3, #3, #11
 8002518:	b29b      	uxth	r3, r3
 800251a:	461a      	mov	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	sbusChannelData[2] = frame.frame.channels.chan2;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	7bda      	ldrb	r2, [r3, #15]
 8002526:	0992      	lsrs	r2, r2, #6
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	8a1b      	ldrh	r3, [r3, #16]
 800252c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4313      	orrs	r3, r2
 8002534:	b29b      	uxth	r3, r3
 8002536:	461a      	mov	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	sbusChannelData[3] = frame.frame.channels.chan3;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	f3c3 234a 	ubfx	r3, r3, #9, #11
 8002546:	b29b      	uxth	r3, r3
 8002548:	461a      	mov	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	sbusChannelData[4] = frame.frame.channels.chan4;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	8a5b      	ldrh	r3, [r3, #18]
 8002554:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8002558:	b29b      	uxth	r3, r3
 800255a:	461a      	mov	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	sbusChannelData[5] = frame.frame.channels.chan5;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	7cda      	ldrb	r2, [r3, #19]
 8002566:	09d2      	lsrs	r2, r2, #7
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	8a9b      	ldrh	r3, [r3, #20]
 800256c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	4313      	orrs	r3, r2
 8002574:	b29b      	uxth	r3, r3
 8002576:	461a      	mov	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	sbusChannelData[6] = frame.frame.channels.chan6;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	f3c3 238a 	ubfx	r3, r3, #10, #11
 8002586:	b29b      	uxth	r3, r3
 8002588:	461a      	mov	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	sbusChannelData[7] = frame.frame.channels.chan7;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	8adb      	ldrh	r3, [r3, #22]
 8002594:	f3c3 134a 	ubfx	r3, r3, #5, #11
 8002598:	b29b      	uxth	r3, r3
 800259a:	461a      	mov	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	sbusChannelData[8] = frame.frame.channels.chan8;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	8b1b      	ldrh	r3, [r3, #24]
 80025a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	sbusChannelData[9] = frame.frame.channels.chan9;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 80025bc:	b29b      	uxth	r3, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	sbusChannelData[10] = frame.frame.channels.chan10;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	8b5a      	ldrh	r2, [r3, #26]
 80025ca:	0992      	lsrs	r2, r2, #6
 80025cc:	b292      	uxth	r2, r2
 80025ce:	7f1b      	ldrb	r3, [r3, #28]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	029b      	lsls	r3, r3, #10
 80025d6:	4313      	orrs	r3, r2
 80025d8:	b29b      	uxth	r3, r3
 80025da:	461a      	mov	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	sbusChannelData[11] = frame.frame.channels.chan11;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	8b9b      	ldrh	r3, [r3, #28]
 80025e6:	f3c3 034a 	ubfx	r3, r3, #1, #11
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	461a      	mov	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	sbusChannelData[12] = frame.frame.channels.chan12;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
 80025f8:	f3c3 330a 	ubfx	r3, r3, #12, #11
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	sbusChannelData[13] = frame.frame.channels.chan13;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	8bda      	ldrh	r2, [r3, #30]
 800260a:	09d2      	lsrs	r2, r2, #7
 800260c:	b292      	uxth	r2, r2
 800260e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	025b      	lsls	r3, r3, #9
 8002618:	4313      	orrs	r3, r2
 800261a:	b29b      	uxth	r3, r3
 800261c:	461a      	mov	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	sbusChannelData[14] = frame.frame.channels.chan14;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	8c1b      	ldrh	r3, [r3, #32]
 8002628:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800262c:	b29b      	uxth	r3, r3
 800262e:	461a      	mov	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	sbusChannelData[15] = frame.frame.channels.chan15;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	f3c3 334a 	ubfx	r3, r3, #13, #11
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

	if (frame.frame.channels.flags & SBUS_FLAG_CHANNEL_17) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d005      	beq.n	8002662 <_ZN6Futaba18sbusChannelsDecodeEv+0x16c>
		sbusChannelData[16] = SBUS_DIGITAL_CHANNEL_MAX;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f240 7214 	movw	r2, #1812	; 0x714
 800265c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8002660:	e003      	b.n	800266a <_ZN6Futaba18sbusChannelsDecodeEv+0x174>
	} else {
		sbusChannelData[16] = SBUS_DIGITAL_CHANNEL_MIN;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	22ad      	movs	r2, #173	; 0xad
 8002666:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	}

	if (frame.frame.channels.flags & SBUS_FLAG_CHANNEL_18) {
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <_ZN6Futaba18sbusChannelsDecodeEv+0x18e>
		sbusChannelData[17] = SBUS_DIGITAL_CHANNEL_MAX;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f240 7214 	movw	r2, #1812	; 0x714
 800267e:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 8002682:	e003      	b.n	800268c <_ZN6Futaba18sbusChannelsDecodeEv+0x196>
	} else {
		sbusChannelData[17] = SBUS_DIGITAL_CHANNEL_MIN;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	22ad      	movs	r2, #173	; 0xad
 8002688:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	}

	if (frame.frame.channels.flags & SBUS_FLAG_FAILSAFE_ACTIVE) {
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <_ZN6Futaba18sbusChannelsDecodeEv+0x1a8>
		// internal failsafe enabled and rx failsafe flag set
		// RX *should* still be sending valid channel data (repeated), so use it.
		return RX_FRAME_COMPLETE | RX_FRAME_FAILSAFE;
 800269a:	2303      	movs	r3, #3
 800269c:	e009      	b.n	80026b2 <_ZN6Futaba18sbusChannelsDecodeEv+0x1bc>
	}

	if (frame.frame.channels.flags & SBUS_FLAG_SIGNAL_LOSS) {
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <_ZN6Futaba18sbusChannelsDecodeEv+0x1ba>
		// The received data is a repeat of the last valid data so can be considered complete.
		return RX_FRAME_COMPLETE | RX_FRAME_DROPPED;
 80026ac:	2309      	movs	r3, #9
 80026ae:	e000      	b.n	80026b2 <_ZN6Futaba18sbusChannelsDecodeEv+0x1bc>
	}

	return RX_FRAME_COMPLETE;
 80026b0:	2301      	movs	r3, #1
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <_ZN6Futaba16sbusChannelsInitEv>:
    // http://www.wolframalpha.com/input/?i=linear+fit+%7B173%2C+988%7D%2C+%7B1812%2C+2012%7D%2C+%7B993%2C+1500%7D
    return (5 * sbusChannelData[chan] / 8) + 880;
}

void Futaba::sbusChannelsInit(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
    for (int b = 0; b < SBUS_MAX_CHANNEL; b++) {
 80026c4:	2300      	movs	r3, #0
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b11      	cmp	r3, #17
 80026cc:	dc1d      	bgt.n	800270a <_ZN6Futaba16sbusChannelsInitEv+0x4e>
    	sbusChannelData[b] = (16 * midrc) / 10 - 1408;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	4a23      	ldr	r2, [pc, #140]	; (8002764 <_ZN6Futaba16sbusChannelsInitEv+0xa8>)
 80026d6:	fb82 1203 	smull	r1, r2, r2, r3
 80026da:	1092      	asrs	r2, r2, #2
 80026dc:	17db      	asrs	r3, r3, #31
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 80026e6:	b299      	uxth	r1, r3
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3324      	adds	r3, #36	; 0x24
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	460a      	mov	r2, r1
 80026f4:	809a      	strh	r2, [r3, #4]
    	Stick_Command[b] = 0;
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	4413      	add	r3, r2
 80026fc:	3396      	adds	r3, #150	; 0x96
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
    for (int b = 0; b < SBUS_MAX_CHANNEL; b++) {
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	3301      	adds	r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e7de      	b.n	80026c8 <_ZN6Futaba16sbusChannelsInitEv+0xc>
    }
	StickDeflection[ROLL] = 0.f;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	675a      	str	r2, [r3, #116]	; 0x74
	StickDeflection[PITCH] = 0.f;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	679a      	str	r2, [r3, #120]	; 0x78
	StickDeflection[THROTTLE] = 0.f;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	671a      	str	r2, [r3, #112]	; 0x70
	StickDeflection[YAW] = 0.f;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f04f 0200 	mov.w	r2, #0
 8002728:	67da      	str	r2, [r3, #124]	; 0x7c

	SwitchA = SWITCH_UP;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
	SwitchB = SWITCH_UP;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
	SwitchC = SWITCH_UP;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92

	SwitchD = SWITCH_UP;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	SwitchE = SWITCH_UP;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	SwitchF = SWITCH_UP;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	66666667 	.word	0x66666667

08002768 <_ZN6Futaba4InitEv>:
void Futaba::Init(void) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	MX_USART2_UART_Init();
 8002770:	f001 f9f2 	bl	8003b58 <MX_USART2_UART_Init>
	tools.Init();
 8002774:	4808      	ldr	r0, [pc, #32]	; (8002798 <_ZN6Futaba4InitEv+0x30>)
 8002776:	f000 fe7d 	bl	8003474 <_ZN5Tools4InitEv>
	sbusChannelsInit();
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ff9e 	bl	80026bc <_ZN6Futaba16sbusChannelsInitEv>
	HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3304      	adds	r3, #4
 8002784:	2201      	movs	r2, #1
 8002786:	4619      	mov	r1, r3
 8002788:	4804      	ldr	r0, [pc, #16]	; (800279c <_ZN6Futaba4InitEv+0x34>)
 800278a:	f002 fd15 	bl	80051b8 <HAL_UART_Receive_IT>
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	2000017c 	.word	0x2000017c
 800279c:	2000027c 	.word	0x2000027c

080027a0 <_ZN6Futaba11Get_RCStateEv>:
uint16_t Futaba::Get_RCState(void) {
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	return RCState;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027ae:	b29b      	uxth	r3, r3
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
	...

080027bc <_ZN6Futaba7ProcessEv>:
void Futaba::Process(void) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	static uint8_t even_once = 1;
//	osEvent evt = osSignalWait(RxSignal, 1000);
//	if (evt.status == osEventSignal) { //ODPALANE CO OKRESLONY CZAS
//		even_once = 0;
	sbusDataReceive(RxBuffer[0]);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	791b      	ldrb	r3, [r3, #4]
 80027c8:	4619      	mov	r1, r3
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff fe0a 	bl	80023e4 <_ZN6Futaba15sbusDataReceiveEh>
	frameStatus = sbusFrameStatus();
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff fe5d 	bl	8002490 <_ZN6Futaba15sbusFrameStatusEv>
 80027d6:	4603      	mov	r3, r0
 80027d8:	461a      	mov	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	if (frameStatus & RX_FRAME_COMPLETE) {
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d025      	beq.n	800283a <_ZN6Futaba7ProcessEv+0x7e>
		if (frameStatus & RX_FRAME_FAILSAFE) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <_ZN6Futaba7ProcessEv+0x50>
			RCState = 1;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			sbusChannelsInit();
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff ff59 	bl	80026bc <_ZN6Futaba16sbusChannelsInitEv>
 800280a:	e016      	b.n	800283a <_ZN6Futaba7ProcessEv+0x7e>
		} else if (frameStatus & RX_FRAME_DROPPED) {
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	2b00      	cmp	r3, #0
 8002818:	d005      	beq.n	8002826 <_ZN6Futaba7ProcessEv+0x6a>
			frames_dropped++;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	1c5a      	adds	r2, r3, #1
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	645a      	str	r2, [r3, #68]	; 0x44
 8002824:	e009      	b.n	800283a <_ZN6Futaba7ProcessEv+0x7e>
//				RCState = 2;
//				sbusChannelsInit();
		} else {
			Conversions();
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f846 	bl	80028b8 <_ZN6Futaba11ConversionsEv>
			RCCommands();
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 f93b 	bl	8002aa8 <_ZN6Futaba10RCCommandsEv>
			RCState = 0;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
	}
	HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3304      	adds	r3, #4
 800283e:	2201      	movs	r2, #1
 8002840:	4619      	mov	r1, r3
 8002842:	480d      	ldr	r0, [pc, #52]	; (8002878 <_ZN6Futaba7ProcessEv+0xbc>)
 8002844:	f002 fcb8 	bl	80051b8 <HAL_UART_Receive_IT>
//	}
//	else if(even_once){
	if(even_once){
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <_ZN6Futaba7ProcessEv+0xc0>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00f      	beq.n	8002870 <_ZN6Futaba7ProcessEv+0xb4>
		// FAILSAFE!
		even_once = 0;
 8002850:	4b0a      	ldr	r3, [pc, #40]	; (800287c <_ZN6Futaba7ProcessEv+0xc0>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
		RCState = 3;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2203      	movs	r2, #3
 800285a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		sbusChannelsInit();
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ff2c 	bl	80026bc <_ZN6Futaba16sbusChannelsInitEv>
		HAL_UART_DeInit(&huart2);
 8002864:	4804      	ldr	r0, [pc, #16]	; (8002878 <_ZN6Futaba7ProcessEv+0xbc>)
 8002866:	f002 fc8f 	bl	8005188 <HAL_UART_DeInit>
		Init();
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ff7c 	bl	8002768 <_ZN6Futaba4InitEv>

	}
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	2000027c 	.word	0x2000027c
 800287c:	20000004 	.word	0x20000004

08002880 <_ZN6Futaba16ProcessSmoothingEv>:
void Futaba::ConfigureSmoothing(float cutoff, float _dt) {
	for (uint8_t i = 0; i < 4; i++){
		lpf[i] = new BiquadFilter(FILTER_LPF, _dt, cutoff);
	}
}
void Futaba::ProcessSmoothing(void) {
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++){
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b03      	cmp	r3, #3
 8002890:	dc0d      	bgt.n	80028ae <_ZN6Futaba16ProcessSmoothingEv+0x2e>
//		SmoothDeflection[i] = lpf[i]->apply(StickDeflection[i]);//WYRZUCA HARDFAULT
		SmoothDeflection[i] = StickDeflection[i];
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	321c      	adds	r2, #28
 8002898:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	3220      	adds	r2, #32
 80028a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = 0; i < 4; i++){
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	3301      	adds	r3, #1
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	e7ee      	b.n	800288c <_ZN6Futaba16ProcessSmoothingEv+0xc>
	}
}
 80028ae:	bf00      	nop
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <_ZN6Futaba11ConversionsEv>:
void Futaba::Conversions(void) {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	StickDeflection[ROLL] = (sbusChannelData[0] - RX_OFFSET_AER) / 800.f;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80028c6:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fe f9b4 	bl	8000c38 <__aeabi_i2f>
 80028d0:	4603      	mov	r3, r0
 80028d2:	4973      	ldr	r1, [pc, #460]	; (8002aa0 <_ZN6Futaba11ConversionsEv+0x1e8>)
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fe fab7 	bl	8000e48 <__aeabi_fdiv>
 80028da:	4603      	mov	r3, r0
 80028dc:	461a      	mov	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	675a      	str	r2, [r3, #116]	; 0x74
	StickDeflection[PITCH] = (sbusChannelData[1] - RX_OFFSET_AER) / 800.f;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 80028e8:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe f9a3 	bl	8000c38 <__aeabi_i2f>
 80028f2:	4603      	mov	r3, r0
 80028f4:	496a      	ldr	r1, [pc, #424]	; (8002aa0 <_ZN6Futaba11ConversionsEv+0x1e8>)
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe faa6 	bl	8000e48 <__aeabi_fdiv>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	679a      	str	r2, [r3, #120]	; 0x78
	StickDeflection[THROTTLE] = (sbusChannelData[2] - RX_OFFSET_T) / 1600.f;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800290a:	3bc0      	subs	r3, #192	; 0xc0
 800290c:	4618      	mov	r0, r3
 800290e:	f7fe f993 	bl	8000c38 <__aeabi_i2f>
 8002912:	4603      	mov	r3, r0
 8002914:	4963      	ldr	r1, [pc, #396]	; (8002aa4 <_ZN6Futaba11ConversionsEv+0x1ec>)
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fa96 	bl	8000e48 <__aeabi_fdiv>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	671a      	str	r2, [r3, #112]	; 0x70
	StickDeflection[YAW] = (sbusChannelData[3] - RX_OFFSET_AER) / 800.f;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800292a:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 800292e:	4618      	mov	r0, r3
 8002930:	f7fe f982 	bl	8000c38 <__aeabi_i2f>
 8002934:	4603      	mov	r3, r0
 8002936:	495a      	ldr	r1, [pc, #360]	; (8002aa0 <_ZN6Futaba11ConversionsEv+0x1e8>)
 8002938:	4618      	mov	r0, r3
 800293a:	f7fe fa85 	bl	8000e48 <__aeabi_fdiv>
 800293e:	4603      	mov	r3, r0
 8002940:	461a      	mov	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	67da      	str	r2, [r3, #124]	; 0x7c

	if (sbusChannelData[AUX4] < 500) {
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800294c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002950:	da04      	bge.n	800295c <_ZN6Futaba11ConversionsEv+0xa4>
		SwitchA = SWITCH_UP;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800295a:	e010      	b.n	800297e <_ZN6Futaba11ConversionsEv+0xc6>
	} else if (sbusChannelData[AUX4] > 1500) {
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002962:	461a      	mov	r2, r3
 8002964:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002968:	429a      	cmp	r2, r3
 800296a:	dd04      	ble.n	8002976 <_ZN6Futaba11ConversionsEv+0xbe>
		SwitchA = SWITCH_DOWN;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8002974:	e003      	b.n	800297e <_ZN6Futaba11ConversionsEv+0xc6>
	} else {
		SwitchA = SWITCH_MIDDLE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
	}
	if (sbusChannelData[AUX2] < 500) {
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002984:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002988:	da04      	bge.n	8002994 <_ZN6Futaba11ConversionsEv+0xdc>
		SwitchB = SWITCH_UP;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8002992:	e010      	b.n	80029b6 <_ZN6Futaba11ConversionsEv+0xfe>
	} else if (sbusChannelData[AUX2] > 1500) {
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800299a:	461a      	mov	r2, r3
 800299c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80029a0:	429a      	cmp	r2, r3
 80029a2:	dd04      	ble.n	80029ae <_ZN6Futaba11ConversionsEv+0xf6>
		SwitchB = SWITCH_MIDDLE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80029ac:	e003      	b.n	80029b6 <_ZN6Futaba11ConversionsEv+0xfe>
	} else {
		SwitchB = SWITCH_DOWN;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2202      	movs	r2, #2
 80029b2:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
	}

	if (sbusChannelData[AUX3] < 500) {
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80029bc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029c0:	da04      	bge.n	80029cc <_ZN6Futaba11ConversionsEv+0x114>
		SwitchC = SWITCH_UP;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80029ca:	e010      	b.n	80029ee <_ZN6Futaba11ConversionsEv+0x136>
	} else if (sbusChannelData[AUX3] > 1500) {
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80029d2:	461a      	mov	r2, r3
 80029d4:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80029d8:	429a      	cmp	r2, r3
 80029da:	dd04      	ble.n	80029e6 <_ZN6Futaba11ConversionsEv+0x12e>
		SwitchC = SWITCH_DOWN;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80029e4:	e003      	b.n	80029ee <_ZN6Futaba11ConversionsEv+0x136>
	} else {
		SwitchC = SWITCH_MIDDLE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
	}

	if (sbusChannelData[AUX5] < 500) {
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80029f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029f8:	da04      	bge.n	8002a04 <_ZN6Futaba11ConversionsEv+0x14c>
		SwitchD = SWITCH_UP;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8002a02:	e010      	b.n	8002a26 <_ZN6Futaba11ConversionsEv+0x16e>
	} else if (sbusChannelData[AUX5] > 1500) {
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002a10:	429a      	cmp	r2, r3
 8002a12:	dd04      	ble.n	8002a1e <_ZN6Futaba11ConversionsEv+0x166>
		SwitchD = SWITCH_DOWN;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2202      	movs	r2, #2
 8002a18:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8002a1c:	e003      	b.n	8002a26 <_ZN6Futaba11ConversionsEv+0x16e>
	} else {
		SwitchD = SWITCH_MIDDLE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	}

	if (sbusChannelData[AUX1] < 500) {
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a2c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a30:	da04      	bge.n	8002a3c <_ZN6Futaba11ConversionsEv+0x184>
		SwitchE = SWITCH_UP;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8002a3a:	e010      	b.n	8002a5e <_ZN6Futaba11ConversionsEv+0x1a6>
	} else if (sbusChannelData[AUX1] > 1500) {
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a42:	461a      	mov	r2, r3
 8002a44:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	dd04      	ble.n	8002a56 <_ZN6Futaba11ConversionsEv+0x19e>
		SwitchE = SWITCH_DOWN;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8002a54:	e003      	b.n	8002a5e <_ZN6Futaba11ConversionsEv+0x1a6>
	} else {
		SwitchE = SWITCH_MIDDLE;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	}

	if (sbusChannelData[AUX6] < 500) {
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8002a64:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a68:	da04      	bge.n	8002a74 <_ZN6Futaba11ConversionsEv+0x1bc>
		SwitchF = SWITCH_UP;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
	} else if (sbusChannelData[AUX6] > 1500) {
		SwitchF = SWITCH_MIDDLE;
	} else {
		SwitchF = SWITCH_DOWN;
	}
}
 8002a72:	e010      	b.n	8002a96 <_ZN6Futaba11ConversionsEv+0x1de>
	} else if (sbusChannelData[AUX6] > 1500) {
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002a80:	429a      	cmp	r2, r3
 8002a82:	dd04      	ble.n	8002a8e <_ZN6Futaba11ConversionsEv+0x1d6>
		SwitchF = SWITCH_MIDDLE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
}
 8002a8c:	e003      	b.n	8002a96 <_ZN6Futaba11ConversionsEv+0x1de>
		SwitchF = SWITCH_DOWN;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2202      	movs	r2, #2
 8002a92:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	44480000 	.word	0x44480000
 8002aa4:	44c80000 	.word	0x44c80000

08002aa8 <_ZN6Futaba10RCCommandsEv>:
void Futaba::RCCommands(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	if (RCState == 0) {
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f040 815f 	bne.w	8002d7a <_ZN6Futaba10RCCommandsEv+0x2d2>
		/* STICK COMMAND 0 (   .)    (   .) */
		static uint16_t counter0 = 0;
		if (StickDeflection[THROTTLE] < 0.05f && StickDeflection[YAW] > 0.95f && StickDeflection[PITCH] < -0.95f && StickDeflection[ROLL] > 0.95f) {
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac0:	4983      	ldr	r1, [pc, #524]	; (8002cd0 <_ZN6Futaba10RCCommandsEv+0x228>)
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe faaa 	bl	800101c <__aeabi_fcmplt>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d036      	beq.n	8002b3c <_ZN6Futaba10RCCommandsEv+0x94>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ad2:	4980      	ldr	r1, [pc, #512]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fe fabf 	bl	8001058 <__aeabi_fcmpgt>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d02d      	beq.n	8002b3c <_ZN6Futaba10RCCommandsEv+0x94>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ae4:	497c      	ldr	r1, [pc, #496]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fe fa98 	bl	800101c <__aeabi_fcmplt>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d024      	beq.n	8002b3c <_ZN6Futaba10RCCommandsEv+0x94>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002af6:	4977      	ldr	r1, [pc, #476]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe faad 	bl	8001058 <__aeabi_fcmpgt>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01b      	beq.n	8002b3c <_ZN6Futaba10RCCommandsEv+0x94>
			if (++counter0 == 111) {
 8002b04:	4b75      	ldr	r3, [pc, #468]	; (8002cdc <_ZN6Futaba10RCCommandsEv+0x234>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	4b73      	ldr	r3, [pc, #460]	; (8002cdc <_ZN6Futaba10RCCommandsEv+0x234>)
 8002b0e:	801a      	strh	r2, [r3, #0]
 8002b10:	4b72      	ldr	r3, [pc, #456]	; (8002cdc <_ZN6Futaba10RCCommandsEv+0x234>)
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	2b6f      	cmp	r3, #111	; 0x6f
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00f      	beq.n	8002b42 <_ZN6Futaba10RCCommandsEv+0x9a>
				Stick_Command[0] = Stick_Command[0] ? 0 : 1;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bf0c      	ite	eq
 8002b2c:	2301      	moveq	r3, #1
 8002b2e:	2300      	movne	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	461a      	mov	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
			if (++counter0 == 111) {
 8002b3a:	e002      	b.n	8002b42 <_ZN6Futaba10RCCommandsEv+0x9a>
//				buzzer.EnableMode(Buzzer::ONE_BEEP);
			}
		} else
			counter0 = 0;
 8002b3c:	4b67      	ldr	r3, [pc, #412]	; (8002cdc <_ZN6Futaba10RCCommandsEv+0x234>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	801a      	strh	r2, [r3, #0]

		/* STICK COMMAND 1 (.   )    (.   ) */
		static uint16_t counter1 = 0;
		if (StickDeflection[THROTTLE] < 0.05f && StickDeflection[YAW] < -0.95f && StickDeflection[PITCH] < -0.95f && StickDeflection[ROLL] < -0.95f) {
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b46:	4962      	ldr	r1, [pc, #392]	; (8002cd0 <_ZN6Futaba10RCCommandsEv+0x228>)
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fe fa67 	bl	800101c <__aeabi_fcmplt>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d036      	beq.n	8002bc2 <_ZN6Futaba10RCCommandsEv+0x11a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b58:	495f      	ldr	r1, [pc, #380]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fa5e 	bl	800101c <__aeabi_fcmplt>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d02d      	beq.n	8002bc2 <_ZN6Futaba10RCCommandsEv+0x11a>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b6a:	495b      	ldr	r1, [pc, #364]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fe fa55 	bl	800101c <__aeabi_fcmplt>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d024      	beq.n	8002bc2 <_ZN6Futaba10RCCommandsEv+0x11a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b7c:	4956      	ldr	r1, [pc, #344]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe fa4c 	bl	800101c <__aeabi_fcmplt>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01b      	beq.n	8002bc2 <_ZN6Futaba10RCCommandsEv+0x11a>
			if (++counter1 == 111) {
 8002b8a:	4b55      	ldr	r3, [pc, #340]	; (8002ce0 <_ZN6Futaba10RCCommandsEv+0x238>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	4b53      	ldr	r3, [pc, #332]	; (8002ce0 <_ZN6Futaba10RCCommandsEv+0x238>)
 8002b94:	801a      	strh	r2, [r3, #0]
 8002b96:	4b52      	ldr	r3, [pc, #328]	; (8002ce0 <_ZN6Futaba10RCCommandsEv+0x238>)
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	2b6f      	cmp	r3, #111	; 0x6f
 8002b9c:	bf0c      	ite	eq
 8002b9e:	2301      	moveq	r3, #1
 8002ba0:	2300      	movne	r3, #0
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00f      	beq.n	8002bc8 <_ZN6Futaba10RCCommandsEv+0x120>
				Stick_Command[1] = Stick_Command[1] ? 0 : 1;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3097 	ldrb.w	r3, [r3, #151]	; 0x97
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	bf0c      	ite	eq
 8002bb2:	2301      	moveq	r3, #1
 8002bb4:	2300      	movne	r3, #0
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	461a      	mov	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
			if (++counter1 == 111) {
 8002bc0:	e002      	b.n	8002bc8 <_ZN6Futaba10RCCommandsEv+0x120>
//				buzzer.EnableMode(Buzzer::ONE_BEEP);
			}
		} else
			counter1 = 0;
 8002bc2:	4b47      	ldr	r3, [pc, #284]	; (8002ce0 <_ZN6Futaba10RCCommandsEv+0x238>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	801a      	strh	r2, [r3, #0]

		/* STICK COMMAND 2 ('   )    ('   ) */
		static uint16_t counter2 = 0;
		if (StickDeflection[THROTTLE] > 0.95f && StickDeflection[YAW] < -0.95f && StickDeflection[PITCH] > 0.95f && StickDeflection[ROLL] < -0.95f) {
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bcc:	4941      	ldr	r1, [pc, #260]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe fa42 	bl	8001058 <__aeabi_fcmpgt>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d036      	beq.n	8002c48 <_ZN6Futaba10RCCommandsEv+0x1a0>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bde:	493e      	ldr	r1, [pc, #248]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fe fa1b 	bl	800101c <__aeabi_fcmplt>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d02d      	beq.n	8002c48 <_ZN6Futaba10RCCommandsEv+0x1a0>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bf0:	4938      	ldr	r1, [pc, #224]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fe fa30 	bl	8001058 <__aeabi_fcmpgt>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d024      	beq.n	8002c48 <_ZN6Futaba10RCCommandsEv+0x1a0>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c02:	4935      	ldr	r1, [pc, #212]	; (8002cd8 <_ZN6Futaba10RCCommandsEv+0x230>)
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe fa09 	bl	800101c <__aeabi_fcmplt>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d01b      	beq.n	8002c48 <_ZN6Futaba10RCCommandsEv+0x1a0>
			if (++counter2 == 111) {
 8002c10:	4b34      	ldr	r3, [pc, #208]	; (8002ce4 <_ZN6Futaba10RCCommandsEv+0x23c>)
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	4b32      	ldr	r3, [pc, #200]	; (8002ce4 <_ZN6Futaba10RCCommandsEv+0x23c>)
 8002c1a:	801a      	strh	r2, [r3, #0]
 8002c1c:	4b31      	ldr	r3, [pc, #196]	; (8002ce4 <_ZN6Futaba10RCCommandsEv+0x23c>)
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	2b6f      	cmp	r3, #111	; 0x6f
 8002c22:	bf0c      	ite	eq
 8002c24:	2301      	moveq	r3, #1
 8002c26:	2300      	movne	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00f      	beq.n	8002c4e <_ZN6Futaba10RCCommandsEv+0x1a6>
				Stick_Command[2] = Stick_Command[2] ?  0 : 1;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	461a      	mov	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
			if (++counter2 == 111) {
 8002c46:	e002      	b.n	8002c4e <_ZN6Futaba10RCCommandsEv+0x1a6>
//				buzzer.EnableMode(Buzzer::ONE_BEEP);
			}
		} else
			counter2 = 0;
 8002c48:	4b26      	ldr	r3, [pc, #152]	; (8002ce4 <_ZN6Futaba10RCCommandsEv+0x23c>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	801a      	strh	r2, [r3, #0]

		/* STICK COMMAND 3 (   ')    (   ') */
		static uint16_t counter3 = 0;
		if (StickDeflection[THROTTLE] > 0.95f && StickDeflection[YAW] > 0.95f && StickDeflection[PITCH] > 0.95f && StickDeflection[ROLL] > 0.95f) {
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c52:	4920      	ldr	r1, [pc, #128]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7fe f9ff 	bl	8001058 <__aeabi_fcmpgt>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d045      	beq.n	8002cec <_ZN6Futaba10RCCommandsEv+0x244>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c64:	491b      	ldr	r1, [pc, #108]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe f9f6 	bl	8001058 <__aeabi_fcmpgt>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d03c      	beq.n	8002cec <_ZN6Futaba10RCCommandsEv+0x244>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c76:	4917      	ldr	r1, [pc, #92]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7fe f9ed 	bl	8001058 <__aeabi_fcmpgt>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d033      	beq.n	8002cec <_ZN6Futaba10RCCommandsEv+0x244>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c88:	4912      	ldr	r1, [pc, #72]	; (8002cd4 <_ZN6Futaba10RCCommandsEv+0x22c>)
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe f9e4 	bl	8001058 <__aeabi_fcmpgt>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d02a      	beq.n	8002cec <_ZN6Futaba10RCCommandsEv+0x244>
			if (++counter3 == 111) {
 8002c96:	4b14      	ldr	r3, [pc, #80]	; (8002ce8 <_ZN6Futaba10RCCommandsEv+0x240>)
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <_ZN6Futaba10RCCommandsEv+0x240>)
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <_ZN6Futaba10RCCommandsEv+0x240>)
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	2b6f      	cmp	r3, #111	; 0x6f
 8002ca8:	bf0c      	ite	eq
 8002caa:	2301      	moveq	r3, #1
 8002cac:	2300      	movne	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01e      	beq.n	8002cf2 <_ZN6Futaba10RCCommandsEv+0x24a>
				Stick_Command[3] = Stick_Command[3] ?  0 : 1;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bf0c      	ite	eq
 8002cbe:	2301      	moveq	r3, #1
 8002cc0:	2300      	movne	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
			if (++counter3 == 111) {
 8002ccc:	e011      	b.n	8002cf2 <_ZN6Futaba10RCCommandsEv+0x24a>
 8002cce:	bf00      	nop
 8002cd0:	3d4ccccd 	.word	0x3d4ccccd
 8002cd4:	3f733333 	.word	0x3f733333
 8002cd8:	bf733333 	.word	0xbf733333
 8002cdc:	20000150 	.word	0x20000150
 8002ce0:	20000152 	.word	0x20000152
 8002ce4:	20000154 	.word	0x20000154
 8002ce8:	20000156 	.word	0x20000156
//				buzzer.EnableMode(Buzzer::ONE_BEEP);
			}
		} else
			counter3 = 0;
 8002cec:	4b25      	ldr	r3, [pc, #148]	; (8002d84 <_ZN6Futaba10RCCommandsEv+0x2dc>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	801a      	strh	r2, [r3, #0]

		/* STICK COMMAND 4 (.   )    (   .) */
		static uint16_t counter4 = 0;
		if (StickDeflection[THROTTLE] < 0.05f && StickDeflection[YAW] < -0.95f && StickDeflection[PITCH] < -0.95f && StickDeflection[ROLL] > 0.95f) {
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf6:	4924      	ldr	r1, [pc, #144]	; (8002d88 <_ZN6Futaba10RCCommandsEv+0x2e0>)
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe f98f 	bl	800101c <__aeabi_fcmplt>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d036      	beq.n	8002d72 <_ZN6Futaba10RCCommandsEv+0x2ca>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d08:	4920      	ldr	r1, [pc, #128]	; (8002d8c <_ZN6Futaba10RCCommandsEv+0x2e4>)
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fe f986 	bl	800101c <__aeabi_fcmplt>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d02d      	beq.n	8002d72 <_ZN6Futaba10RCCommandsEv+0x2ca>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d1a:	491c      	ldr	r1, [pc, #112]	; (8002d8c <_ZN6Futaba10RCCommandsEv+0x2e4>)
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe f97d 	bl	800101c <__aeabi_fcmplt>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d024      	beq.n	8002d72 <_ZN6Futaba10RCCommandsEv+0x2ca>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d2c:	4918      	ldr	r1, [pc, #96]	; (8002d90 <_ZN6Futaba10RCCommandsEv+0x2e8>)
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe f992 	bl	8001058 <__aeabi_fcmpgt>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d01b      	beq.n	8002d72 <_ZN6Futaba10RCCommandsEv+0x2ca>
			if (++counter4 == 111) {
 8002d3a:	4b16      	ldr	r3, [pc, #88]	; (8002d94 <_ZN6Futaba10RCCommandsEv+0x2ec>)
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	4b14      	ldr	r3, [pc, #80]	; (8002d94 <_ZN6Futaba10RCCommandsEv+0x2ec>)
 8002d44:	801a      	strh	r2, [r3, #0]
 8002d46:	4b13      	ldr	r3, [pc, #76]	; (8002d94 <_ZN6Futaba10RCCommandsEv+0x2ec>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	2b6f      	cmp	r3, #111	; 0x6f
 8002d4c:	bf0c      	ite	eq
 8002d4e:	2301      	moveq	r3, #1
 8002d50:	2300      	movne	r3, #0
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d010      	beq.n	8002d7a <_ZN6Futaba10RCCommandsEv+0x2d2>
				Stick_Command[4] = Stick_Command[4] ?  0 : 1;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bf0c      	ite	eq
 8002d62:	2301      	moveq	r3, #1
 8002d64:	2300      	movne	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	461a      	mov	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
			if (++counter4 == 111) {
 8002d70:	e003      	b.n	8002d7a <_ZN6Futaba10RCCommandsEv+0x2d2>
//				buzzer.EnableMode(Buzzer::ONE_BEEP);
			}
		} else
			counter4 = 0;
 8002d72:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <_ZN6Futaba10RCCommandsEv+0x2ec>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	801a      	strh	r2, [r3, #0]
	}
}
 8002d78:	e7ff      	b.n	8002d7a <_ZN6Futaba10RCCommandsEv+0x2d2>
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20000156 	.word	0x20000156
 8002d88:	3d4ccccd 	.word	0x3d4ccccd
 8002d8c:	bf733333 	.word	0xbf733333
 8002d90:	3f733333 	.word	0x3f733333
 8002d94:	20000158 	.word	0x20000158

08002d98 <_ZN6Futaba10RxCallbackEv>:
void Futaba::RxCallback(void) {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
//	osSignalSet(FutabaTaskHandle, RxSignal);
	Process();
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff fd0b 	bl	80027bc <_ZN6Futaba7ProcessEv>
}
 8002da6:	bf00      	nop
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <_ZN6FutabaC1Ev>:

Futaba::Futaba() {
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	4a20      	ldr	r2, [pc, #128]	; (8002e3c <_ZN6FutabaC1Ev+0x8c>)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2203      	movs	r2, #3
 8002dc2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	629a      	str	r2, [r3, #40]	; 0x28
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	859a      	strh	r2, [r3, #44]	; 0x2c
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002df0:	861a      	strh	r2, [r3, #48]	; 0x30
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	645a      	str	r2, [r3, #68]	; 0x44
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	649a      	str	r2, [r3, #72]	; 0x48
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
	// TODO Auto-generated constructor stub

}
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	08006c30 	.word	0x08006c30

08002e40 <_ZN6FutabaD1Ev>:

Futaba::~Futaba() {
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <_ZN6FutabaD1Ev+0x1c>)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4618      	mov	r0, r3
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	08006c30 	.word	0x08006c30

08002e60 <_ZN6FutabaD0Ev>:
Futaba::~Futaba() {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
}
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ffe9 	bl	8002e40 <_ZN6FutabaD1Ev>
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f002 fb57 	bl	8005522 <_ZdlPv>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4618      	mov	r0, r3
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <_ZSt3absImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    abs(_Tp __x)
 8002e7e:	b590      	push	{r4, r7, lr}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
    { return __builtin_fabs(__x); }
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7fd faae 	bl	80003e8 <__aeabi_ui2d>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	460c      	mov	r4, r1
 8002e90:	4618      	mov	r0, r3
 8002e92:	4621      	mov	r1, r4
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd90      	pop	{r4, r7, pc}
	...

08002e9c <_Z41__static_initialization_and_destruction_0ii>:
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d10c      	bne.n	8002ec6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d107      	bne.n	8002ec6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
Futaba futaba;
 8002eb6:	4806      	ldr	r0, [pc, #24]	; (8002ed0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002eb8:	f7ff ff7a 	bl	8002db0 <_ZN6FutabaC1Ev>
 8002ebc:	4a05      	ldr	r2, [pc, #20]	; (8002ed4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8002ebe:	4906      	ldr	r1, [pc, #24]	; (8002ed8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8002ec0:	4803      	ldr	r0, [pc, #12]	; (8002ed0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002ec2:	f002 fb30 	bl	8005526 <__aeabi_atexit>
}
 8002ec6:	bf00      	nop
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	200000a8 	.word	0x200000a8
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	08002e41 	.word	0x08002e41

08002edc <_GLOBAL__sub_I_futaba>:
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	f7ff ffd9 	bl	8002e9c <_Z41__static_initialization_and_destruction_0ii>
 8002eea:	bd80      	pop	{r7, pc}

08002eec <_ZN11ModeManager8proccessEv>:
	isUnlockDriveTimerRunning = 0;

//	osDelay(init_task_dt);
}

void ModeManager::proccess(){
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
	futaba.ProcessSmoothing(); //check
 8002ef4:	480c      	ldr	r0, [pc, #48]	; (8002f28 <_ZN11ModeManager8proccessEv+0x3c>)
 8002ef6:	f7ff fcc3 	bl	8002880 <_ZN6Futaba16ProcessSmoothingEv>

	if(futaba.SwitchC == SWITCH_DOWN) ride_mode = COMPETITION;
 8002efa:	4b0b      	ldr	r3, [pc, #44]	; (8002f28 <_ZN11ModeManager8proccessEv+0x3c>)
 8002efc:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d103      	bne.n	8002f0c <_ZN11ModeManager8proccessEv+0x20>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	719a      	strb	r2, [r3, #6]
 8002f0a:	e002      	b.n	8002f12 <_ZN11ModeManager8proccessEv+0x26>
	else 							  ride_mode = FREERUN;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	719a      	strb	r2, [r3, #6]

	setModes();
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f80a 	bl	8002f2c <_ZN11ModeManager8setModesEv>

	checkRideMode();
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 f84d 	bl	8002fb8 <_ZN11ModeManager13checkRideModeEv>
//	rc_mode = MODE_ACRO;
//	drive_mode = ENABLE;

}
 8002f1e:	bf00      	nop
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	200000a8 	.word	0x200000a8

08002f2c <_ZN11ModeManager8setModesEv>:

void ModeManager::setModes(){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	if (futaba.Get_RCState() || futaba.SwitchA < SWITCH_DOWN) {
 8002f34:	481f      	ldr	r0, [pc, #124]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f36:	f7ff fc33 	bl	80027a0 <_ZN6Futaba11Get_RCStateEv>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d104      	bne.n	8002f4a <_ZN11ModeManager8setModesEv+0x1e>
 8002f40:	4b1c      	ldr	r3, [pc, #112]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f42:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	dc01      	bgt.n	8002f4e <_ZN11ModeManager8setModesEv+0x22>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <_ZN11ModeManager8setModesEv+0x24>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d006      	beq.n	8002f62 <_ZN11ModeManager8setModesEv+0x36>
		rc_mode = DISARMED;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	711a      	strb	r2, [r3, #4]
		drive_mode = DISABLE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	715a      	strb	r2, [r3, #5]
			rc_mode = MODE_AUTONOMOUS;
			drive_mode = ENABLE;

		}
	}
}
 8002f60:	e024      	b.n	8002fac <_ZN11ModeManager8setModesEv+0x80>
	} else if (futaba.SwitchA == SWITCH_DOWN) {
 8002f62:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f64:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d11f      	bne.n	8002fac <_ZN11ModeManager8setModesEv+0x80>
		if (futaba.SwitchB == SWITCH_UP) {
 8002f6c:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f6e:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d103      	bne.n	8002f7e <_ZN11ModeManager8setModesEv+0x52>
			rc_mode = MODE_ACRO;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2203      	movs	r2, #3
 8002f7a:	711a      	strb	r2, [r3, #4]
}
 8002f7c:	e016      	b.n	8002fac <_ZN11ModeManager8setModesEv+0x80>
		} else if (futaba.SwitchB == SWITCH_MIDDLE) {
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f80:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d106      	bne.n	8002f96 <_ZN11ModeManager8setModesEv+0x6a>
			rc_mode = MODE_SEMI;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	711a      	strb	r2, [r3, #4]
			drive_mode = ENABLE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	715a      	strb	r2, [r3, #5]
}
 8002f94:	e00a      	b.n	8002fac <_ZN11ModeManager8setModesEv+0x80>
		} else if (futaba.SwitchB == SWITCH_DOWN) {
 8002f96:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <_ZN11ModeManager8setModesEv+0x88>)
 8002f98:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d105      	bne.n	8002fac <_ZN11ModeManager8setModesEv+0x80>
			rc_mode = MODE_AUTONOMOUS;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	711a      	strb	r2, [r3, #4]
			drive_mode = ENABLE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	715a      	strb	r2, [r3, #5]
}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	200000a8 	.word	0x200000a8

08002fb8 <_ZN11ModeManager13checkRideModeEv>:

void ModeManager::checkRideMode(){
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	switch(ride_mode){
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	799b      	ldrb	r3, [r3, #6]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <_ZN11ModeManager13checkRideModeEv+0x26>
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d000      	beq.n	8002fce <_ZN11ModeManager13checkRideModeEv+0x16>
		break;
	case COMPETITION:
		checkUnlockDriveTimer();
		break;
	}
}
 8002fcc:	e00c      	b.n	8002fe8 <_ZN11ModeManager13checkRideModeEv+0x30>
		if (rc_mode != DISARMED) drive_mode = ENABLE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	791b      	ldrb	r3, [r3, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d007      	beq.n	8002fe6 <_ZN11ModeManager13checkRideModeEv+0x2e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	715a      	strb	r2, [r3, #5]
		break;
 8002fdc:	e003      	b.n	8002fe6 <_ZN11ModeManager13checkRideModeEv+0x2e>
		checkUnlockDriveTimer();
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f806 	bl	8002ff0 <_ZN11ModeManager21checkUnlockDriveTimerEv>
		break;
 8002fe4:	e000      	b.n	8002fe8 <_ZN11ModeManager13checkRideModeEv+0x30>
		break;
 8002fe6:	bf00      	nop
}
 8002fe8:	bf00      	nop
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <_ZN11ModeManager21checkUnlockDriveTimerEv>:

void ModeManager::checkUnlockDriveTimer(){
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
	switch(rc_mode){
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	791b      	ldrb	r3, [r3, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	db1a      	blt.n	8003036 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x46>
 8003000:	2b02      	cmp	r3, #2
 8003002:	dd0d      	ble.n	8003020 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x30>
 8003004:	2b03      	cmp	r3, #3
 8003006:	d000      	beq.n	800300a <_ZN11ModeManager21checkUnlockDriveTimerEv+0x1a>
		if(isUnlockDriveTimerRunning){
			breakUnlockDriveTimer();
		}
		break;
	}
}
 8003008:	e015      	b.n	8003036 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x46>
		if(!isUnlockDriveTimerRunning){
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	79db      	ldrb	r3, [r3, #7]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10e      	bne.n	8003030 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x40>
			drive_mode = DISABLE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	715a      	strb	r2, [r3, #5]
			startUnlockDriveTimer();
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f810 	bl	800303e <_ZN11ModeManager21startUnlockDriveTimerEv>
		break;
 800301e:	e007      	b.n	8003030 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x40>
		if(isUnlockDriveTimerRunning){
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	79db      	ldrb	r3, [r3, #7]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d005      	beq.n	8003034 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x44>
			breakUnlockDriveTimer();
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f814 	bl	8003056 <_ZN11ModeManager21breakUnlockDriveTimerEv>
		break;
 800302e:	e001      	b.n	8003034 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x44>
		break;
 8003030:	bf00      	nop
 8003032:	e000      	b.n	8003036 <_ZN11ModeManager21checkUnlockDriveTimerEv+0x46>
		break;
 8003034:	bf00      	nop
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <_ZN11ModeManager21startUnlockDriveTimerEv>:
	} else {
		drive_mode = ENABLE;
	}
}

void ModeManager::startUnlockDriveTimer(){
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
	isUnlockDriveTimerRunning = 1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	71da      	strb	r2, [r3, #7]
//	HAL_TIM_Base_Start_IT(&UNLOCK_DRIVE_TIM);
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr

08003056 <_ZN11ModeManager21breakUnlockDriveTimerEv>:

void ModeManager::breakUnlockDriveTimer(){
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
	isUnlockDriveTimerRunning = 1;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	71da      	strb	r2, [r3, #7]
//	HAL_TIM_Base_Stop_IT(&UNLOCK_DRIVE_TIM);
//	__HAL_TIM_SET_COUNTER(&UNLOCK_DRIVE_TIM, 0);
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr

0800306e <_ZN11ModeManager9getRCmodeEv>:

ModeManager::RC_MODE ModeManager::getRCmode(){
 800306e:	b480      	push	{r7}
 8003070:	b083      	sub	sp, #12
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
	return rc_mode;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	791b      	ldrb	r3, [r3, #4]
}
 800307a:	4618      	mov	r0, r3
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <_ZN11ModeManager12getDriveModeEv>:

ModeManager::DRIVE_MODE ModeManager::getDriveMode(){
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
	return drive_mode;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	795b      	ldrb	r3, [r3, #5]
}
 8003090:	4618      	mov	r0, r3
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr

0800309a <_ZN11ModeManager11getRideModeEv>:

ModeManager::RIDE_MODE ModeManager::getRideMode(){
 800309a:	b480      	push	{r7}
 800309c:	b083      	sub	sp, #12
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
	return ride_mode;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	799b      	ldrb	r3, [r3, #6]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc80      	pop	{r7}
 80030ae:	4770      	bx	lr

080030b0 <_ZN11ModeManagerC1Ev>:

//UNUSED(rc_mode); //should be checked

ModeManager::ModeManager() {
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	4a0e      	ldr	r2, [pc, #56]	; (80030f4 <_ZN11ModeManagerC1Ev+0x44>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	711a      	strb	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	715a      	strb	r2, [r3, #5]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	719a      	strb	r2, [r3, #6]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	71da      	strb	r2, [r3, #7]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	721a      	strb	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	60da      	str	r2, [r3, #12]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2264      	movs	r2, #100	; 0x64
 80030e6:	611a      	str	r2, [r3, #16]
	// TODO Auto-generated constructor stub

}
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	08006c50 	.word	0x08006c50

080030f8 <_ZN11ModeManagerD1Ev>:

ModeManager::~ModeManager() {
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	4a04      	ldr	r2, [pc, #16]	; (8003114 <_ZN11ModeManagerD1Ev+0x1c>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4618      	mov	r0, r3
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	08006c50 	.word	0x08006c50

08003118 <_ZN11ModeManagerD0Ev>:
ModeManager::~ModeManager() {
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
}
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff ffe9 	bl	80030f8 <_ZN11ModeManagerD1Ev>
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f002 f9fb 	bl	8005522 <_ZdlPv>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <_Z41__static_initialization_and_destruction_0ii>:
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d10c      	bne.n	8003162 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800314e:	4293      	cmp	r3, r2
 8003150:	d107      	bne.n	8003162 <_Z41__static_initialization_and_destruction_0ii+0x2a>
ModeManager mode_manager;
 8003152:	4806      	ldr	r0, [pc, #24]	; (800316c <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003154:	f7ff ffac 	bl	80030b0 <_ZN11ModeManagerC1Ev>
 8003158:	4a05      	ldr	r2, [pc, #20]	; (8003170 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800315a:	4906      	ldr	r1, [pc, #24]	; (8003174 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800315c:	4803      	ldr	r0, [pc, #12]	; (800316c <_Z41__static_initialization_and_destruction_0ii+0x34>)
 800315e:	f002 f9e2 	bl	8005526 <__aeabi_atexit>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	2000015c 	.word	0x2000015c
 8003170:	20000000 	.word	0x20000000
 8003174:	080030f9 	.word	0x080030f9

08003178 <_GLOBAL__sub_I_mode_manager>:
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
 800317c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003180:	2001      	movs	r0, #1
 8003182:	f7ff ffd9 	bl	8003138 <_Z41__static_initialization_and_destruction_0ii>
 8003186:	bd80      	pop	{r7, pc}

08003188 <_ZN12MotorManager7processEv>:
//	motor.SetPassthroughState(false);
	//motor.setMaxVelocity(3500.f);
	maxVelocity = ACRO_MAX_VELOCITY;
}

void MotorManager::process(){
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
	setMaxVelocity();
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f8c1 	bl	8003318 <_ZN12MotorManager14setMaxVelocityEv>
	DriveModeCheck();
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f808 	bl	80031ac <_ZN12MotorManager14DriveModeCheckEv>
	RCModeCheck();
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 f817 	bl	80031d0 <_ZN12MotorManager11RCModeCheckEv>
}
 80031a2:	bf00      	nop
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <_ZN12MotorManager14DriveModeCheckEv>:

void MotorManager::DriveModeCheck(){
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
		driveMode = mode_manager.getDriveMode();
 80031b4:	4805      	ldr	r0, [pc, #20]	; (80031cc <_ZN12MotorManager14DriveModeCheckEv+0x20>)
 80031b6:	f7ff ff65 	bl	8003084 <_ZN11ModeManager12getDriveModeEv>
 80031ba:	4603      	mov	r3, r0
 80031bc:	461a      	mov	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	711a      	strb	r2, [r3, #4]
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	2000015c 	.word	0x2000015c

080031d0 <_ZN12MotorManager11RCModeCheckEv>:
void MotorManager::RCModeCheck(){
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	switch(mode_manager.getRCmode()){
 80031d8:	484a      	ldr	r0, [pc, #296]	; (8003304 <_ZN12MotorManager11RCModeCheckEv+0x134>)
 80031da:	f7ff ff48 	bl	800306e <_ZN11ModeManager9getRCmodeEv>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	f200 808b 	bhi.w	80032fc <_ZN12MotorManager11RCModeCheckEv+0x12c>
 80031e6:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <_ZN12MotorManager11RCModeCheckEv+0x1c>)
 80031e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ec:	080031fd 	.word	0x080031fd
 80031f0:	080032d5 	.word	0x080032d5
 80031f4:	08003283 	.word	0x08003283
 80031f8:	08003217 	.word	0x08003217
		case ModeManager::DISARMED:
			// TO TEST
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80031fc:	2201      	movs	r2, #1
 80031fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003202:	4841      	ldr	r0, [pc, #260]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 8003204:	f001 fa74 	bl	80046f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8003208:	2201      	movs	r2, #1
 800320a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800320e:	483e      	ldr	r0, [pc, #248]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 8003210:	f001 fa6e 	bl	80046f0 <HAL_GPIO_WritePin>
//			canSendManager.setStatus(ModeManager::MODE_ACRO, driveMode);
//			canSendManager.setVelocity(getMaxVelocity(), getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
//			canSendManager.setTurn(MAX_TURN_ANGLE , futaba.SmoothDeflection[YAW] * MAX_TURN_ANGLE) ;
			break;
 8003214:	e072      	b.n	80032fc <_ZN12MotorManager11RCModeCheckEv+0x12c>
		case ModeManager::MODE_ACRO:
//			control_brakes(getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
//			setVelocity(getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003216:	2200      	movs	r2, #0
 8003218:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800321c:	483a      	ldr	r0, [pc, #232]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 800321e:	f001 fa67 	bl	80046f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8003222:	2201      	movs	r2, #1
 8003224:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003228:	4837      	ldr	r0, [pc, #220]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 800322a:	f001 fa61 	bl	80046f0 <HAL_GPIO_WritePin>
			canSendManager.setStatus(ModeManager::MODE_ACRO, driveMode);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	791b      	ldrb	r3, [r3, #4]
 8003232:	461a      	mov	r2, r3
 8003234:	2103      	movs	r1, #3
 8003236:	4835      	ldr	r0, [pc, #212]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 8003238:	f7ff f821 	bl	800227e <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE>
			canSendManager.setVelocity(getMaxVelocity(), getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f8a7 	bl	8003390 <_ZN12MotorManager14getMaxVelocityEv>
 8003242:	4604      	mov	r4, r0
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8a3 	bl	8003390 <_ZN12MotorManager14getMaxVelocityEv>
 800324a:	4602      	mov	r2, r0
 800324c:	4b30      	ldr	r3, [pc, #192]	; (8003310 <_ZN12MotorManager11RCModeCheckEv+0x140>)
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003252:	4619      	mov	r1, r3
 8003254:	4610      	mov	r0, r2
 8003256:	f7fd fd43 	bl	8000ce0 <__aeabi_fmul>
 800325a:	4603      	mov	r3, r0
 800325c:	461a      	mov	r2, r3
 800325e:	4621      	mov	r1, r4
 8003260:	482a      	ldr	r0, [pc, #168]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 8003262:	f7fe ffec 	bl	800223e <_ZN14CanSendManager11setVelocityEff>
			canSendManager.setTurn(MAX_TURN_ANGLE , futaba.SmoothDeflection[YAW] * MAX_TURN_ANGLE) ;
 8003266:	4b2a      	ldr	r3, [pc, #168]	; (8003310 <_ZN12MotorManager11RCModeCheckEv+0x140>)
 8003268:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800326c:	4929      	ldr	r1, [pc, #164]	; (8003314 <_ZN12MotorManager11RCModeCheckEv+0x144>)
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd fd36 	bl	8000ce0 <__aeabi_fmul>
 8003274:	4603      	mov	r3, r0
 8003276:	461a      	mov	r2, r3
 8003278:	4926      	ldr	r1, [pc, #152]	; (8003314 <_ZN12MotorManager11RCModeCheckEv+0x144>)
 800327a:	4824      	ldr	r0, [pc, #144]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 800327c:	f7fe ffef 	bl	800225e <_ZN14CanSendManager7setTurnEff>
			break;
 8003280:	e03c      	b.n	80032fc <_ZN12MotorManager11RCModeCheckEv+0x12c>
		case ModeManager::MODE_SEMI:
//			control_brakes(getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
//			setVelocity(getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003282:	2201      	movs	r2, #1
 8003284:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003288:	481f      	ldr	r0, [pc, #124]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 800328a:	f001 fa31 	bl	80046f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800328e:	2200      	movs	r2, #0
 8003290:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003294:	481c      	ldr	r0, [pc, #112]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 8003296:	f001 fa2b 	bl	80046f0 <HAL_GPIO_WritePin>
			canSendManager.setStatus(ModeManager::MODE_SEMI, driveMode);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	791b      	ldrb	r3, [r3, #4]
 800329e:	461a      	mov	r2, r3
 80032a0:	2102      	movs	r1, #2
 80032a2:	481a      	ldr	r0, [pc, #104]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 80032a4:	f7fe ffeb 	bl	800227e <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE>
			canSendManager.setVelocity(getMaxVelocity(), getMaxVelocity() * futaba.SmoothDeflection[PITCH]);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f871 	bl	8003390 <_ZN12MotorManager14getMaxVelocityEv>
 80032ae:	4604      	mov	r4, r0
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f86d 	bl	8003390 <_ZN12MotorManager14getMaxVelocityEv>
 80032b6:	4602      	mov	r2, r0
 80032b8:	4b15      	ldr	r3, [pc, #84]	; (8003310 <_ZN12MotorManager11RCModeCheckEv+0x140>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032be:	4619      	mov	r1, r3
 80032c0:	4610      	mov	r0, r2
 80032c2:	f7fd fd0d 	bl	8000ce0 <__aeabi_fmul>
 80032c6:	4603      	mov	r3, r0
 80032c8:	461a      	mov	r2, r3
 80032ca:	4621      	mov	r1, r4
 80032cc:	480f      	ldr	r0, [pc, #60]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 80032ce:	f7fe ffb6 	bl	800223e <_ZN14CanSendManager11setVelocityEff>

			break;
 80032d2:	e013      	b.n	80032fc <_ZN12MotorManager11RCModeCheckEv+0x12c>
		case ModeManager::MODE_AUTONOMOUS:
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80032d4:	2200      	movs	r2, #0
 80032d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032da:	480b      	ldr	r0, [pc, #44]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 80032dc:	f001 fa08 	bl	80046f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80032e0:	2200      	movs	r2, #0
 80032e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032e6:	4808      	ldr	r0, [pc, #32]	; (8003308 <_ZN12MotorManager11RCModeCheckEv+0x138>)
 80032e8:	f001 fa02 	bl	80046f0 <HAL_GPIO_WritePin>
			canSendManager.setStatus(ModeManager::MODE_AUTONOMOUS, driveMode);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	791b      	ldrb	r3, [r3, #4]
 80032f0:	461a      	mov	r2, r3
 80032f2:	2101      	movs	r1, #1
 80032f4:	4805      	ldr	r0, [pc, #20]	; (800330c <_ZN12MotorManager11RCModeCheckEv+0x13c>)
 80032f6:	f7fe ffc2 	bl	800227e <_ZN14CanSendManager9setStatusEN11ModeManager7RC_MODEENS0_10DRIVE_MODEE>
			break;
 80032fa:	bf00      	nop
		}
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	bd90      	pop	{r4, r7, pc}
 8003304:	2000015c 	.word	0x2000015c
 8003308:	40011000 	.word	0x40011000
 800330c:	200000a4 	.word	0x200000a4
 8003310:	200000a8 	.word	0x200000a8
 8003314:	42340000 	.word	0x42340000

08003318 <_ZN12MotorManager14setMaxVelocityEv>:
void MotorManager::setMaxVelocity(){
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
	if(mode_manager.getRideMode() == ModeManager::COMPETITION){
 8003320:	4818      	ldr	r0, [pc, #96]	; (8003384 <_ZN12MotorManager14setMaxVelocityEv+0x6c>)
 8003322:	f7ff feba 	bl	800309a <_ZN11ModeManager11getRideModeEv>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d01d      	beq.n	8003372 <_ZN12MotorManager14setMaxVelocityEv+0x5a>
		switch(mode_manager.getRCmode()){
 8003336:	4813      	ldr	r0, [pc, #76]	; (8003384 <_ZN12MotorManager14setMaxVelocityEv+0x6c>)
 8003338:	f7ff fe99 	bl	800306e <_ZN11ModeManager9getRCmodeEv>
 800333c:	4603      	mov	r3, r0
 800333e:	2b03      	cmp	r3, #3
 8003340:	d81c      	bhi.n	800337c <_ZN12MotorManager14setMaxVelocityEv+0x64>
 8003342:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <_ZN12MotorManager14setMaxVelocityEv+0x30>)
 8003344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003348:	0800337b 	.word	0x0800337b
 800334c:	08003369 	.word	0x08003369
 8003350:	08003361 	.word	0x08003361
 8003354:	08003359 	.word	0x08003359
		case ModeManager::DISARMED:
			break;
		case ModeManager::MODE_ACRO:
			maxVelocity = ACRO_MAX_VELOCITY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a0b      	ldr	r2, [pc, #44]	; (8003388 <_ZN12MotorManager14setMaxVelocityEv+0x70>)
 800335c:	609a      	str	r2, [r3, #8]
			break;
 800335e:	e00d      	b.n	800337c <_ZN12MotorManager14setMaxVelocityEv+0x64>
		case ModeManager::MODE_SEMI:
			maxVelocity = SEMI_MAX_VELOCITY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a0a      	ldr	r2, [pc, #40]	; (800338c <_ZN12MotorManager14setMaxVelocityEv+0x74>)
 8003364:	609a      	str	r2, [r3, #8]
			break;
 8003366:	e009      	b.n	800337c <_ZN12MotorManager14setMaxVelocityEv+0x64>
		case ModeManager::MODE_AUTONOMOUS:
			maxVelocity = AUTONOMOUS_MAX_VELOCITY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a08      	ldr	r2, [pc, #32]	; (800338c <_ZN12MotorManager14setMaxVelocityEv+0x74>)
 800336c:	609a      	str	r2, [r3, #8]
			break;
 800336e:	bf00      	nop
 8003370:	e004      	b.n	800337c <_ZN12MotorManager14setMaxVelocityEv+0x64>
		}
	}else{
		maxVelocity = SERVICE_MAX_VELOCITY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a04      	ldr	r2, [pc, #16]	; (8003388 <_ZN12MotorManager14setMaxVelocityEv+0x70>)
 8003376:	609a      	str	r2, [r3, #8]
	}
}
 8003378:	e000      	b.n	800337c <_ZN12MotorManager14setMaxVelocityEv+0x64>
			break;
 800337a:	bf00      	nop
}
 800337c:	bf00      	nop
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	2000015c 	.word	0x2000015c
 8003388:	42be0000 	.word	0x42be0000
 800338c:	42a00000 	.word	0x42a00000

08003390 <_ZN12MotorManager14getMaxVelocityEv>:

float MotorManager::getMaxVelocity(){
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
	return maxVelocity;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
}
 800339c:	4618      	mov	r0, r3
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc80      	pop	{r7}
 80033a4:	4770      	bx	lr
	...

080033a8 <_ZN12MotorManagerC1Ev>:
MotorManager::MotorManager() {
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	4a05      	ldr	r2, [pc, #20]	; (80033c8 <_ZN12MotorManagerC1Ev+0x20>)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	711a      	strb	r2, [r3, #4]
	// TODO Auto-generated constructor stub

}
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4618      	mov	r0, r3
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr
 80033c8:	08006c78 	.word	0x08006c78

080033cc <_ZN12MotorManagerD1Ev>:

MotorManager::~MotorManager() {
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	4a04      	ldr	r2, [pc, #16]	; (80033e8 <_ZN12MotorManagerD1Ev+0x1c>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4618      	mov	r0, r3
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	08006c78 	.word	0x08006c78

080033ec <_ZN12MotorManagerD0Ev>:
MotorManager::~MotorManager() {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
}
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7ff ffe9 	bl	80033cc <_ZN12MotorManagerD1Ev>
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f002 f891 	bl	8005522 <_ZdlPv>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4618      	mov	r0, r3
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <_Z41__static_initialization_and_destruction_0ii>:
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d10c      	bne.n	8003436 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003422:	4293      	cmp	r3, r2
 8003424:	d107      	bne.n	8003436 <_Z41__static_initialization_and_destruction_0ii+0x2a>
MotorManager motor_manager;
 8003426:	4806      	ldr	r0, [pc, #24]	; (8003440 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003428:	f7ff ffbe 	bl	80033a8 <_ZN12MotorManagerC1Ev>
 800342c:	4a05      	ldr	r2, [pc, #20]	; (8003444 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800342e:	4906      	ldr	r1, [pc, #24]	; (8003448 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003430:	4803      	ldr	r0, [pc, #12]	; (8003440 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003432:	f002 f878 	bl	8005526 <__aeabi_atexit>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20000170 	.word	0x20000170
 8003444:	20000000 	.word	0x20000000
 8003448:	080033cd 	.word	0x080033cd

0800344c <_GLOBAL__sub_I_motor_manager>:
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
 8003450:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003454:	2001      	movs	r0, #1
 8003456:	f7ff ffd9 	bl	800340c <_Z41__static_initialization_and_destruction_0ii>
 800345a:	bd80      	pop	{r7, pc}

0800345c <_ZN5Tools9GetMicrosEv>:
Tools tools;

uint8_t Tools::GetMicrosState(void){
	return MicrosInitDone;
}
uint32_t Tools::GetMicros(void){
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	return TIM2->CNT;
 8003464:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr

08003474 <_ZN5Tools4InitEv>:
int32_t Tools::CompareMicros(uint32_t a, uint32_t b) {
	return (int32_t)(a - b);
}
uint8_t Tools::Init(void) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
	if (MicrosInitDone) {
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	791b      	ldrb	r3, [r3, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <_ZN5Tools4InitEv+0x14>
		return 0;
 8003484:	2300      	movs	r3, #0
 8003486:	e008      	b.n	800349a <_ZN5Tools4InitEv+0x26>
	} else {
		MX_TIM2_Init();
 8003488:	f000 face 	bl	8003a28 <MX_TIM2_Init>
		HAL_TIM_Base_Start(&htim2);
 800348c:	4805      	ldr	r0, [pc, #20]	; (80034a4 <_ZN5Tools4InitEv+0x30>)
 800348e:	f001 fbd9 	bl	8004c44 <HAL_TIM_Base_Start>
		MicrosInitDone = 1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	711a      	strb	r2, [r3, #4]

	}
	return 1;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000234 	.word	0x20000234

080034a8 <_ZN5ToolsC1Ev>:


Tools::Tools() {
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <_ZN5ToolsC1Ev+0x20>)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	711a      	strb	r2, [r3, #4]
	// TODO Auto-generated constructor stub

}
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4618      	mov	r0, r3
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	08006ca0 	.word	0x08006ca0

080034cc <_ZN5ToolsD1Ev>:

Tools::~Tools() {
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	4a04      	ldr	r2, [pc, #16]	; (80034e8 <_ZN5ToolsD1Ev+0x1c>)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4618      	mov	r0, r3
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	08006ca0 	.word	0x08006ca0

080034ec <_ZN5ToolsD0Ev>:
Tools::~Tools() {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
}
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7ff ffe9 	bl	80034cc <_ZN5ToolsD1Ev>
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f002 f811 	bl	8005522 <_ZdlPv>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
	...

0800350c <_Z41__static_initialization_and_destruction_0ii>:
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d10c      	bne.n	8003536 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003522:	4293      	cmp	r3, r2
 8003524:	d107      	bne.n	8003536 <_Z41__static_initialization_and_destruction_0ii+0x2a>
Tools tools;
 8003526:	4806      	ldr	r0, [pc, #24]	; (8003540 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003528:	f7ff ffbe 	bl	80034a8 <_ZN5ToolsC1Ev>
 800352c:	4a05      	ldr	r2, [pc, #20]	; (8003544 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800352e:	4906      	ldr	r1, [pc, #24]	; (8003548 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003530:	4803      	ldr	r0, [pc, #12]	; (8003540 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003532:	f001 fff8 	bl	8005526 <__aeabi_atexit>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	2000017c 	.word	0x2000017c
 8003544:	20000000 	.word	0x20000000
 8003548:	080034cd 	.word	0x080034cd

0800354c <_GLOBAL__sub_I_tools>:
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
 8003550:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003554:	2001      	movs	r0, #1
 8003556:	f7ff ffd9 	bl	800350c <_Z41__static_initialization_and_destruction_0ii>
 800355a:	bd80      	pop	{r7, pc}

0800355c <MX_CAN_Init>:

  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 5;
  hcan.Init.Mode = CAN_MODE_NORMAL;
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 800355c:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
  hcan.Instance = CAN1;
 8003560:	480e      	ldr	r0, [pc, #56]	; (800359c <MX_CAN_Init+0x40>)
{
 8003562:	b508      	push	{r3, lr}
  hcan.Init.Prescaler = 5;
 8003564:	f04f 0e05 	mov.w	lr, #5
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8003568:	6102      	str	r2, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800356a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  hcan.Init.Prescaler = 5;
 800356e:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <MX_CAN_Init+0x44>)
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003570:	6142      	str	r2, [r0, #20]
  hcan.Init.Prescaler = 5;
 8003572:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan.Init.TimeTriggeredMode = DISABLE;
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = ENABLE;
 8003576:	2201      	movs	r2, #1
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003578:	2300      	movs	r3, #0
  hcan.Init.AutoRetransmission = ENABLE;
 800357a:	76c2      	strb	r2, [r0, #27]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800357c:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800357e:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003580:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8003582:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003584:	7683      	strb	r3, [r0, #26]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003586:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003588:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800358a:	f000 fba9 	bl	8003ce0 <HAL_CAN_Init>
 800358e:	b118      	cbz	r0, 8003598 <MX_CAN_Init+0x3c>
  {
    Error_Handler();
  }

}
 8003590:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003594:	f000 b9cf 	b.w	8003936 <Error_Handler>
 8003598:	bd08      	pop	{r3, pc}
 800359a:	bf00      	nop
 800359c:	2000019c 	.word	0x2000019c
 80035a0:	40006400 	.word	0x40006400

080035a4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80035a4:	b510      	push	{r4, lr}
 80035a6:	4604      	mov	r4, r0
 80035a8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035aa:	2210      	movs	r2, #16
 80035ac:	2100      	movs	r1, #0
 80035ae:	a802      	add	r0, sp, #8
 80035b0:	f003 f9e2 	bl	8006978 <memset>
  if(canHandle->Instance==CAN1)
 80035b4:	6822      	ldr	r2, [r4, #0]
 80035b6:	4b21      	ldr	r3, [pc, #132]	; (800363c <HAL_CAN_MspInit+0x98>)
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d13d      	bne.n	8003638 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80035bc:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80035c0:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80035c2:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80035c4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80035c8:	61da      	str	r2, [r3, #28]
 80035ca:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80035cc:	481c      	ldr	r0, [pc, #112]	; (8003640 <HAL_CAN_MspInit+0x9c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80035ce:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80035d2:	9200      	str	r2, [sp, #0]
 80035d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d6:	699a      	ldr	r2, [r3, #24]
 80035d8:	f042 0204 	orr.w	r2, r2, #4
 80035dc:	619a      	str	r2, [r3, #24]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CAN_RX_Pin;
 80035e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035ec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80035ee:	f000 ff2f 	bl	8004450 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAN_TX_Pin;
 80035f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035f6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f8:	2302      	movs	r3, #2
 80035fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035fc:	2303      	movs	r3, #3
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 80035fe:	a902      	add	r1, sp, #8
 8003600:	480f      	ldr	r0, [pc, #60]	; (8003640 <HAL_CAN_MspInit+0x9c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003602:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 8003604:	f000 ff24 	bl	8004450 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8003608:	2200      	movs	r2, #0
 800360a:	2013      	movs	r0, #19
 800360c:	4611      	mov	r1, r2
 800360e:	f000 fe6b 	bl	80042e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8003612:	2013      	movs	r0, #19
 8003614:	f000 fe9c 	bl	8004350 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003618:	2200      	movs	r2, #0
 800361a:	2014      	movs	r0, #20
 800361c:	4611      	mov	r1, r2
 800361e:	f000 fe63 	bl	80042e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003622:	2014      	movs	r0, #20
 8003624:	f000 fe94 	bl	8004350 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003628:	2200      	movs	r2, #0
 800362a:	2015      	movs	r0, #21
 800362c:	4611      	mov	r1, r2
 800362e:	f000 fe5b 	bl	80042e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003632:	2015      	movs	r0, #21
 8003634:	f000 fe8c 	bl	8004350 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003638:	b006      	add	sp, #24
 800363a:	bd10      	pop	{r4, pc}
 800363c:	40006400 	.word	0x40006400
 8003640:	40010800 	.word	0x40010800

08003644 <hal_can_filter_init>:
//	hcan_filter.FilterIdLow = 0x0;
//	hcan_filter.FilterIdHigh = 0x24D;
//	hcan_filter.FilterIdLow = 0x0;
//	hcan_filter.FilterScale = CAN_FILTERSCALE_32BIT;
//	hcan_filter.FilterActivation = ENABLE;
	hcan_filter.FilterBank = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	4908      	ldr	r1, [pc, #32]	; (8003668 <hal_can_filter_init+0x24>)
	hcan_filter.FilterMode = CAN_FILTERMODE_IDMASK;
	hcan_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8003648:	2201      	movs	r2, #1
	hcan_filter.FilterBank = 0;
 800364a:	614b      	str	r3, [r1, #20]
	hcan_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800364c:	618b      	str	r3, [r1, #24]
	hcan_filter.FilterIdHigh = 0x0000;
 800364e:	600b      	str	r3, [r1, #0]
	hcan_filter.FilterIdLow = 0x0000;
 8003650:	604b      	str	r3, [r1, #4]
	hcan_filter.FilterMaskIdHigh = 0x0000;
 8003652:	608b      	str	r3, [r1, #8]
	hcan_filter.FilterMaskIdLow = 0x0000;
 8003654:	60cb      	str	r3, [r1, #12]
	hcan_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003656:	610b      	str	r3, [r1, #16]
	hcan_filter.FilterActivation = ENABLE;
	hcan_filter.SlaveStartFilterBank = 14;
 8003658:	230e      	movs	r3, #14

	HAL_CAN_ConfigFilter(&hcan,&hcan_filter);
 800365a:	4804      	ldr	r0, [pc, #16]	; (800366c <hal_can_filter_init+0x28>)
	hcan_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800365c:	61ca      	str	r2, [r1, #28]
	hcan_filter.FilterActivation = ENABLE;
 800365e:	620a      	str	r2, [r1, #32]
	hcan_filter.SlaveStartFilterBank = 14;
 8003660:	624b      	str	r3, [r1, #36]	; 0x24
	HAL_CAN_ConfigFilter(&hcan,&hcan_filter);
 8003662:	f000 bbb8 	b.w	8003dd6 <HAL_CAN_ConfigFilter>
 8003666:	bf00      	nop
 8003668:	200001c4 	.word	0x200001c4
 800366c:	2000019c 	.word	0x2000019c

08003670 <hal_can_send>:
}


void hal_can_send(uint8_t data, uint32_t frame_id){
 8003670:	2300      	movs	r3, #0
 8003672:	b500      	push	{lr}
 8003674:	b08b      	sub	sp, #44	; 0x2c
	hal_can_messageTx  hal_message;
	for(uint8_t i = 0; i<8; i++) hal_message.data[i]=i;
 8003676:	aa01      	add	r2, sp, #4
 8003678:	441a      	add	r2, r3
 800367a:	7713      	strb	r3, [r2, #28]
 800367c:	3301      	adds	r3, #1
 800367e:	2b08      	cmp	r3, #8
 8003680:	d1f9      	bne.n	8003676 <hal_can_send+0x6>
	//hal_message.data[0] = data;
	hal_message.header.DLC = 8;
 8003682:	9305      	str	r3, [sp, #20]
	hal_message.header.RTR = CAN_RTR_DATA;
	hal_message.header.IDE  = CAN_ID_STD;
	hal_message.header.StdId = frame_id;
	hal_message.header.ExtId = 0x01;
 8003684:	2201      	movs	r2, #1
	hal_message.header.RTR = CAN_RTR_DATA;
 8003686:	2300      	movs	r3, #0
	hal_message.header.StdId = frame_id;
 8003688:	9101      	str	r1, [sp, #4]
	hal_message.header.RTR = CAN_RTR_DATA;
 800368a:	9304      	str	r3, [sp, #16]
	hal_message.header.IDE  = CAN_ID_STD;
 800368c:	9303      	str	r3, [sp, #12]
	hal_message.header.ExtId = 0x01;
 800368e:	9202      	str	r2, [sp, #8]
	hal_message.header.TransmitGlobalTime = DISABLE;
 8003690:	f88d 3018 	strb.w	r3, [sp, #24]

	HAL_CAN_AddTxMessage(&hcan, &(hal_message.header),hal_message.data,&(hal_message.mailbox));
 8003694:	aa08      	add	r2, sp, #32
 8003696:	ab07      	add	r3, sp, #28
 8003698:	a901      	add	r1, sp, #4
 800369a:	4803      	ldr	r0, [pc, #12]	; (80036a8 <hal_can_send+0x38>)
 800369c:	f000 fc32 	bl	8003f04 <HAL_CAN_AddTxMessage>
	//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}
 80036a0:	b00b      	add	sp, #44	; 0x2c
 80036a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80036a6:	bf00      	nop
 80036a8:	2000019c 	.word	0x2000019c

080036ac <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan ){
 80036ac:	b500      	push	{lr}
 80036ae:	b08b      	sub	sp, #44	; 0x2c
	hal_can_messageRx  hal_message;
	HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,
 80036b0:	ab08      	add	r3, sp, #32
 80036b2:	466a      	mov	r2, sp
 80036b4:	2100      	movs	r1, #0
 80036b6:	f000 fc73 	bl	8003fa0 <HAL_CAN_GetRxMessage>
//	else if ( frame_id == TURN_FRAME_ID )			setTurn( data, RC  );
//	else if ( frame_id == I3_TURN_FRAME_ID )	 	setTurn( data, I3  );



}
 80036ba:	b00b      	add	sp, #44	; 0x2c
 80036bc:	f85d fb04 	ldr.w	pc, [sp], #4

080036c0 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c0:	2210      	movs	r2, #16
{
 80036c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036c6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c8:	eb0d 0002 	add.w	r0, sp, r2
 80036cc:	2100      	movs	r1, #0
 80036ce:	f003 f953 	bl	8006978 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036d2:	4b3c      	ldr	r3, [pc, #240]	; (80037c4 <MX_GPIO_Init+0x104>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 80036d4:	4f3c      	ldr	r7, [pc, #240]	; (80037c8 <MX_GPIO_Init+0x108>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036d6:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 80036d8:	4638      	mov	r0, r7
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036da:	f042 0210 	orr.w	r2, r2, #16
 80036de:	619a      	str	r2, [r3, #24]
 80036e0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 80036e2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e6:	f002 0210 	and.w	r2, r2, #16
 80036ea:	9200      	str	r2, [sp, #0]
 80036ec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036ee:	699a      	ldr	r2, [r3, #24]
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036f0:	2403      	movs	r4, #3
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036f2:	f042 0220 	orr.w	r2, r2, #32
 80036f6:	619a      	str	r2, [r3, #24]
 80036f8:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PD0 PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80036fa:	2507      	movs	r5, #7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036fc:	f002 0220 	and.w	r2, r2, #32
 8003700:	9201      	str	r2, [sp, #4]
 8003702:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003704:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003706:	2600      	movs	r6, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003708:	f042 0204 	orr.w	r2, r2, #4
 800370c:	619a      	str	r2, [r3, #24]
 800370e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pin = B1_Pin;
 8003710:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003714:	f002 0204 	and.w	r2, r2, #4
 8003718:	9202      	str	r2, [sp, #8]
 800371a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800371c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800371e:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80037dc <MX_GPIO_Init+0x11c>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003722:	f042 0208 	orr.w	r2, r2, #8
 8003726:	619a      	str	r2, [r3, #24]
 8003728:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 800372a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	9303      	str	r3, [sp, #12]
 8003732:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 8003734:	f000 ffdc 	bl	80046f0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8003738:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373c:	a904      	add	r1, sp, #16
 800373e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8003740:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003742:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003744:	f000 fe84 	bl	8004450 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003748:	a904      	add	r1, sp, #16
 800374a:	4820      	ldr	r0, [pc, #128]	; (80037cc <MX_GPIO_Init+0x10c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800374c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800374e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003750:	f000 fe7e 	bl	8004450 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003754:	f248 73f1 	movw	r3, #34801	; 0x87f1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003758:	a904      	add	r1, sp, #16
 800375a:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800375c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800375e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003760:	f000 fe76 	bl	8004450 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003764:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <MX_GPIO_Init+0x110>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003766:	a904      	add	r1, sp, #16
 8003768:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800376a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pin = B1_Pin;
 800376c:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003770:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003772:	f000 fe6d 	bl	8004450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB11 PB12 PB13 PB14 
                           PB15 PB3 PB4 PB5 
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8003776:	f64f 73ff 	movw	r3, #65535	; 0xffff
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800377a:	a904      	add	r1, sp, #16
 800377c:	4815      	ldr	r0, [pc, #84]	; (80037d4 <MX_GPIO_Init+0x114>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 800377e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003780:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003782:	f000 fe65 	bl	8004450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_Pin|LED2_Pin;
 8003786:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800378a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800378c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800378e:	a904      	add	r1, sp, #16
 8003790:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003792:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003794:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003796:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800379a:	f000 fe59 	bl	8004450 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 800379e:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <MX_GPIO_Init+0x118>)

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80037a0:	4631      	mov	r1, r6
  __HAL_AFIO_REMAP_PD01_ENABLE();
 80037a2:	6853      	ldr	r3, [r2, #4]
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80037a4:	4628      	mov	r0, r5
  __HAL_AFIO_REMAP_PD01_ENABLE();
 80037a6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80037aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ae:	6053      	str	r3, [r2, #4]
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80037b0:	4632      	mov	r2, r6
 80037b2:	f000 fd99 	bl	80042e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80037b6:	4628      	mov	r0, r5
 80037b8:	f000 fdca 	bl	8004350 <HAL_NVIC_EnableIRQ>

}
 80037bc:	b009      	add	sp, #36	; 0x24
 80037be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000
 80037c8:	40011000 	.word	0x40011000
 80037cc:	40011400 	.word	0x40011400
 80037d0:	10110000 	.word	0x10110000
 80037d4:	40010c00 	.word	0x40010c00
 80037d8:	40010000 	.word	0x40010000
 80037dc:	40010800 	.word	0x40010800

080037e0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a04      	ldr	r2, [pc, #16]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d102      	bne.n	80037f8 <HAL_TIM_PeriodElapsedCallback+0x18>
    allTasks.process();
 80037f2:	4804      	ldr	r0, [pc, #16]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80037f4:	f7fe fbf0 	bl	8001fd8 <_ZN8AllTasks7processEv>
  }
}
 80037f8:	bf00      	nop
 80037fa:	3708      	adds	r7, #8
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40000400 	.word	0x40000400
 8003804:	200000a0 	.word	0x200000a0

08003808 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) //aparatura
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a04      	ldr	r2, [pc, #16]	; (8003828 <HAL_UART_RxCpltCallback+0x20>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d102      	bne.n	8003820 <HAL_UART_RxCpltCallback+0x18>
	{
		futaba.RxCallback();
 800381a:	4804      	ldr	r0, [pc, #16]	; (800382c <HAL_UART_RxCpltCallback+0x24>)
 800381c:	f7ff fabc 	bl	8002d98 <_ZN6Futaba10RxCallbackEv>
	}
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40004400 	.word	0x40004400
 800382c:	200000a8 	.word	0x200000a8

08003830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003836:	f000 fa2f 	bl	8003c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800383a:	f000 f837 	bl	80038ac <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800383e:	f7ff ff3f 	bl	80036c0 <MX_GPIO_Init>
  MX_CAN_Init();
 8003842:	f7ff fe8b 	bl	800355c <MX_CAN_Init>
  MX_TIM3_Init();
 8003846:	f000 f923 	bl	8003a90 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  hal_can_filter_init();
 800384a:	f7ff fefb 	bl	8003644 <hal_can_filter_init>

  HAL_CAN_Start(&hcan);
 800384e:	4814      	ldr	r0, [pc, #80]	; (80038a0 <main+0x70>)
 8003850:	f000 fb2d 	bl	8003eae <HAL_CAN_Start>
  if (HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING) == HAL_OK){
 8003854:	2102      	movs	r1, #2
 8003856:	4812      	ldr	r0, [pc, #72]	; (80038a0 <main+0x70>)
 8003858:	f000 fc18 	bl	800408c <HAL_CAN_ActivateNotification>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
	  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  }

  HAL_TIM_Base_Start_IT(&htim3);
 8003860:	4810      	ldr	r0, [pc, #64]	; (80038a4 <main+0x74>)
 8003862:	f001 fa15 	bl	8004c90 <HAL_TIM_Base_Start_IT>

  uint8_t data = 1;
 8003866:	2301      	movs	r3, #1
 8003868:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 for(uint32_t i = 0; i <150000; i ++){
 800386a:	2300      	movs	r3, #0
 800386c:	603b      	str	r3, [r7, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	4a0d      	ldr	r2, [pc, #52]	; (80038a8 <main+0x78>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d8f9      	bhi.n	800386a <main+0x3a>
		 if (i ==0){
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10d      	bne.n	8003898 <main+0x68>
			 if(data>10) data =1;
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	2b0a      	cmp	r3, #10
 8003880:	dd01      	ble.n	8003886 <main+0x56>
 8003882:	2301      	movs	r3, #1
 8003884:	71fb      	strb	r3, [r7, #7]
			 hal_can_send(data, 0x21E);
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	f240 211e 	movw	r1, #542	; 0x21e
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff feef 	bl	8003670 <hal_can_send>
			 data++;
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	3301      	adds	r3, #1
 8003896:	71fb      	strb	r3, [r7, #7]
	 for(uint32_t i = 0; i <150000; i ++){
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	3301      	adds	r3, #1
 800389c:	603b      	str	r3, [r7, #0]
 800389e:	e7e6      	b.n	800386e <main+0x3e>
 80038a0:	2000019c 	.word	0x2000019c
 80038a4:	200001ec 	.word	0x200001ec
 80038a8:	000249ef 	.word	0x000249ef

080038ac <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b090      	sub	sp, #64	; 0x40
 80038b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038b2:	f107 0318 	add.w	r3, r7, #24
 80038b6:	2228      	movs	r2, #40	; 0x28
 80038b8:	2100      	movs	r1, #0
 80038ba:	4618      	mov	r0, r3
 80038bc:	f003 f85c 	bl	8006978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038c0:	1d3b      	adds	r3, r7, #4
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	605a      	str	r2, [r3, #4]
 80038c8:	609a      	str	r2, [r3, #8]
 80038ca:	60da      	str	r2, [r3, #12]
 80038cc:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80038ce:	2302      	movs	r3, #2
 80038d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80038d2:	2301      	movs	r3, #1
 80038d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80038d6:	2310      	movs	r3, #16
 80038d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80038da:	2300      	movs	r3, #0
 80038dc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038de:	f107 0318 	add.w	r3, r7, #24
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 ff16 	bl	8004714 <HAL_RCC_OscConfig>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2301      	movne	r3, #1
 80038f0:	2300      	moveq	r3, #0
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 80038f8:	f000 f81d 	bl	8003936 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038fc:	230f      	movs	r3, #15
 80038fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003900:	2300      	movs	r3, #0
 8003902:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003908:	2300      	movs	r3, #0
 800390a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800390c:	2300      	movs	r3, #0
 800390e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003910:	1d3b      	adds	r3, r7, #4
 8003912:	2100      	movs	r1, #0
 8003914:	4618      	mov	r0, r3
 8003916:	f001 f8d7 	bl	8004ac8 <HAL_RCC_ClockConfig>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	bf14      	ite	ne
 8003920:	2301      	movne	r3, #1
 8003922:	2300      	moveq	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 800392a:	f000 f804 	bl	8003936 <Error_Handler>
  }
}
 800392e:	bf00      	nop
 8003930:	3740      	adds	r7, #64	; 0x40
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003936:	b480      	push	{r7}
 8003938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
	...

08003944 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003944:	4b0e      	ldr	r3, [pc, #56]	; (8003980 <HAL_MspInit+0x3c>)
{
 8003946:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003948:	699a      	ldr	r2, [r3, #24]
 800394a:	f042 0201 	orr.w	r2, r2, #1
 800394e:	619a      	str	r2, [r3, #24]
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	f002 0201 	and.w	r2, r2, #1
 8003956:	9200      	str	r2, [sp, #0]
 8003958:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800395a:	69da      	ldr	r2, [r3, #28]
 800395c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003960:	61da      	str	r2, [r3, #28]
 8003962:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003964:	4a07      	ldr	r2, [pc, #28]	; (8003984 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800396e:	6853      	ldr	r3, [r2, #4]
 8003970:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003974:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003978:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800397a:	b002      	add	sp, #8
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	40010000 	.word	0x40010000

08003988 <NMI_Handler>:
 8003988:	4770      	bx	lr

0800398a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800398a:	e7fe      	b.n	800398a <HardFault_Handler>

0800398c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800398c:	e7fe      	b.n	800398c <MemManage_Handler>

0800398e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800398e:	e7fe      	b.n	800398e <BusFault_Handler>

08003990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003990:	e7fe      	b.n	8003990 <UsageFault_Handler>

08003992 <SVC_Handler>:
 8003992:	4770      	bx	lr

08003994 <DebugMon_Handler>:
 8003994:	4770      	bx	lr

08003996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003996:	4770      	bx	lr

08003998 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003998:	f000 b990 	b.w	8003cbc <HAL_IncTick>

0800399c <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800399c:	2002      	movs	r0, #2
 800399e:	f000 bead 	b.w	80046fc <HAL_GPIO_EXTI_IRQHandler>
	...

080039a4 <CAN1_RX1_IRQHandler>:
void CAN1_RX1_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80039a4:	4801      	ldr	r0, [pc, #4]	; (80039ac <CAN1_RX1_IRQHandler+0x8>)
 80039a6:	f000 bb8e 	b.w	80040c6 <HAL_CAN_IRQHandler>
 80039aa:	bf00      	nop
 80039ac:	2000019c 	.word	0x2000019c

080039b0 <USB_LP_CAN1_RX0_IRQHandler>:
 80039b0:	f7ff bff8 	b.w	80039a4 <CAN1_RX1_IRQHandler>

080039b4 <USB_HP_CAN1_TX_IRQHandler>:
 80039b4:	f7ff bff6 	b.w	80039a4 <CAN1_RX1_IRQHandler>

080039b8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80039b8:	4801      	ldr	r0, [pc, #4]	; (80039c0 <TIM3_IRQHandler+0x8>)
 80039ba:	f001 b997 	b.w	8004cec <HAL_TIM_IRQHandler>
 80039be:	bf00      	nop
 80039c0:	200001ec 	.word	0x200001ec

080039c4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80039c4:	4801      	ldr	r0, [pc, #4]	; (80039cc <USART2_IRQHandler+0x8>)
 80039c6:	f001 bc5b 	b.w	8005280 <HAL_UART_IRQHandler>
 80039ca:	bf00      	nop
 80039cc:	2000027c 	.word	0x2000027c

080039d0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80039d0:	2001      	movs	r0, #1
 80039d2:	4770      	bx	lr

080039d4 <_kill>:

int _kill(int pid, int sig)
{
 80039d4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80039d6:	f002 ff9d 	bl	8006914 <__errno>
 80039da:	2316      	movs	r3, #22
 80039dc:	6003      	str	r3, [r0, #0]
	return -1;
}
 80039de:	f04f 30ff 	mov.w	r0, #4294967295
 80039e2:	bd08      	pop	{r3, pc}

080039e4 <_exit>:

void _exit (int status)
{
 80039e4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80039e6:	f002 ff95 	bl	8006914 <__errno>
 80039ea:	2316      	movs	r3, #22
 80039ec:	6003      	str	r3, [r0, #0]
 80039ee:	e7fe      	b.n	80039ee <_exit+0xa>

080039f0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80039f0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80039f2:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <_sbrk+0x2c>)
{
 80039f4:	4602      	mov	r2, r0
	if (heap_end == 0)
 80039f6:	6819      	ldr	r1, [r3, #0]
 80039f8:	b909      	cbnz	r1, 80039fe <_sbrk+0xe>
		heap_end = &end;
 80039fa:	4909      	ldr	r1, [pc, #36]	; (8003a20 <_sbrk+0x30>)
 80039fc:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80039fe:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8003a00:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003a02:	4402      	add	r2, r0
 8003a04:	428a      	cmp	r2, r1
 8003a06:	d906      	bls.n	8003a16 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003a08:	f002 ff84 	bl	8006914 <__errno>
 8003a0c:	230c      	movs	r3, #12
 8003a0e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003a10:	f04f 30ff 	mov.w	r0, #4294967295
 8003a14:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003a16:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003a18:	bd08      	pop	{r3, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20000184 	.word	0x20000184
 8003a20:	200002c4 	.word	0x200002c4

08003a24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003a24:	4770      	bx	lr
	...

08003a28 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003a28:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a2a:	2210      	movs	r2, #16
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	a802      	add	r0, sp, #8
 8003a30:	f002 ffa2 	bl	8006978 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 8;
 8003a34:	2208      	movs	r2, #8
 8003a36:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8003a3a:	4814      	ldr	r0, [pc, #80]	; (8003a8c <MX_TIM2_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a3c:	2300      	movs	r3, #0
  htim2.Init.Prescaler = 8;
 8003a3e:	e880 0006 	stmia.w	r0, {r1, r2}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 0xffff;
 8003a42:	f64f 72ff 	movw	r2, #65535	; 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	9301      	str	r3, [sp, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a4a:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 0xffff;
 8003a4c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a4e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a50:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a52:	f001 fa25 	bl	8004ea0 <HAL_TIM_Base_Init>
 8003a56:	b108      	cbz	r0, 8003a5c <MX_TIM2_Init+0x34>
  {
    Error_Handler();
 8003a58:	f7ff ff6d 	bl	8003936 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a60:	a902      	add	r1, sp, #8
 8003a62:	480a      	ldr	r0, [pc, #40]	; (8003a8c <MX_TIM2_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a64:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a66:	f001 fa51 	bl	8004f0c <HAL_TIM_ConfigClockSource>
 8003a6a:	b108      	cbz	r0, 8003a70 <MX_TIM2_Init+0x48>
  {
    Error_Handler();
 8003a6c:	f7ff ff63 	bl	8003936 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a70:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a72:	4669      	mov	r1, sp
 8003a74:	4805      	ldr	r0, [pc, #20]	; (8003a8c <MX_TIM2_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a76:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a78:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a7a:	f001 fadb 	bl	8005034 <HAL_TIMEx_MasterConfigSynchronization>
 8003a7e:	b108      	cbz	r0, 8003a84 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003a80:	f7ff ff59 	bl	8003936 <Error_Handler>
  }

}
 8003a84:	b007      	add	sp, #28
 8003a86:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a8a:	bf00      	nop
 8003a8c:	20000234 	.word	0x20000234

08003a90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a92:	2210      	movs	r2, #16
 8003a94:	2100      	movs	r1, #0
 8003a96:	a802      	add	r0, sp, #8
 8003a98:	f002 ff6e 	bl	8006978 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a9c:	2300      	movs	r3, #0

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 800-1;
 8003a9e:	f240 321f 	movw	r2, #799	; 0x31f
  htim3.Instance = TIM3;
 8003aa2:	4814      	ldr	r0, [pc, #80]	; (8003af4 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 800-1;
 8003aa4:	4914      	ldr	r1, [pc, #80]	; (8003af8 <MX_TIM3_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	9301      	str	r3, [sp, #4]
  htim3.Init.Prescaler = 800-1;
 8003aaa:	e880 0006 	stmia.w	r0, {r1, r2}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aae:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 8003ab0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ab4:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ab6:	2380      	movs	r3, #128	; 0x80
  htim3.Init.Period = 1000;
 8003ab8:	60c2      	str	r2, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003aba:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003abc:	f001 f9f0 	bl	8004ea0 <HAL_TIM_Base_Init>
 8003ac0:	b108      	cbz	r0, 8003ac6 <MX_TIM3_Init+0x36>
  {
    Error_Handler();
 8003ac2:	f7ff ff38 	bl	8003936 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003aca:	a902      	add	r1, sp, #8
 8003acc:	4809      	ldr	r0, [pc, #36]	; (8003af4 <MX_TIM3_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ace:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ad0:	f001 fa1c 	bl	8004f0c <HAL_TIM_ConfigClockSource>
 8003ad4:	b108      	cbz	r0, 8003ada <MX_TIM3_Init+0x4a>
  {
    Error_Handler();
 8003ad6:	f7ff ff2e 	bl	8003936 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ada:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003adc:	4669      	mov	r1, sp
 8003ade:	4805      	ldr	r0, [pc, #20]	; (8003af4 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ae0:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ae2:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ae4:	f001 faa6 	bl	8005034 <HAL_TIMEx_MasterConfigSynchronization>
 8003ae8:	b108      	cbz	r0, 8003aee <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8003aea:	f7ff ff24 	bl	8003936 <Error_Handler>
  }

}
 8003aee:	b007      	add	sp, #28
 8003af0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003af4:	200001ec 	.word	0x200001ec
 8003af8:	40000400 	.word	0x40000400

08003afc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003afc:	6803      	ldr	r3, [r0, #0]
{
 8003afe:	b507      	push	{r0, r1, r2, lr}
  if(tim_baseHandle->Instance==TIM2)
 8003b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b04:	d10d      	bne.n	8003b22 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b06:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003b0a:	69da      	ldr	r2, [r3, #28]
 8003b0c:	f042 0201 	orr.w	r2, r2, #1
 8003b10:	61da      	str	r2, [r3, #28]
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003b1c:	b003      	add	sp, #12
 8003b1e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM3)
 8003b22:	4a0b      	ldr	r2, [pc, #44]	; (8003b50 <HAL_TIM_Base_MspInit+0x54>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d1f9      	bne.n	8003b1c <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <HAL_TIM_Base_MspInit+0x58>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b2a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b2c:	69da      	ldr	r2, [r3, #28]
 8003b2e:	f042 0202 	orr.w	r2, r2, #2
 8003b32:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b34:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b36:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b38:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	9301      	str	r3, [sp, #4]
 8003b40:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b42:	f000 fbd1 	bl	80042e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b46:	201d      	movs	r0, #29
 8003b48:	f000 fc02 	bl	8004350 <HAL_NVIC_EnableIRQ>
}
 8003b4c:	e7e6      	b.n	8003b1c <HAL_TIM_Base_MspInit+0x20>
 8003b4e:	bf00      	nop
 8003b50:	40000400 	.word	0x40000400
 8003b54:	40021000 	.word	0x40021000

08003b58 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b58:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 100000;
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
  huart2.Init.StopBits = UART_STOPBITS_2;
 8003b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b5e:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
  huart2.Instance = USART2;
 8003b62:	480a      	ldr	r0, [pc, #40]	; (8003b8c <MX_USART2_UART_Init+0x34>)
  huart2.Init.StopBits = UART_STOPBITS_2;
 8003b64:	490a      	ldr	r1, [pc, #40]	; (8003b90 <MX_USART2_UART_Init+0x38>)
 8003b66:	4a0b      	ldr	r2, [pc, #44]	; (8003b94 <MX_USART2_UART_Init+0x3c>)
 8003b68:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b70:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b72:	230c      	movs	r3, #12
 8003b74:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b76:	2300      	movs	r3, #0
 8003b78:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b7a:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b7c:	f001 fad6 	bl	800512c <HAL_UART_Init>
 8003b80:	b118      	cbz	r0, 8003b8a <MX_USART2_UART_Init+0x32>
  {
    Error_Handler();
  }

}
 8003b82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003b86:	f7ff bed6 	b.w	8003936 <Error_Handler>
 8003b8a:	bd08      	pop	{r3, pc}
 8003b8c:	2000027c 	.word	0x2000027c
 8003b90:	40004400 	.word	0x40004400
 8003b94:	000186a0 	.word	0x000186a0

08003b98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b98:	b510      	push	{r4, lr}
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	a802      	add	r0, sp, #8
 8003ba4:	f002 fee8 	bl	8006978 <memset>
  if(uartHandle->Instance==USART2)
 8003ba8:	6822      	ldr	r2, [r4, #0]
 8003baa:	4b1a      	ldr	r3, [pc, #104]	; (8003c14 <HAL_UART_MspInit+0x7c>)
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d12f      	bne.n	8003c10 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bb0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003bb4:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb6:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bb8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003bbc:	61da      	str	r2, [r3, #28]
 8003bbe:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc0:	4815      	ldr	r0, [pc, #84]	; (8003c18 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bc2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003bc6:	9200      	str	r2, [sp, #0]
 8003bc8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bca:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bcc:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bce:	f042 0204 	orr.w	r2, r2, #4
 8003bd2:	619a      	str	r2, [r3, #24]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	9301      	str	r3, [sp, #4]
 8003bdc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003bde:	2304      	movs	r3, #4
 8003be0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be2:	2302      	movs	r3, #2
 8003be4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003be6:	2303      	movs	r3, #3
 8003be8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bea:	f000 fc31 	bl	8004450 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bee:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf0:	4809      	ldr	r0, [pc, #36]	; (8003c18 <HAL_UART_MspInit+0x80>)
 8003bf2:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bf6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bf8:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfa:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bfc:	f000 fc28 	bl	8004450 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003c00:	2026      	movs	r0, #38	; 0x26
 8003c02:	4622      	mov	r2, r4
 8003c04:	4621      	mov	r1, r4
 8003c06:	f000 fb6f 	bl	80042e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003c0a:	2026      	movs	r0, #38	; 0x26
 8003c0c:	f000 fba0 	bl	8004350 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003c10:	b006      	add	sp, #24
 8003c12:	bd10      	pop	{r4, pc}
 8003c14:	40004400 	.word	0x40004400
 8003c18:	40010800 	.word	0x40010800

08003c1c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003c1c:	b508      	push	{r3, lr}

  if(uartHandle->Instance==USART2)
 8003c1e:	6802      	ldr	r2, [r0, #0]
 8003c20:	4b08      	ldr	r3, [pc, #32]	; (8003c44 <HAL_UART_MspDeInit+0x28>)
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d10d      	bne.n	8003c42 <HAL_UART_MspDeInit+0x26>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8003c26:	4a08      	ldr	r2, [pc, #32]	; (8003c48 <HAL_UART_MspDeInit+0x2c>)
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003c28:	4808      	ldr	r0, [pc, #32]	; (8003c4c <HAL_UART_MspDeInit+0x30>)
    __HAL_RCC_USART2_CLK_DISABLE();
 8003c2a:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003c2c:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8003c2e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003c32:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003c34:	f000 fcee 	bl	8004614 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
} 
 8003c38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003c3c:	2026      	movs	r0, #38	; 0x26
 8003c3e:	f000 bb95 	b.w	800436c <HAL_NVIC_DisableIRQ>
 8003c42:	bd08      	pop	{r3, pc}
 8003c44:	40004400 	.word	0x40004400
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	40010800 	.word	0x40010800

08003c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c50:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c52:	4b0e      	ldr	r3, [pc, #56]	; (8003c8c <HAL_InitTick+0x3c>)
{
 8003c54:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c56:	7818      	ldrb	r0, [r3, #0]
 8003c58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c5c:	fbb3 f3f0 	udiv	r3, r3, r0
 8003c60:	4a0b      	ldr	r2, [pc, #44]	; (8003c90 <HAL_InitTick+0x40>)
 8003c62:	6810      	ldr	r0, [r2, #0]
 8003c64:	fbb0 f0f3 	udiv	r0, r0, r3
 8003c68:	f000 fb94 	bl	8004394 <HAL_SYSTICK_Config>
 8003c6c:	4604      	mov	r4, r0
 8003c6e:	b958      	cbnz	r0, 8003c88 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c70:	2d0f      	cmp	r5, #15
 8003c72:	d809      	bhi.n	8003c88 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c74:	4602      	mov	r2, r0
 8003c76:	4629      	mov	r1, r5
 8003c78:	f04f 30ff 	mov.w	r0, #4294967295
 8003c7c:	f000 fb34 	bl	80042e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c80:	4b04      	ldr	r3, [pc, #16]	; (8003c94 <HAL_InitTick+0x44>)
 8003c82:	4620      	mov	r0, r4
 8003c84:	601d      	str	r5, [r3, #0]
 8003c86:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003c88:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003c8a:	bd38      	pop	{r3, r4, r5, pc}
 8003c8c:	2000000c 	.word	0x2000000c
 8003c90:	20000008 	.word	0x20000008
 8003c94:	20000010 	.word	0x20000010

08003c98 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c98:	4a07      	ldr	r2, [pc, #28]	; (8003cb8 <HAL_Init+0x20>)
{
 8003c9a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c9c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c9e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ca0:	f043 0310 	orr.w	r3, r3, #16
 8003ca4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ca6:	f000 fb0d 	bl	80042c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003caa:	2000      	movs	r0, #0
 8003cac:	f7ff ffd0 	bl	8003c50 <HAL_InitTick>
  HAL_MspInit();
 8003cb0:	f7ff fe48 	bl	8003944 <HAL_MspInit>
}
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	bd08      	pop	{r3, pc}
 8003cb8:	40022000 	.word	0x40022000

08003cbc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003cbc:	4a03      	ldr	r2, [pc, #12]	; (8003ccc <HAL_IncTick+0x10>)
 8003cbe:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <HAL_IncTick+0x14>)
 8003cc0:	6811      	ldr	r1, [r2, #0]
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	440b      	add	r3, r1
 8003cc6:	6013      	str	r3, [r2, #0]
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	200002bc 	.word	0x200002bc
 8003cd0:	2000000c 	.word	0x2000000c

08003cd4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <HAL_GetTick+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
}
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	200002bc 	.word	0x200002bc

08003ce0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003ce0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003ce2:	4604      	mov	r4, r0
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	d06e      	beq.n	8003dc6 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003ce8:	f890 3020 	ldrb.w	r3, [r0, #32]
 8003cec:	b90b      	cbnz	r3, 8003cf2 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003cee:	f7ff fc59 	bl	80035a4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	6813      	ldr	r3, [r2, #0]
 8003cf6:	f023 0302 	bic.w	r3, r3, #2
 8003cfa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cfc:	f7ff ffea 	bl	8003cd4 <HAL_GetTick>
 8003d00:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d02:	6823      	ldr	r3, [r4, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	0791      	lsls	r1, r2, #30
 8003d08:	d451      	bmi.n	8003dae <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	f042 0201 	orr.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d12:	f7ff ffdf 	bl	8003cd4 <HAL_GetTick>
 8003d16:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	07d2      	lsls	r2, r2, #31
 8003d1e:	d554      	bpl.n	8003dca <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d20:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d22:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d24:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	bf0c      	ite	eq
 8003d2a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d2e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8003d32:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d34:	7e62      	ldrb	r2, [r4, #25]
 8003d36:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	bf0c      	ite	eq
 8003d3c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d40:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8003d44:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d46:	7ea2      	ldrb	r2, [r4, #26]
 8003d48:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	bf0c      	ite	eq
 8003d4e:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d52:	f022 0220 	bicne.w	r2, r2, #32
 8003d56:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d58:	7ee2      	ldrb	r2, [r4, #27]
 8003d5a:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	bf0c      	ite	eq
 8003d60:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d64:	f042 0210 	orrne.w	r2, r2, #16
 8003d68:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d6a:	7f22      	ldrb	r2, [r4, #28]
 8003d6c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	bf0c      	ite	eq
 8003d72:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d76:	f022 0208 	bicne.w	r2, r2, #8
 8003d7a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d7c:	7f62      	ldrb	r2, [r4, #29]
 8003d7e:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	bf0c      	ite	eq
 8003d84:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d88:	f022 0204 	bicne.w	r2, r2, #4
 8003d8c:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003d8e:	68e1      	ldr	r1, [r4, #12]
 8003d90:	68a2      	ldr	r2, [r4, #8]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	6921      	ldr	r1, [r4, #16]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	6961      	ldr	r1, [r4, #20]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	6861      	ldr	r1, [r4, #4]
 8003d9e:	3901      	subs	r1, #1
 8003da0:	430a      	orrs	r2, r1
 8003da2:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003da4:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003da6:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8003da8:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8003dac:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003dae:	f7ff ff91 	bl	8003cd4 <HAL_GetTick>
 8003db2:	1b40      	subs	r0, r0, r5
 8003db4:	280a      	cmp	r0, #10
 8003db6:	d9a4      	bls.n	8003d02 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dbe:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8003dc0:	2305      	movs	r3, #5
 8003dc2:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8003dc6:	2001      	movs	r0, #1
}
 8003dc8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003dca:	f7ff ff83 	bl	8003cd4 <HAL_GetTick>
 8003dce:	1b40      	subs	r0, r0, r5
 8003dd0:	280a      	cmp	r0, #10
 8003dd2:	d9a1      	bls.n	8003d18 <HAL_CAN_Init+0x38>
 8003dd4:	e7f0      	b.n	8003db8 <HAL_CAN_Init+0xd8>

08003dd6 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003dd6:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8003dda:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d85f      	bhi.n	8003ea2 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003de2:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8003de4:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003de6:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003de8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003df4:	f000 021f 	and.w	r2, r0, #31
 8003df8:	fa04 f202 	lsl.w	r2, r4, r2

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003dfc:	43d4      	mvns	r4, r2
 8003dfe:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
 8003e02:	4025      	ands	r5, r4
 8003e04:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003e08:	69cd      	ldr	r5, [r1, #28]
 8003e0a:	bb85      	cbnz	r5, 8003e6e <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e0c:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e10:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e12:	4025      	ands	r5, r4
 8003e14:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e18:	888d      	ldrh	r5, [r1, #4]
 8003e1a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e1e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e22:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e26:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003e28:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e2a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e2e:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003e32:	6988      	ldr	r0, [r1, #24]
 8003e34:	bb68      	cbnz	r0, 8003e92 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003e36:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8003e3a:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003e3c:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003e40:	6908      	ldr	r0, [r1, #16]
 8003e42:	bb50      	cbnz	r0, 8003e9a <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e44:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8003e48:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e4a:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003e4e:	6a09      	ldr	r1, [r1, #32]

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8003e50:	2000      	movs	r0, #0
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003e52:	2901      	cmp	r1, #1
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003e54:	bf02      	ittt	eq
 8003e56:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 8003e5a:	430a      	orreq	r2, r1
 8003e5c:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003e60:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e64:	f022 0201 	bic.w	r2, r2, #1
 8003e68:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8003e6c:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003e6e:	2d01      	cmp	r5, #1
 8003e70:	d1df      	bne.n	8003e32 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003e72:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e76:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003e78:	4315      	orrs	r5, r2
 8003e7a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e7e:	888d      	ldrh	r5, [r1, #4]
 8003e80:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e84:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e88:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e8c:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003e8e:	898d      	ldrh	r5, [r1, #12]
 8003e90:	e7cb      	b.n	8003e2a <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003e92:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8003e96:	4310      	orrs	r0, r2
 8003e98:	e7d0      	b.n	8003e3c <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e9a:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8003e9e:	4310      	orrs	r0, r2
 8003ea0:	e7d3      	b.n	8003e4a <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ea2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ea8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8003eaa:	2001      	movs	r0, #1
  }
}
 8003eac:	bd70      	pop	{r4, r5, r6, pc}

08003eae <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003eae:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003eb0:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8003eb4:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d11f      	bne.n	8003efa <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003eba:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ebc:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003ebe:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ec2:	6813      	ldr	r3, [r2, #0]
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003eca:	f7ff ff03 	bl	8003cd4 <HAL_GetTick>
 8003ece:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	6858      	ldr	r0, [r3, #4]
 8003ed4:	f010 0001 	ands.w	r0, r0, #1
 8003ed8:	d101      	bne.n	8003ede <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003eda:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003edc:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ede:	f7ff fef9 	bl	8003cd4 <HAL_GetTick>
 8003ee2:	1b40      	subs	r0, r0, r5
 8003ee4:	280a      	cmp	r0, #10
 8003ee6:	d9f3      	bls.n	8003ed0 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ee8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003eea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eee:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8003ef0:	2305      	movs	r3, #5
 8003ef2:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8003ef6:	2001      	movs	r0, #1
  }
}
 8003ef8:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003efa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003efc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003f00:	6243      	str	r3, [r0, #36]	; 0x24
 8003f02:	e7f8      	b.n	8003ef6 <HAL_CAN_Start+0x48>

08003f04 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003f04:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f06:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003f0a:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f0c:	3d01      	subs	r5, #1
 8003f0e:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003f10:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8003f12:	d841      	bhi.n	8003f98 <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003f14:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8003f18:	d03a      	beq.n	8003f90 <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003f1a:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003f1e:	2c03      	cmp	r4, #3
 8003f20:	f04f 0501 	mov.w	r5, #1
 8003f24:	d105      	bne.n	8003f32 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003f26:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003f28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f2c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8003f2e:	2001      	movs	r0, #1
  }
}
 8003f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003f32:	40a5      	lsls	r5, r4
 8003f34:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8003f36:	6888      	ldr	r0, [r1, #8]
 8003f38:	68cf      	ldr	r7, [r1, #12]
 8003f3a:	f104 0318 	add.w	r3, r4, #24
 8003f3e:	bb10      	cbnz	r0, 8003f86 <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003f40:	6808      	ldr	r0, [r1, #0]
 8003f42:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003f4a:	6908      	ldr	r0, [r1, #16]
 8003f4c:	0124      	lsls	r4, r4, #4
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003f4e:	7d09      	ldrb	r1, [r1, #20]
 8003f50:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003f52:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003f56:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003f58:	bf08      	it	eq
 8003f5a:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003f5e:	4434      	add	r4, r6
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003f60:	bf04      	itt	eq
 8003f62:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8003f66:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003f6a:	6851      	ldr	r1, [r2, #4]
      return HAL_OK;
 8003f6c:	2000      	movs	r0, #0
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003f6e:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003f72:	6812      	ldr	r2, [r2, #0]
 8003f74:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003f78:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8003f7c:	f042 0201 	orr.w	r2, r2, #1
 8003f80:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8003f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003f86:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8003f88:	4338      	orrs	r0, r7
 8003f8a:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8003f8e:	e7da      	b.n	8003f46 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f90:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003f92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f96:	e7c9      	b.n	8003f2c <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f98:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003f9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f9e:	e7c5      	b.n	8003f2c <HAL_CAN_AddTxMessage+0x28>

08003fa0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8003fa2:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003fa6:	3c01      	subs	r4, #1
 8003fa8:	2c01      	cmp	r4, #1
 8003faa:	d86b      	bhi.n	8004084 <HAL_CAN_GetRxMessage+0xe4>
 8003fac:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003fae:	b941      	cbnz	r1, 8003fc2 <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003fb0:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003fb2:	07a4      	lsls	r4, r4, #30
 8003fb4:	d107      	bne.n	8003fc6 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003fb6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003fb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003fbc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8003fbe:	2001      	movs	r0, #1
  }
}
 8003fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003fc2:	6934      	ldr	r4, [r6, #16]
 8003fc4:	e7f5      	b.n	8003fb2 <HAL_CAN_GetRxMessage+0x12>
 8003fc6:	010c      	lsls	r4, r1, #4
 8003fc8:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003fca:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8003fce:	f007 0704 	and.w	r7, r7, #4
 8003fd2:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003fd4:	2f00      	cmp	r7, #0
 8003fd6:	d14b      	bne.n	8004070 <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003fd8:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8003fdc:	0d7f      	lsrs	r7, r7, #21
 8003fde:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003fe0:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003fe4:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003fe6:	f007 0702 	and.w	r7, r7, #2
 8003fea:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003fec:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8003ff0:	f007 070f 	and.w	r7, r7, #15
 8003ff4:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ff6:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003ffa:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ffe:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004002:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004004:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004006:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004008:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 800400c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800400e:	6802      	ldr	r2, [r0, #0]
 8004010:	4422      	add	r2, r4
 8004012:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004016:	0a12      	lsrs	r2, r2, #8
 8004018:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800401a:	6802      	ldr	r2, [r0, #0]
 800401c:	4422      	add	r2, r4
 800401e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004022:	0c12      	lsrs	r2, r2, #16
 8004024:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004026:	6802      	ldr	r2, [r0, #0]
 8004028:	4422      	add	r2, r4
 800402a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800402e:	0e12      	lsrs	r2, r2, #24
 8004030:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004032:	6802      	ldr	r2, [r0, #0]
 8004034:	4422      	add	r2, r4
 8004036:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800403a:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800403c:	6802      	ldr	r2, [r0, #0]
 800403e:	4422      	add	r2, r4
 8004040:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004044:	0a12      	lsrs	r2, r2, #8
 8004046:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004048:	6802      	ldr	r2, [r0, #0]
 800404a:	4422      	add	r2, r4
 800404c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004050:	0c12      	lsrs	r2, r2, #16
 8004052:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004054:	6802      	ldr	r2, [r0, #0]
 8004056:	4414      	add	r4, r2
 8004058:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 800405c:	0e12      	lsrs	r2, r2, #24
 800405e:	71da      	strb	r2, [r3, #7]
 8004060:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004062:	b951      	cbnz	r1, 800407a <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	f042 0220 	orr.w	r2, r2, #32
 800406a:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 800406c:	2000      	movs	r0, #0
 800406e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004070:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8004074:	08ff      	lsrs	r7, r7, #3
 8004076:	6057      	str	r7, [r2, #4]
 8004078:	e7b2      	b.n	8003fe0 <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	f042 0220 	orr.w	r2, r2, #32
 8004080:	611a      	str	r2, [r3, #16]
 8004082:	e7f3      	b.n	800406c <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004084:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004086:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800408a:	e797      	b.n	8003fbc <HAL_CAN_GetRxMessage+0x1c>

0800408c <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800408c:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004090:	3b01      	subs	r3, #1
 8004092:	2b01      	cmp	r3, #1
 8004094:	d805      	bhi.n	80040a2 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004096:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8004098:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800409a:	6953      	ldr	r3, [r2, #20]
 800409c:	4319      	orrs	r1, r3
 800409e:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80040a0:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80040a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80040aa:	2001      	movs	r0, #1
  }
}
 80040ac:	4770      	bx	lr

080040ae <HAL_CAN_TxMailbox0CompleteCallback>:
 80040ae:	4770      	bx	lr

080040b0 <HAL_CAN_TxMailbox1CompleteCallback>:
 80040b0:	4770      	bx	lr

080040b2 <HAL_CAN_TxMailbox2CompleteCallback>:
 80040b2:	4770      	bx	lr

080040b4 <HAL_CAN_TxMailbox0AbortCallback>:
 80040b4:	4770      	bx	lr

080040b6 <HAL_CAN_TxMailbox1AbortCallback>:
 80040b6:	4770      	bx	lr

080040b8 <HAL_CAN_TxMailbox2AbortCallback>:
 80040b8:	4770      	bx	lr

080040ba <HAL_CAN_RxFifo0FullCallback>:
 80040ba:	4770      	bx	lr

080040bc <HAL_CAN_RxFifo1MsgPendingCallback>:
 80040bc:	4770      	bx	lr

080040be <HAL_CAN_RxFifo1FullCallback>:
 80040be:	4770      	bx	lr

080040c0 <HAL_CAN_SleepCallback>:
 80040c0:	4770      	bx	lr

080040c2 <HAL_CAN_WakeUpFromRxMsgCallback>:
 80040c2:	4770      	bx	lr

080040c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80040c4:	4770      	bx	lr

080040c6 <HAL_CAN_IRQHandler>:
{
 80040c6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80040ca:	6803      	ldr	r3, [r0, #0]
{
 80040cc:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80040ce:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80040d0:	f8d3 9004 	ldr.w	r9, [r3, #4]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80040d4:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80040d8:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80040da:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80040de:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80040e2:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80040e6:	d022      	beq.n	800412e <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80040e8:	f017 0401 	ands.w	r4, r7, #1
 80040ec:	d007      	beq.n	80040fe <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80040ee:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80040f0:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80040f2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80040f4:	f140 80a3 	bpl.w	800423e <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80040f8:	f7ff ffd9 	bl	80040ae <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80040fc:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80040fe:	05fb      	lsls	r3, r7, #23
 8004100:	d509      	bpl.n	8004116 <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004102:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004106:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004108:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800410a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800410c:	f140 80a5 	bpl.w	800425a <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004110:	4628      	mov	r0, r5
 8004112:	f7ff ffcd 	bl	80040b0 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004116:	03fb      	lsls	r3, r7, #15
 8004118:	d509      	bpl.n	800412e <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800411a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800411e:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004120:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004122:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004124:	f140 80a7 	bpl.w	8004276 <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004128:	4628      	mov	r0, r5
 800412a:	f7ff ffc2 	bl	80040b2 <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800412e:	0733      	lsls	r3, r6, #28
 8004130:	d507      	bpl.n	8004142 <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004132:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004136:	bf1f      	itttt	ne
 8004138:	2210      	movne	r2, #16
 800413a:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800413c:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004140:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004142:	0777      	lsls	r7, r6, #29
 8004144:	d508      	bpl.n	8004158 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004146:	f01b 0f08 	tst.w	fp, #8
 800414a:	d005      	beq.n	8004158 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800414c:	2208      	movs	r2, #8
 800414e:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004150:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004152:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004154:	f7ff ffb1 	bl	80040ba <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004158:	07b0      	lsls	r0, r6, #30
 800415a:	d506      	bpl.n	800416a <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800415c:	682b      	ldr	r3, [r5, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	0799      	lsls	r1, r3, #30
 8004162:	d002      	beq.n	800416a <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004164:	4628      	mov	r0, r5
 8004166:	f7ff faa1 	bl	80036ac <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800416a:	0672      	lsls	r2, r6, #25
 800416c:	d507      	bpl.n	800417e <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800416e:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004172:	bf1f      	itttt	ne
 8004174:	2210      	movne	r2, #16
 8004176:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004178:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800417c:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800417e:	06b3      	lsls	r3, r6, #26
 8004180:	d508      	bpl.n	8004194 <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004182:	f01a 0f08 	tst.w	sl, #8
 8004186:	d005      	beq.n	8004194 <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004188:	2208      	movs	r2, #8
 800418a:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800418c:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800418e:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004190:	f7ff ff95 	bl	80040be <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004194:	06f7      	lsls	r7, r6, #27
 8004196:	d506      	bpl.n	80041a6 <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004198:	682b      	ldr	r3, [r5, #0]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	0798      	lsls	r0, r3, #30
 800419e:	d002      	beq.n	80041a6 <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80041a0:	4628      	mov	r0, r5
 80041a2:	f7ff ff8b 	bl	80040bc <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80041a6:	03b1      	lsls	r1, r6, #14
 80041a8:	d508      	bpl.n	80041bc <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80041aa:	f019 0f10 	tst.w	r9, #16
 80041ae:	d005      	beq.n	80041bc <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80041b0:	2210      	movs	r2, #16
 80041b2:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_SleepCallback(hcan);
 80041b4:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80041b6:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80041b8:	f7ff ff82 	bl	80040c0 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80041bc:	03f2      	lsls	r2, r6, #15
 80041be:	d508      	bpl.n	80041d2 <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80041c0:	f019 0f08 	tst.w	r9, #8
 80041c4:	d005      	beq.n	80041d2 <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80041c6:	2208      	movs	r2, #8
 80041c8:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80041ca:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80041cc:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80041ce:	f7ff ff78 	bl	80040c2 <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80041d2:	0433      	lsls	r3, r6, #16
 80041d4:	d52a      	bpl.n	800422c <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80041d6:	f019 0f04 	tst.w	r9, #4
 80041da:	682a      	ldr	r2, [r5, #0]
 80041dc:	d024      	beq.n	8004228 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80041de:	05f7      	lsls	r7, r6, #23
 80041e0:	d504      	bpl.n	80041ec <HAL_CAN_IRQHandler+0x126>
 80041e2:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80041e6:	bf18      	it	ne
 80041e8:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80041ec:	05b0      	lsls	r0, r6, #22
 80041ee:	d504      	bpl.n	80041fa <HAL_CAN_IRQHandler+0x134>
 80041f0:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80041f4:	bf18      	it	ne
 80041f6:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80041fa:	0571      	lsls	r1, r6, #21
 80041fc:	d504      	bpl.n	8004208 <HAL_CAN_IRQHandler+0x142>
 80041fe:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8004202:	bf18      	it	ne
 8004204:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004208:	0533      	lsls	r3, r6, #20
 800420a:	d50d      	bpl.n	8004228 <HAL_CAN_IRQHandler+0x162>
 800420c:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8004210:	d00a      	beq.n	8004228 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 8004212:	2b30      	cmp	r3, #48	; 0x30
 8004214:	d04c      	beq.n	80042b0 <HAL_CAN_IRQHandler+0x1ea>
 8004216:	d83c      	bhi.n	8004292 <HAL_CAN_IRQHandler+0x1cc>
 8004218:	2b10      	cmp	r3, #16
 800421a:	d043      	beq.n	80042a4 <HAL_CAN_IRQHandler+0x1de>
 800421c:	2b20      	cmp	r3, #32
 800421e:	d044      	beq.n	80042aa <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004220:	6993      	ldr	r3, [r2, #24]
 8004222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004226:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004228:	2304      	movs	r3, #4
 800422a:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800422c:	b12c      	cbz	r4, 800423a <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 800422e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8004230:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8004232:	431c      	orrs	r4, r3
 8004234:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8004236:	f7ff ff45 	bl	80040c4 <HAL_CAN_ErrorCallback>
 800423a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800423e:	077a      	lsls	r2, r7, #29
 8004240:	d405      	bmi.n	800424e <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004242:	f017 0408 	ands.w	r4, r7, #8
 8004246:	d105      	bne.n	8004254 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004248:	f7ff ff34 	bl	80040b4 <HAL_CAN_TxMailbox0AbortCallback>
 800424c:	e757      	b.n	80040fe <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800424e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8004252:	e754      	b.n	80040fe <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004254:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8004258:	e751      	b.n	80040fe <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800425a:	0579      	lsls	r1, r7, #21
 800425c:	d502      	bpl.n	8004264 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800425e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8004262:	e758      	b.n	8004116 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004264:	053a      	lsls	r2, r7, #20
 8004266:	d502      	bpl.n	800426e <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004268:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800426c:	e753      	b.n	8004116 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800426e:	4628      	mov	r0, r5
 8004270:	f7ff ff21 	bl	80040b6 <HAL_CAN_TxMailbox1AbortCallback>
 8004274:	e74f      	b.n	8004116 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004276:	0379      	lsls	r1, r7, #13
 8004278:	d502      	bpl.n	8004280 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800427a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800427e:	e756      	b.n	800412e <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004280:	033a      	lsls	r2, r7, #12
 8004282:	d502      	bpl.n	800428a <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004284:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8004288:	e751      	b.n	800412e <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800428a:	4628      	mov	r0, r5
 800428c:	f7ff ff14 	bl	80040b8 <HAL_CAN_TxMailbox2AbortCallback>
 8004290:	e74d      	b.n	800412e <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8004292:	2b50      	cmp	r3, #80	; 0x50
 8004294:	d00f      	beq.n	80042b6 <HAL_CAN_IRQHandler+0x1f0>
 8004296:	2b60      	cmp	r3, #96	; 0x60
 8004298:	d010      	beq.n	80042bc <HAL_CAN_IRQHandler+0x1f6>
 800429a:	2b40      	cmp	r3, #64	; 0x40
 800429c:	d1c0      	bne.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 800429e:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 80042a2:	e7bd      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 80042a4:	f044 0408 	orr.w	r4, r4, #8
            break;
 80042a8:	e7ba      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80042aa:	f044 0410 	orr.w	r4, r4, #16
            break;
 80042ae:	e7b7      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80042b0:	f044 0420 	orr.w	r4, r4, #32
            break;
 80042b4:	e7b4      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 80042b6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 80042ba:	e7b1      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80042bc:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80042c0:	e7ae      	b.n	8004220 <HAL_CAN_IRQHandler+0x15a>
	...

080042c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042c4:	4a07      	ldr	r2, [pc, #28]	; (80042e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042c6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042c8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042ca:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042d2:	041b      	lsls	r3, r3, #16
 80042d4:	0c1b      	lsrs	r3, r3, #16
 80042d6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80042de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80042e0:	60d3      	str	r3, [r2, #12]
 80042e2:	4770      	bx	lr
 80042e4:	e000ed00 	.word	0xe000ed00

080042e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042e8:	4b17      	ldr	r3, [pc, #92]	; (8004348 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042ea:	b530      	push	{r4, r5, lr}
 80042ec:	68dc      	ldr	r4, [r3, #12]
 80042ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	bf28      	it	cs
 80042fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004300:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004304:	bf98      	it	ls
 8004306:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004308:	fa05 f303 	lsl.w	r3, r5, r3
 800430c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004310:	bf88      	it	hi
 8004312:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004314:	4019      	ands	r1, r3
 8004316:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004318:	fa05 f404 	lsl.w	r4, r5, r4
 800431c:	3c01      	subs	r4, #1
 800431e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8004320:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004322:	ea42 0201 	orr.w	r2, r2, r1
 8004326:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800432a:	bfa9      	itett	ge
 800432c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004330:	4b06      	ldrlt	r3, [pc, #24]	; (800434c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004332:	b2d2      	uxtbge	r2, r2
 8004334:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004338:	bfbb      	ittet	lt
 800433a:	f000 000f 	andlt.w	r0, r0, #15
 800433e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004340:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004344:	541a      	strblt	r2, [r3, r0]
 8004346:	bd30      	pop	{r4, r5, pc}
 8004348:	e000ed00 	.word	0xe000ed00
 800434c:	e000ed14 	.word	0xe000ed14

08004350 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004350:	2800      	cmp	r0, #0
 8004352:	db08      	blt.n	8004366 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004354:	2301      	movs	r3, #1
 8004356:	0942      	lsrs	r2, r0, #5
 8004358:	f000 001f 	and.w	r0, r0, #31
 800435c:	fa03 f000 	lsl.w	r0, r3, r0
 8004360:	4b01      	ldr	r3, [pc, #4]	; (8004368 <HAL_NVIC_EnableIRQ+0x18>)
 8004362:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004366:	4770      	bx	lr
 8004368:	e000e100 	.word	0xe000e100

0800436c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800436c:	2800      	cmp	r0, #0
 800436e:	db0d      	blt.n	800438c <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004370:	2201      	movs	r2, #1
 8004372:	0943      	lsrs	r3, r0, #5
 8004374:	f000 001f 	and.w	r0, r0, #31
 8004378:	fa02 f000 	lsl.w	r0, r2, r0
 800437c:	4a04      	ldr	r2, [pc, #16]	; (8004390 <HAL_NVIC_DisableIRQ+0x24>)
 800437e:	3320      	adds	r3, #32
 8004380:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004384:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	e000e100 	.word	0xe000e100

08004394 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004394:	3801      	subs	r0, #1
 8004396:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800439a:	d20a      	bcs.n	80043b2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800439e:	4b06      	ldr	r3, [pc, #24]	; (80043b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a0:	4a06      	ldr	r2, [pc, #24]	; (80043bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80043b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	e000e010 	.word	0xe000e010
 80043bc:	e000ed00 	.word	0xe000ed00

080043c0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043c0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80043c4:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d003      	beq.n	80043d2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ca:	2304      	movs	r3, #4
 80043cc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80043ce:	2001      	movs	r0, #1
 80043d0:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043d2:	6803      	ldr	r3, [r0, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	f022 020e 	bic.w	r2, r2, #14
 80043da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	f022 0201 	bic.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80043e4:	4a18      	ldr	r2, [pc, #96]	; (8004448 <HAL_DMA_Abort_IT+0x88>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d01f      	beq.n	800442a <HAL_DMA_Abort_IT+0x6a>
 80043ea:	3214      	adds	r2, #20
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d01e      	beq.n	800442e <HAL_DMA_Abort_IT+0x6e>
 80043f0:	3214      	adds	r2, #20
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_Abort_IT+0x72>
 80043f6:	3214      	adds	r2, #20
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d01d      	beq.n	8004438 <HAL_DMA_Abort_IT+0x78>
 80043fc:	3214      	adds	r2, #20
 80043fe:	4293      	cmp	r3, r2
 8004400:	d01d      	beq.n	800443e <HAL_DMA_Abort_IT+0x7e>
 8004402:	3214      	adds	r2, #20
 8004404:	4293      	cmp	r3, r2
 8004406:	bf0c      	ite	eq
 8004408:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800440c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8004410:	4a0e      	ldr	r2, [pc, #56]	; (800444c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004412:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004414:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004416:	2301      	movs	r3, #1
 8004418:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800441c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800441e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8004422:	b17b      	cbz	r3, 8004444 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8004424:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004426:	4620      	mov	r0, r4
 8004428:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800442a:	2301      	movs	r3, #1
 800442c:	e7f0      	b.n	8004410 <HAL_DMA_Abort_IT+0x50>
 800442e:	2310      	movs	r3, #16
 8004430:	e7ee      	b.n	8004410 <HAL_DMA_Abort_IT+0x50>
 8004432:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004436:	e7eb      	b.n	8004410 <HAL_DMA_Abort_IT+0x50>
 8004438:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800443c:	e7e8      	b.n	8004410 <HAL_DMA_Abort_IT+0x50>
 800443e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004442:	e7e5      	b.n	8004410 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8004444:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8004446:	bd10      	pop	{r4, pc}
 8004448:	40020008 	.word	0x40020008
 800444c:	40020000 	.word	0x40020000

08004450 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004454:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8004456:	4626      	mov	r6, r4
 8004458:	4b66      	ldr	r3, [pc, #408]	; (80045f4 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800445a:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8004604 <HAL_GPIO_Init+0x1b4>
 800445e:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8004608 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004462:	680a      	ldr	r2, [r1, #0]
 8004464:	fa32 f506 	lsrs.w	r5, r2, r6
 8004468:	d102      	bne.n	8004470 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800446a:	b003      	add	sp, #12
 800446c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8004470:	f04f 0801 	mov.w	r8, #1
 8004474:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004478:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 800447c:	4590      	cmp	r8, r2
 800447e:	d17f      	bne.n	8004580 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8004480:	684d      	ldr	r5, [r1, #4]
 8004482:	2d12      	cmp	r5, #18
 8004484:	f000 80aa 	beq.w	80045dc <HAL_GPIO_Init+0x18c>
 8004488:	f200 8083 	bhi.w	8004592 <HAL_GPIO_Init+0x142>
 800448c:	2d02      	cmp	r5, #2
 800448e:	f000 80a2 	beq.w	80045d6 <HAL_GPIO_Init+0x186>
 8004492:	d877      	bhi.n	8004584 <HAL_GPIO_Init+0x134>
 8004494:	2d00      	cmp	r5, #0
 8004496:	f000 8089 	beq.w	80045ac <HAL_GPIO_Init+0x15c>
 800449a:	2d01      	cmp	r5, #1
 800449c:	f000 8099 	beq.w	80045d2 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80044a0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044a4:	2aff      	cmp	r2, #255	; 0xff
 80044a6:	bf93      	iteet	ls
 80044a8:	4682      	movls	sl, r0
 80044aa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80044ae:	3d08      	subhi	r5, #8
 80044b0:	f8d0 b000 	ldrls.w	fp, [r0]
 80044b4:	bf92      	itee	ls
 80044b6:	00b5      	lslls	r5, r6, #2
 80044b8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80044bc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80044be:	fa09 f805 	lsl.w	r8, r9, r5
 80044c2:	ea2b 0808 	bic.w	r8, fp, r8
 80044c6:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044ca:	bf88      	it	hi
 80044cc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80044d0:	ea48 0505 	orr.w	r5, r8, r5
 80044d4:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044d8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80044dc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80044e0:	d04e      	beq.n	8004580 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80044e2:	4d45      	ldr	r5, [pc, #276]	; (80045f8 <HAL_GPIO_Init+0x1a8>)
 80044e4:	4f44      	ldr	r7, [pc, #272]	; (80045f8 <HAL_GPIO_Init+0x1a8>)
 80044e6:	69ad      	ldr	r5, [r5, #24]
 80044e8:	f026 0803 	bic.w	r8, r6, #3
 80044ec:	f045 0501 	orr.w	r5, r5, #1
 80044f0:	61bd      	str	r5, [r7, #24]
 80044f2:	69bd      	ldr	r5, [r7, #24]
 80044f4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80044f8:	f005 0501 	and.w	r5, r5, #1
 80044fc:	9501      	str	r5, [sp, #4]
 80044fe:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004502:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004506:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004508:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800450c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004510:	fa09 f90b 	lsl.w	r9, r9, fp
 8004514:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004518:	4d38      	ldr	r5, [pc, #224]	; (80045fc <HAL_GPIO_Init+0x1ac>)
 800451a:	42a8      	cmp	r0, r5
 800451c:	d063      	beq.n	80045e6 <HAL_GPIO_Init+0x196>
 800451e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004522:	42a8      	cmp	r0, r5
 8004524:	d061      	beq.n	80045ea <HAL_GPIO_Init+0x19a>
 8004526:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800452a:	42a8      	cmp	r0, r5
 800452c:	d05f      	beq.n	80045ee <HAL_GPIO_Init+0x19e>
 800452e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004532:	42a8      	cmp	r0, r5
 8004534:	bf0c      	ite	eq
 8004536:	2503      	moveq	r5, #3
 8004538:	2504      	movne	r5, #4
 800453a:	fa05 f50b 	lsl.w	r5, r5, fp
 800453e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8004542:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8004546:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004548:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800454c:	bf14      	ite	ne
 800454e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004550:	4395      	biceq	r5, r2
 8004552:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8004554:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004556:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800455a:	bf14      	ite	ne
 800455c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800455e:	4395      	biceq	r5, r2
 8004560:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8004562:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004564:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8004568:	bf14      	ite	ne
 800456a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800456c:	4395      	biceq	r5, r2
 800456e:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8004570:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004572:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8004576:	bf14      	ite	ne
 8004578:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800457a:	ea25 0202 	biceq.w	r2, r5, r2
 800457e:	60da      	str	r2, [r3, #12]
	position++;
 8004580:	3601      	adds	r6, #1
 8004582:	e76e      	b.n	8004462 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8004584:	2d03      	cmp	r5, #3
 8004586:	d022      	beq.n	80045ce <HAL_GPIO_Init+0x17e>
 8004588:	2d11      	cmp	r5, #17
 800458a:	d189      	bne.n	80044a0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800458c:	68cc      	ldr	r4, [r1, #12]
 800458e:	3404      	adds	r4, #4
          break;
 8004590:	e786      	b.n	80044a0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8004592:	4f1b      	ldr	r7, [pc, #108]	; (8004600 <HAL_GPIO_Init+0x1b0>)
 8004594:	42bd      	cmp	r5, r7
 8004596:	d009      	beq.n	80045ac <HAL_GPIO_Init+0x15c>
 8004598:	d812      	bhi.n	80045c0 <HAL_GPIO_Init+0x170>
 800459a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800460c <HAL_GPIO_Init+0x1bc>
 800459e:	454d      	cmp	r5, r9
 80045a0:	d004      	beq.n	80045ac <HAL_GPIO_Init+0x15c>
 80045a2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80045a6:	454d      	cmp	r5, r9
 80045a8:	f47f af7a 	bne.w	80044a0 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80045ac:	688c      	ldr	r4, [r1, #8]
 80045ae:	b1c4      	cbz	r4, 80045e2 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80045b0:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80045b2:	bf0c      	ite	eq
 80045b4:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80045b8:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80045bc:	2408      	movs	r4, #8
 80045be:	e76f      	b.n	80044a0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80045c0:	4575      	cmp	r5, lr
 80045c2:	d0f3      	beq.n	80045ac <HAL_GPIO_Init+0x15c>
 80045c4:	4565      	cmp	r5, ip
 80045c6:	d0f1      	beq.n	80045ac <HAL_GPIO_Init+0x15c>
 80045c8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8004610 <HAL_GPIO_Init+0x1c0>
 80045cc:	e7eb      	b.n	80045a6 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80045ce:	2400      	movs	r4, #0
 80045d0:	e766      	b.n	80044a0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80045d2:	68cc      	ldr	r4, [r1, #12]
          break;
 80045d4:	e764      	b.n	80044a0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80045d6:	68cc      	ldr	r4, [r1, #12]
 80045d8:	3408      	adds	r4, #8
          break;
 80045da:	e761      	b.n	80044a0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80045dc:	68cc      	ldr	r4, [r1, #12]
 80045de:	340c      	adds	r4, #12
          break;
 80045e0:	e75e      	b.n	80044a0 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80045e2:	2404      	movs	r4, #4
 80045e4:	e75c      	b.n	80044a0 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80045e6:	2500      	movs	r5, #0
 80045e8:	e7a7      	b.n	800453a <HAL_GPIO_Init+0xea>
 80045ea:	2501      	movs	r5, #1
 80045ec:	e7a5      	b.n	800453a <HAL_GPIO_Init+0xea>
 80045ee:	2502      	movs	r5, #2
 80045f0:	e7a3      	b.n	800453a <HAL_GPIO_Init+0xea>
 80045f2:	bf00      	nop
 80045f4:	40010400 	.word	0x40010400
 80045f8:	40021000 	.word	0x40021000
 80045fc:	40010800 	.word	0x40010800
 8004600:	10210000 	.word	0x10210000
 8004604:	10310000 	.word	0x10310000
 8004608:	10320000 	.word	0x10320000
 800460c:	10110000 	.word	0x10110000
 8004610:	10220000 	.word	0x10220000

08004614 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8004618:	f04f 0a04 	mov.w	sl, #4
  uint32_t position = 0x00u;
 800461c:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800461e:	f04f 0901 	mov.w	r9, #1
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8004622:	f04f 0c0f 	mov.w	ip, #15
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8004626:	4a30      	ldr	r2, [pc, #192]	; (80046e8 <HAL_GPIO_DeInit+0xd4>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004628:	eb00 0b0a 	add.w	fp, r0, sl
  while ((GPIO_Pin >> position) != 0u)
 800462c:	fa31 f403 	lsrs.w	r4, r1, r3
 8004630:	d101      	bne.n	8004636 <HAL_GPIO_DeInit+0x22>
      CLEAR_BIT(GPIOx->ODR, iocurrent);
    }

    position++;
  }
}
 8004632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004636:	fa09 f603 	lsl.w	r6, r9, r3
    if (iocurrent)
 800463a:	400e      	ands	r6, r1
 800463c:	d04c      	beq.n	80046d8 <HAL_GPIO_DeInit+0xc4>
 800463e:	f023 0403 	bic.w	r4, r3, #3
 8004642:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8004646:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800464a:	f003 0703 	and.w	r7, r3, #3
      tmp = AFIO->EXTICR[position >> 2u];
 800464e:	68a5      	ldr	r5, [r4, #8]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8004650:	00bf      	lsls	r7, r7, #2
 8004652:	fa0c f807 	lsl.w	r8, ip, r7
 8004656:	ea05 0e08 	and.w	lr, r5, r8
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800465a:	4d24      	ldr	r5, [pc, #144]	; (80046ec <HAL_GPIO_DeInit+0xd8>)
 800465c:	42a8      	cmp	r0, r5
 800465e:	d03d      	beq.n	80046dc <HAL_GPIO_DeInit+0xc8>
 8004660:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004664:	42a8      	cmp	r0, r5
 8004666:	d03b      	beq.n	80046e0 <HAL_GPIO_DeInit+0xcc>
 8004668:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800466c:	42a8      	cmp	r0, r5
 800466e:	d039      	beq.n	80046e4 <HAL_GPIO_DeInit+0xd0>
 8004670:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004674:	42a8      	cmp	r0, r5
 8004676:	bf0c      	ite	eq
 8004678:	2503      	moveq	r5, #3
 800467a:	2504      	movne	r5, #4
 800467c:	40bd      	lsls	r5, r7
 800467e:	45ae      	cmp	lr, r5
 8004680:	ea6f 0506 	mvn.w	r5, r6
 8004684:	d10f      	bne.n	80046a6 <HAL_GPIO_DeInit+0x92>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8004686:	68a7      	ldr	r7, [r4, #8]
 8004688:	ea27 0708 	bic.w	r7, r7, r8
 800468c:	60a7      	str	r7, [r4, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800468e:	6814      	ldr	r4, [r2, #0]
 8004690:	402c      	ands	r4, r5
 8004692:	6014      	str	r4, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8004694:	6854      	ldr	r4, [r2, #4]
 8004696:	402c      	ands	r4, r5
 8004698:	6054      	str	r4, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800469a:	6894      	ldr	r4, [r2, #8]
 800469c:	402c      	ands	r4, r5
 800469e:	6094      	str	r4, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80046a0:	68d4      	ldr	r4, [r2, #12]
 80046a2:	402c      	ands	r4, r5
 80046a4:	60d4      	str	r4, [r2, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80046a6:	2eff      	cmp	r6, #255	; 0xff
 80046a8:	bf91      	iteee	ls
 80046aa:	4607      	movls	r7, r0
 80046ac:	465f      	movhi	r7, fp
 80046ae:	f103 4480 	addhi.w	r4, r3, #1073741824	; 0x40000000
 80046b2:	3c08      	subhi	r4, #8
 80046b4:	bf95      	itete	ls
 80046b6:	f8d0 e000 	ldrls.w	lr, [r0]
 80046ba:	f8d0 e004 	ldrhi.w	lr, [r0, #4]
 80046be:	009c      	lslls	r4, r3, #2
 80046c0:	00a4      	lslhi	r4, r4, #2
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80046c2:	fa0c f604 	lsl.w	r6, ip, r4
 80046c6:	ea2e 0606 	bic.w	r6, lr, r6
 80046ca:	fa0a f404 	lsl.w	r4, sl, r4
 80046ce:	4326      	orrs	r6, r4
 80046d0:	603e      	str	r6, [r7, #0]
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80046d2:	68c4      	ldr	r4, [r0, #12]
 80046d4:	4025      	ands	r5, r4
 80046d6:	60c5      	str	r5, [r0, #12]
    position++;
 80046d8:	3301      	adds	r3, #1
 80046da:	e7a7      	b.n	800462c <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80046dc:	2500      	movs	r5, #0
 80046de:	e7cd      	b.n	800467c <HAL_GPIO_DeInit+0x68>
 80046e0:	2501      	movs	r5, #1
 80046e2:	e7cb      	b.n	800467c <HAL_GPIO_DeInit+0x68>
 80046e4:	2502      	movs	r5, #2
 80046e6:	e7c9      	b.n	800467c <HAL_GPIO_DeInit+0x68>
 80046e8:	40010400 	.word	0x40010400
 80046ec:	40010800 	.word	0x40010800

080046f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046f0:	b10a      	cbz	r2, 80046f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80046f2:	6101      	str	r1, [r0, #16]
 80046f4:	4770      	bx	lr
 80046f6:	0409      	lsls	r1, r1, #16
 80046f8:	e7fb      	b.n	80046f2 <HAL_GPIO_WritePin+0x2>

080046fa <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80046fa:	4770      	bx	lr

080046fc <HAL_GPIO_EXTI_IRQHandler>:
{
 80046fc:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046fe:	4b04      	ldr	r3, [pc, #16]	; (8004710 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8004700:	6959      	ldr	r1, [r3, #20]
 8004702:	4201      	tst	r1, r0
 8004704:	d002      	beq.n	800470c <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004706:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004708:	f7ff fff7 	bl	80046fa <HAL_GPIO_EXTI_Callback>
 800470c:	bd08      	pop	{r3, pc}
 800470e:	bf00      	nop
 8004710:	40010400 	.word	0x40010400

08004714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004714:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004718:	4605      	mov	r5, r0
 800471a:	b908      	cbnz	r0, 8004720 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800471c:	2001      	movs	r0, #1
 800471e:	e03c      	b.n	800479a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004720:	6803      	ldr	r3, [r0, #0]
 8004722:	07db      	lsls	r3, r3, #31
 8004724:	d410      	bmi.n	8004748 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004726:	682b      	ldr	r3, [r5, #0]
 8004728:	079f      	lsls	r7, r3, #30
 800472a:	d45d      	bmi.n	80047e8 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800472c:	682b      	ldr	r3, [r5, #0]
 800472e:	0719      	lsls	r1, r3, #28
 8004730:	f100 8094 	bmi.w	800485c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004734:	682b      	ldr	r3, [r5, #0]
 8004736:	075a      	lsls	r2, r3, #29
 8004738:	f100 80be 	bmi.w	80048b8 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800473c:	69e8      	ldr	r0, [r5, #28]
 800473e:	2800      	cmp	r0, #0
 8004740:	f040 812c 	bne.w	800499c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8004744:	2000      	movs	r0, #0
 8004746:	e028      	b.n	800479a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004748:	4c8f      	ldr	r4, [pc, #572]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 800474a:	6863      	ldr	r3, [r4, #4]
 800474c:	f003 030c 	and.w	r3, r3, #12
 8004750:	2b04      	cmp	r3, #4
 8004752:	d007      	beq.n	8004764 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004754:	6863      	ldr	r3, [r4, #4]
 8004756:	f003 030c 	and.w	r3, r3, #12
 800475a:	2b08      	cmp	r3, #8
 800475c:	d109      	bne.n	8004772 <HAL_RCC_OscConfig+0x5e>
 800475e:	6863      	ldr	r3, [r4, #4]
 8004760:	03de      	lsls	r6, r3, #15
 8004762:	d506      	bpl.n	8004772 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	039c      	lsls	r4, r3, #14
 8004768:	d5dd      	bpl.n	8004726 <HAL_RCC_OscConfig+0x12>
 800476a:	686b      	ldr	r3, [r5, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1da      	bne.n	8004726 <HAL_RCC_OscConfig+0x12>
 8004770:	e7d4      	b.n	800471c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004772:	686b      	ldr	r3, [r5, #4]
 8004774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004778:	d112      	bne.n	80047a0 <HAL_RCC_OscConfig+0x8c>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004780:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004782:	f7ff faa7 	bl	8003cd4 <HAL_GetTick>
 8004786:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	0398      	lsls	r0, r3, #14
 800478c:	d4cb      	bmi.n	8004726 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800478e:	f7ff faa1 	bl	8003cd4 <HAL_GetTick>
 8004792:	1b80      	subs	r0, r0, r6
 8004794:	2864      	cmp	r0, #100	; 0x64
 8004796:	d9f7      	bls.n	8004788 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8004798:	2003      	movs	r0, #3
}
 800479a:	b002      	add	sp, #8
 800479c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047a0:	b99b      	cbnz	r3, 80047ca <HAL_RCC_OscConfig+0xb6>
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047a8:	6023      	str	r3, [r4, #0]
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80047b2:	f7ff fa8f 	bl	8003cd4 <HAL_GetTick>
 80047b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	0399      	lsls	r1, r3, #14
 80047bc:	d5b3      	bpl.n	8004726 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047be:	f7ff fa89 	bl	8003cd4 <HAL_GetTick>
 80047c2:	1b80      	subs	r0, r0, r6
 80047c4:	2864      	cmp	r0, #100	; 0x64
 80047c6:	d9f7      	bls.n	80047b8 <HAL_RCC_OscConfig+0xa4>
 80047c8:	e7e6      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	d103      	bne.n	80047da <HAL_RCC_OscConfig+0xc6>
 80047d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047d6:	6023      	str	r3, [r4, #0]
 80047d8:	e7cf      	b.n	800477a <HAL_RCC_OscConfig+0x66>
 80047da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047de:	6023      	str	r3, [r4, #0]
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047e6:	e7cb      	b.n	8004780 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047e8:	4c67      	ldr	r4, [pc, #412]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 80047ea:	6863      	ldr	r3, [r4, #4]
 80047ec:	f013 0f0c 	tst.w	r3, #12
 80047f0:	d007      	beq.n	8004802 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047f2:	6863      	ldr	r3, [r4, #4]
 80047f4:	f003 030c 	and.w	r3, r3, #12
 80047f8:	2b08      	cmp	r3, #8
 80047fa:	d110      	bne.n	800481e <HAL_RCC_OscConfig+0x10a>
 80047fc:	6863      	ldr	r3, [r4, #4]
 80047fe:	03da      	lsls	r2, r3, #15
 8004800:	d40d      	bmi.n	800481e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	079b      	lsls	r3, r3, #30
 8004806:	d502      	bpl.n	800480e <HAL_RCC_OscConfig+0xfa>
 8004808:	692b      	ldr	r3, [r5, #16]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d186      	bne.n	800471c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	696a      	ldr	r2, [r5, #20]
 8004812:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004816:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800481a:	6023      	str	r3, [r4, #0]
 800481c:	e786      	b.n	800472c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800481e:	692a      	ldr	r2, [r5, #16]
 8004820:	4b5a      	ldr	r3, [pc, #360]	; (800498c <HAL_RCC_OscConfig+0x278>)
 8004822:	b16a      	cbz	r2, 8004840 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8004824:	2201      	movs	r2, #1
 8004826:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004828:	f7ff fa54 	bl	8003cd4 <HAL_GetTick>
 800482c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	079f      	lsls	r7, r3, #30
 8004832:	d4ec      	bmi.n	800480e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004834:	f7ff fa4e 	bl	8003cd4 <HAL_GetTick>
 8004838:	1b80      	subs	r0, r0, r6
 800483a:	2802      	cmp	r0, #2
 800483c:	d9f7      	bls.n	800482e <HAL_RCC_OscConfig+0x11a>
 800483e:	e7ab      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8004840:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004842:	f7ff fa47 	bl	8003cd4 <HAL_GetTick>
 8004846:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004848:	6823      	ldr	r3, [r4, #0]
 800484a:	0798      	lsls	r0, r3, #30
 800484c:	f57f af6e 	bpl.w	800472c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004850:	f7ff fa40 	bl	8003cd4 <HAL_GetTick>
 8004854:	1b80      	subs	r0, r0, r6
 8004856:	2802      	cmp	r0, #2
 8004858:	d9f6      	bls.n	8004848 <HAL_RCC_OscConfig+0x134>
 800485a:	e79d      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800485c:	69aa      	ldr	r2, [r5, #24]
 800485e:	4c4a      	ldr	r4, [pc, #296]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 8004860:	4b4b      	ldr	r3, [pc, #300]	; (8004990 <HAL_RCC_OscConfig+0x27c>)
 8004862:	b1da      	cbz	r2, 800489c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8004864:	2201      	movs	r2, #1
 8004866:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004868:	f7ff fa34 	bl	8003cd4 <HAL_GetTick>
 800486c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800486e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004870:	079b      	lsls	r3, r3, #30
 8004872:	d50d      	bpl.n	8004890 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004874:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004878:	4b46      	ldr	r3, [pc, #280]	; (8004994 <HAL_RCC_OscConfig+0x280>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004880:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8004882:	bf00      	nop
  }
  while (Delay --);
 8004884:	9b01      	ldr	r3, [sp, #4]
 8004886:	1e5a      	subs	r2, r3, #1
 8004888:	9201      	str	r2, [sp, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f9      	bne.n	8004882 <HAL_RCC_OscConfig+0x16e>
 800488e:	e751      	b.n	8004734 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004890:	f7ff fa20 	bl	8003cd4 <HAL_GetTick>
 8004894:	1b80      	subs	r0, r0, r6
 8004896:	2802      	cmp	r0, #2
 8004898:	d9e9      	bls.n	800486e <HAL_RCC_OscConfig+0x15a>
 800489a:	e77d      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800489c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800489e:	f7ff fa19 	bl	8003cd4 <HAL_GetTick>
 80048a2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048a6:	079f      	lsls	r7, r3, #30
 80048a8:	f57f af44 	bpl.w	8004734 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ac:	f7ff fa12 	bl	8003cd4 <HAL_GetTick>
 80048b0:	1b80      	subs	r0, r0, r6
 80048b2:	2802      	cmp	r0, #2
 80048b4:	d9f6      	bls.n	80048a4 <HAL_RCC_OscConfig+0x190>
 80048b6:	e76f      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b8:	4c33      	ldr	r4, [pc, #204]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 80048ba:	69e3      	ldr	r3, [r4, #28]
 80048bc:	00d8      	lsls	r0, r3, #3
 80048be:	d424      	bmi.n	800490a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80048c0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c2:	69e3      	ldr	r3, [r4, #28]
 80048c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c8:	61e3      	str	r3, [r4, #28]
 80048ca:	69e3      	ldr	r3, [r4, #28]
 80048cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d4:	4e30      	ldr	r6, [pc, #192]	; (8004998 <HAL_RCC_OscConfig+0x284>)
 80048d6:	6833      	ldr	r3, [r6, #0]
 80048d8:	05d9      	lsls	r1, r3, #23
 80048da:	d518      	bpl.n	800490e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048dc:	68eb      	ldr	r3, [r5, #12]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d126      	bne.n	8004930 <HAL_RCC_OscConfig+0x21c>
 80048e2:	6a23      	ldr	r3, [r4, #32]
 80048e4:	f043 0301 	orr.w	r3, r3, #1
 80048e8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80048ea:	f7ff f9f3 	bl	8003cd4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ee:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80048f2:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	6a23      	ldr	r3, [r4, #32]
 80048f6:	079b      	lsls	r3, r3, #30
 80048f8:	d53f      	bpl.n	800497a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 80048fa:	2f00      	cmp	r7, #0
 80048fc:	f43f af1e 	beq.w	800473c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004900:	69e3      	ldr	r3, [r4, #28]
 8004902:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004906:	61e3      	str	r3, [r4, #28]
 8004908:	e718      	b.n	800473c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800490a:	2700      	movs	r7, #0
 800490c:	e7e2      	b.n	80048d4 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800490e:	6833      	ldr	r3, [r6, #0]
 8004910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004914:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004916:	f7ff f9dd 	bl	8003cd4 <HAL_GetTick>
 800491a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491c:	6833      	ldr	r3, [r6, #0]
 800491e:	05da      	lsls	r2, r3, #23
 8004920:	d4dc      	bmi.n	80048dc <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004922:	f7ff f9d7 	bl	8003cd4 <HAL_GetTick>
 8004926:	eba0 0008 	sub.w	r0, r0, r8
 800492a:	2864      	cmp	r0, #100	; 0x64
 800492c:	d9f6      	bls.n	800491c <HAL_RCC_OscConfig+0x208>
 800492e:	e733      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004930:	b9ab      	cbnz	r3, 800495e <HAL_RCC_OscConfig+0x24a>
 8004932:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004934:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004938:	f023 0301 	bic.w	r3, r3, #1
 800493c:	6223      	str	r3, [r4, #32]
 800493e:	6a23      	ldr	r3, [r4, #32]
 8004940:	f023 0304 	bic.w	r3, r3, #4
 8004944:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8004946:	f7ff f9c5 	bl	8003cd4 <HAL_GetTick>
 800494a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800494c:	6a23      	ldr	r3, [r4, #32]
 800494e:	0798      	lsls	r0, r3, #30
 8004950:	d5d3      	bpl.n	80048fa <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004952:	f7ff f9bf 	bl	8003cd4 <HAL_GetTick>
 8004956:	1b80      	subs	r0, r0, r6
 8004958:	4540      	cmp	r0, r8
 800495a:	d9f7      	bls.n	800494c <HAL_RCC_OscConfig+0x238>
 800495c:	e71c      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800495e:	2b05      	cmp	r3, #5
 8004960:	6a23      	ldr	r3, [r4, #32]
 8004962:	d103      	bne.n	800496c <HAL_RCC_OscConfig+0x258>
 8004964:	f043 0304 	orr.w	r3, r3, #4
 8004968:	6223      	str	r3, [r4, #32]
 800496a:	e7ba      	b.n	80048e2 <HAL_RCC_OscConfig+0x1ce>
 800496c:	f023 0301 	bic.w	r3, r3, #1
 8004970:	6223      	str	r3, [r4, #32]
 8004972:	6a23      	ldr	r3, [r4, #32]
 8004974:	f023 0304 	bic.w	r3, r3, #4
 8004978:	e7b6      	b.n	80048e8 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800497a:	f7ff f9ab 	bl	8003cd4 <HAL_GetTick>
 800497e:	eba0 0008 	sub.w	r0, r0, r8
 8004982:	42b0      	cmp	r0, r6
 8004984:	d9b6      	bls.n	80048f4 <HAL_RCC_OscConfig+0x1e0>
 8004986:	e707      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
 8004988:	40021000 	.word	0x40021000
 800498c:	42420000 	.word	0x42420000
 8004990:	42420480 	.word	0x42420480
 8004994:	20000008 	.word	0x20000008
 8004998:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800499c:	4b2a      	ldr	r3, [pc, #168]	; (8004a48 <HAL_RCC_OscConfig+0x334>)
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	461c      	mov	r4, r3
 80049a2:	f002 020c 	and.w	r2, r2, #12
 80049a6:	2a08      	cmp	r2, #8
 80049a8:	d03d      	beq.n	8004a26 <HAL_RCC_OscConfig+0x312>
 80049aa:	2300      	movs	r3, #0
 80049ac:	4e27      	ldr	r6, [pc, #156]	; (8004a4c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049ae:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80049b0:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049b2:	d12b      	bne.n	8004a0c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80049b4:	f7ff f98e 	bl	8003cd4 <HAL_GetTick>
 80049b8:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ba:	6823      	ldr	r3, [r4, #0]
 80049bc:	0199      	lsls	r1, r3, #6
 80049be:	d41f      	bmi.n	8004a00 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049c0:	6a2b      	ldr	r3, [r5, #32]
 80049c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049c6:	d105      	bne.n	80049d4 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049c8:	6862      	ldr	r2, [r4, #4]
 80049ca:	68a9      	ldr	r1, [r5, #8]
 80049cc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80049d0:	430a      	orrs	r2, r1
 80049d2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049d4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80049d6:	6862      	ldr	r2, [r4, #4]
 80049d8:	430b      	orrs	r3, r1
 80049da:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80049de:	4313      	orrs	r3, r2
 80049e0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80049e2:	2301      	movs	r3, #1
 80049e4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80049e6:	f7ff f975 	bl	8003cd4 <HAL_GetTick>
 80049ea:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049ec:	6823      	ldr	r3, [r4, #0]
 80049ee:	019a      	lsls	r2, r3, #6
 80049f0:	f53f aea8 	bmi.w	8004744 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f4:	f7ff f96e 	bl	8003cd4 <HAL_GetTick>
 80049f8:	1b40      	subs	r0, r0, r5
 80049fa:	2802      	cmp	r0, #2
 80049fc:	d9f6      	bls.n	80049ec <HAL_RCC_OscConfig+0x2d8>
 80049fe:	e6cb      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a00:	f7ff f968 	bl	8003cd4 <HAL_GetTick>
 8004a04:	1bc0      	subs	r0, r0, r7
 8004a06:	2802      	cmp	r0, #2
 8004a08:	d9d7      	bls.n	80049ba <HAL_RCC_OscConfig+0x2a6>
 8004a0a:	e6c5      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8004a0c:	f7ff f962 	bl	8003cd4 <HAL_GetTick>
 8004a10:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a12:	6823      	ldr	r3, [r4, #0]
 8004a14:	019b      	lsls	r3, r3, #6
 8004a16:	f57f ae95 	bpl.w	8004744 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a1a:	f7ff f95b 	bl	8003cd4 <HAL_GetTick>
 8004a1e:	1b40      	subs	r0, r0, r5
 8004a20:	2802      	cmp	r0, #2
 8004a22:	d9f6      	bls.n	8004a12 <HAL_RCC_OscConfig+0x2fe>
 8004a24:	e6b8      	b.n	8004798 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a26:	2801      	cmp	r0, #1
 8004a28:	f43f aeb7 	beq.w	800479a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8004a2c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a2e:	6a2b      	ldr	r3, [r5, #32]
 8004a30:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8004a34:	429a      	cmp	r2, r3
 8004a36:	f47f ae71 	bne.w	800471c <HAL_RCC_OscConfig+0x8>
 8004a3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a3c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8004a40:	1ac0      	subs	r0, r0, r3
 8004a42:	bf18      	it	ne
 8004a44:	2001      	movne	r0, #1
 8004a46:	e6a8      	b.n	800479a <HAL_RCC_OscConfig+0x86>
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	42420060 	.word	0x42420060

08004a50 <HAL_RCC_GetSysClockFreq>:
{
 8004a50:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a52:	4b19      	ldr	r3, [pc, #100]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8004a54:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a56:	ac02      	add	r4, sp, #8
 8004a58:	f103 0510 	add.w	r5, r3, #16
 8004a5c:	4622      	mov	r2, r4
 8004a5e:	6818      	ldr	r0, [r3, #0]
 8004a60:	6859      	ldr	r1, [r3, #4]
 8004a62:	3308      	adds	r3, #8
 8004a64:	c203      	stmia	r2!, {r0, r1}
 8004a66:	42ab      	cmp	r3, r5
 8004a68:	4614      	mov	r4, r2
 8004a6a:	d1f7      	bne.n	8004a5c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f88d 3004 	strb.w	r3, [sp, #4]
 8004a72:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8004a74:	4911      	ldr	r1, [pc, #68]	; (8004abc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a76:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8004a7a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004a7c:	f003 020c 	and.w	r2, r3, #12
 8004a80:	2a08      	cmp	r2, #8
 8004a82:	d117      	bne.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a84:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8004a88:	a806      	add	r0, sp, #24
 8004a8a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a8c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a8e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a92:	d50c      	bpl.n	8004aae <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a94:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a96:	480a      	ldr	r0, [pc, #40]	; (8004ac0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a98:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a9c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a9e:	aa06      	add	r2, sp, #24
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004aa6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8004aaa:	b007      	add	sp, #28
 8004aac:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004aae:	4805      	ldr	r0, [pc, #20]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x74>)
 8004ab0:	4350      	muls	r0, r2
 8004ab2:	e7fa      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8004ab4:	4802      	ldr	r0, [pc, #8]	; (8004ac0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8004ab6:	e7f8      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x5a>
 8004ab8:	08006cb7 	.word	0x08006cb7
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	007a1200 	.word	0x007a1200
 8004ac4:	003d0900 	.word	0x003d0900

08004ac8 <HAL_RCC_ClockConfig>:
{
 8004ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004acc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8004ace:	4604      	mov	r4, r0
 8004ad0:	b910      	cbnz	r0, 8004ad8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8004ad2:	2001      	movs	r0, #1
 8004ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ad8:	4a45      	ldr	r2, [pc, #276]	; (8004bf0 <HAL_RCC_ClockConfig+0x128>)
 8004ada:	6813      	ldr	r3, [r2, #0]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	428b      	cmp	r3, r1
 8004ae2:	d329      	bcc.n	8004b38 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae4:	6821      	ldr	r1, [r4, #0]
 8004ae6:	078e      	lsls	r6, r1, #30
 8004ae8:	d431      	bmi.n	8004b4e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aea:	07ca      	lsls	r2, r1, #31
 8004aec:	d444      	bmi.n	8004b78 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aee:	4a40      	ldr	r2, [pc, #256]	; (8004bf0 <HAL_RCC_ClockConfig+0x128>)
 8004af0:	6813      	ldr	r3, [r2, #0]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	429d      	cmp	r5, r3
 8004af8:	d367      	bcc.n	8004bca <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004afa:	6822      	ldr	r2, [r4, #0]
 8004afc:	4d3d      	ldr	r5, [pc, #244]	; (8004bf4 <HAL_RCC_ClockConfig+0x12c>)
 8004afe:	f012 0f04 	tst.w	r2, #4
 8004b02:	d16e      	bne.n	8004be2 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b04:	0713      	lsls	r3, r2, #28
 8004b06:	d506      	bpl.n	8004b16 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b08:	686b      	ldr	r3, [r5, #4]
 8004b0a:	6922      	ldr	r2, [r4, #16]
 8004b0c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004b10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004b14:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b16:	f7ff ff9b 	bl	8004a50 <HAL_RCC_GetSysClockFreq>
 8004b1a:	686b      	ldr	r3, [r5, #4]
 8004b1c:	4a36      	ldr	r2, [pc, #216]	; (8004bf8 <HAL_RCC_ClockConfig+0x130>)
 8004b1e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004b22:	5cd3      	ldrb	r3, [r2, r3]
 8004b24:	40d8      	lsrs	r0, r3
 8004b26:	4b35      	ldr	r3, [pc, #212]	; (8004bfc <HAL_RCC_ClockConfig+0x134>)
 8004b28:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8004b2a:	4b35      	ldr	r3, [pc, #212]	; (8004c00 <HAL_RCC_ClockConfig+0x138>)
 8004b2c:	6818      	ldr	r0, [r3, #0]
 8004b2e:	f7ff f88f 	bl	8003c50 <HAL_InitTick>
  return HAL_OK;
 8004b32:	2000      	movs	r0, #0
 8004b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b38:	6813      	ldr	r3, [r2, #0]
 8004b3a:	f023 0307 	bic.w	r3, r3, #7
 8004b3e:	430b      	orrs	r3, r1
 8004b40:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	4299      	cmp	r1, r3
 8004b4a:	d1c2      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xa>
 8004b4c:	e7ca      	b.n	8004ae4 <HAL_RCC_ClockConfig+0x1c>
 8004b4e:	4b29      	ldr	r3, [pc, #164]	; (8004bf4 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b50:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b54:	bf1e      	ittt	ne
 8004b56:	685a      	ldrne	r2, [r3, #4]
 8004b58:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8004b5c:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5e:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b60:	bf42      	ittt	mi
 8004b62:	685a      	ldrmi	r2, [r3, #4]
 8004b64:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8004b68:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	68a0      	ldr	r0, [r4, #8]
 8004b6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004b72:	4302      	orrs	r2, r0
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	e7b8      	b.n	8004aea <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b78:	6862      	ldr	r2, [r4, #4]
 8004b7a:	4e1e      	ldr	r6, [pc, #120]	; (8004bf4 <HAL_RCC_ClockConfig+0x12c>)
 8004b7c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b7e:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b80:	d11b      	bne.n	8004bba <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b82:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b86:	d0a4      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b88:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b8a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b8e:	f023 0303 	bic.w	r3, r3, #3
 8004b92:	4313      	orrs	r3, r2
 8004b94:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8004b96:	f7ff f89d 	bl	8003cd4 <HAL_GetTick>
 8004b9a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9c:	6873      	ldr	r3, [r6, #4]
 8004b9e:	6862      	ldr	r2, [r4, #4]
 8004ba0:	f003 030c 	and.w	r3, r3, #12
 8004ba4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004ba8:	d0a1      	beq.n	8004aee <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004baa:	f7ff f893 	bl	8003cd4 <HAL_GetTick>
 8004bae:	1bc0      	subs	r0, r0, r7
 8004bb0:	4540      	cmp	r0, r8
 8004bb2:	d9f3      	bls.n	8004b9c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8004bb4:	2003      	movs	r0, #3
}
 8004bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bba:	2a02      	cmp	r2, #2
 8004bbc:	d102      	bne.n	8004bc4 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bbe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004bc2:	e7e0      	b.n	8004b86 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc4:	f013 0f02 	tst.w	r3, #2
 8004bc8:	e7dd      	b.n	8004b86 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bca:	6813      	ldr	r3, [r2, #0]
 8004bcc:	f023 0307 	bic.w	r3, r3, #7
 8004bd0:	432b      	orrs	r3, r5
 8004bd2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd4:	6813      	ldr	r3, [r2, #0]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	429d      	cmp	r5, r3
 8004bdc:	f47f af79 	bne.w	8004ad2 <HAL_RCC_ClockConfig+0xa>
 8004be0:	e78b      	b.n	8004afa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be2:	686b      	ldr	r3, [r5, #4]
 8004be4:	68e1      	ldr	r1, [r4, #12]
 8004be6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bea:	430b      	orrs	r3, r1
 8004bec:	606b      	str	r3, [r5, #4]
 8004bee:	e789      	b.n	8004b04 <HAL_RCC_ClockConfig+0x3c>
 8004bf0:	40022000 	.word	0x40022000
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	08006cc7 	.word	0x08006cc7
 8004bfc:	20000008 	.word	0x20000008
 8004c00:	20000010 	.word	0x20000010

08004c04 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c04:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004c06:	4a05      	ldr	r2, [pc, #20]	; (8004c1c <HAL_RCC_GetPCLK1Freq+0x18>)
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004c0e:	5cd3      	ldrb	r3, [r2, r3]
 8004c10:	4a03      	ldr	r2, [pc, #12]	; (8004c20 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004c12:	6810      	ldr	r0, [r2, #0]
}
 8004c14:	40d8      	lsrs	r0, r3
 8004c16:	4770      	bx	lr
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	08006cd7 	.word	0x08006cd7
 8004c20:	20000008 	.word	0x20000008

08004c24 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c24:	4b04      	ldr	r3, [pc, #16]	; (8004c38 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004c26:	4a05      	ldr	r2, [pc, #20]	; (8004c3c <HAL_RCC_GetPCLK2Freq+0x18>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004c2e:	5cd3      	ldrb	r3, [r2, r3]
 8004c30:	4a03      	ldr	r2, [pc, #12]	; (8004c40 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004c32:	6810      	ldr	r0, [r2, #0]
}
 8004c34:	40d8      	lsrs	r0, r3
 8004c36:	4770      	bx	lr
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	08006cd7 	.word	0x08006cd7
 8004c40:	20000008 	.word	0x20000008

08004c44 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c44:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d11c      	bne.n	8004c86 <HAL_TIM_Base_Start+0x42>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4c:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c4e:	4a0f      	ldr	r2, [pc, #60]	; (8004c8c <HAL_TIM_Base_Start+0x48>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c54:	6803      	ldr	r3, [r0, #0]
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d00a      	beq.n	8004c70 <HAL_TIM_Base_Start+0x2c>
 8004c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c5e:	d007      	beq.n	8004c70 <HAL_TIM_Base_Start+0x2c>
 8004c60:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d003      	beq.n	8004c70 <HAL_TIM_Base_Start+0x2c>
 8004c68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_Base_Start+0x36>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c76:	2a06      	cmp	r2, #6
 8004c78:	d003      	beq.n	8004c82 <HAL_TIM_Base_Start+0x3e>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	f042 0201 	orr.w	r2, r2, #1
 8004c80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c82:	2000      	movs	r0, #0
}
 8004c84:	4770      	bx	lr
    return HAL_ERROR;
 8004c86:	2001      	movs	r0, #1
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40012c00 	.word	0x40012c00

08004c90 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c90:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d120      	bne.n	8004cda <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c98:	2302      	movs	r3, #2
 8004c9a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c9e:	6803      	ldr	r3, [r0, #0]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	f042 0201 	orr.w	r2, r2, #1
 8004ca6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ca8:	4a0d      	ldr	r2, [pc, #52]	; (8004ce0 <HAL_TIM_Base_Start_IT+0x50>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00a      	beq.n	8004cc4 <HAL_TIM_Base_Start_IT+0x34>
 8004cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb2:	d007      	beq.n	8004cc4 <HAL_TIM_Base_Start_IT+0x34>
 8004cb4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d003      	beq.n	8004cc4 <HAL_TIM_Base_Start_IT+0x34>
 8004cbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d104      	bne.n	8004cce <HAL_TIM_Base_Start_IT+0x3e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cca:	2a06      	cmp	r2, #6
 8004ccc:	d003      	beq.n	8004cd6 <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	f042 0201 	orr.w	r2, r2, #1
 8004cd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cd6:	2000      	movs	r0, #0
}
 8004cd8:	4770      	bx	lr
    return HAL_ERROR;
 8004cda:	2001      	movs	r0, #1
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40012c00 	.word	0x40012c00

08004ce4 <HAL_TIM_OC_DelayElapsedCallback>:
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_TIM_IC_CaptureCallback>:
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004ce8:	4770      	bx	lr

08004cea <HAL_TIM_TriggerCallback>:
 8004cea:	4770      	bx	lr

08004cec <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cec:	6803      	ldr	r3, [r0, #0]
{
 8004cee:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cf0:	691a      	ldr	r2, [r3, #16]
{
 8004cf2:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cf4:	0791      	lsls	r1, r2, #30
 8004cf6:	d50e      	bpl.n	8004d16 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004cf8:	68da      	ldr	r2, [r3, #12]
 8004cfa:	0792      	lsls	r2, r2, #30
 8004cfc:	d50b      	bpl.n	8004d16 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cfe:	f06f 0202 	mvn.w	r2, #2
 8004d02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d04:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d06:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d08:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d0a:	079b      	lsls	r3, r3, #30
 8004d0c:	d077      	beq.n	8004dfe <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d0e:	f7ff ffea 	bl	8004ce6 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d12:	2300      	movs	r3, #0
 8004d14:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d16:	6823      	ldr	r3, [r4, #0]
 8004d18:	691a      	ldr	r2, [r3, #16]
 8004d1a:	0750      	lsls	r0, r2, #29
 8004d1c:	d510      	bpl.n	8004d40 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	0751      	lsls	r1, r2, #29
 8004d22:	d50d      	bpl.n	8004d40 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d24:	f06f 0204 	mvn.w	r2, #4
 8004d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d2a:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d2c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d2e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d30:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d34:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d36:	d068      	beq.n	8004e0a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d38:	f7ff ffd5 	bl	8004ce6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	0712      	lsls	r2, r2, #28
 8004d46:	d50f      	bpl.n	8004d68 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	0710      	lsls	r0, r2, #28
 8004d4c:	d50c      	bpl.n	8004d68 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d4e:	f06f 0208 	mvn.w	r2, #8
 8004d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d54:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d56:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d58:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d5a:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d5c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d5e:	d05a      	beq.n	8004e16 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d60:	f7ff ffc1 	bl	8004ce6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d64:	2300      	movs	r3, #0
 8004d66:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	06d2      	lsls	r2, r2, #27
 8004d6e:	d510      	bpl.n	8004d92 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d70:	68da      	ldr	r2, [r3, #12]
 8004d72:	06d0      	lsls	r0, r2, #27
 8004d74:	d50d      	bpl.n	8004d92 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d76:	f06f 0210 	mvn.w	r2, #16
 8004d7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d7c:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d7e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d80:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d82:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d86:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d88:	d04b      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8a:	f7ff ffac 	bl	8004ce6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d92:	6823      	ldr	r3, [r4, #0]
 8004d94:	691a      	ldr	r2, [r3, #16]
 8004d96:	07d1      	lsls	r1, r2, #31
 8004d98:	d508      	bpl.n	8004dac <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	07d2      	lsls	r2, r2, #31
 8004d9e:	d505      	bpl.n	8004dac <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004da0:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004da4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004da6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004da8:	f7fe fd1a 	bl	80037e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	691a      	ldr	r2, [r3, #16]
 8004db0:	0610      	lsls	r0, r2, #24
 8004db2:	d508      	bpl.n	8004dc6 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	0611      	lsls	r1, r2, #24
 8004db8:	d505      	bpl.n	8004dc6 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dba:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dbe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dc0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004dc2:	f000 f96a 	bl	800509a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	691a      	ldr	r2, [r3, #16]
 8004dca:	0652      	lsls	r2, r2, #25
 8004dcc:	d508      	bpl.n	8004de0 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	0650      	lsls	r0, r2, #25
 8004dd2:	d505      	bpl.n	8004de0 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dd8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dda:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004ddc:	f7ff ff85 	bl	8004cea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	0691      	lsls	r1, r2, #26
 8004de6:	d522      	bpl.n	8004e2e <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	0692      	lsls	r2, r2, #26
 8004dec:	d51f      	bpl.n	8004e2e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dee:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004df2:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004df8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004dfa:	f000 b94d 	b.w	8005098 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dfe:	f7ff ff71 	bl	8004ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e02:	4620      	mov	r0, r4
 8004e04:	f7ff ff70 	bl	8004ce8 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e08:	e783      	b.n	8004d12 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e0a:	f7ff ff6b 	bl	8004ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f7ff ff6a 	bl	8004ce8 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e14:	e792      	b.n	8004d3c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e16:	f7ff ff65 	bl	8004ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	f7ff ff64 	bl	8004ce8 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e20:	e7a0      	b.n	8004d64 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e22:	f7ff ff5f 	bl	8004ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e26:	4620      	mov	r0, r4
 8004e28:	f7ff ff5e 	bl	8004ce8 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e2c:	e7af      	b.n	8004d8e <HAL_TIM_IRQHandler+0xa2>
 8004e2e:	bd10      	pop	{r4, pc}

08004e30 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e30:	4a1a      	ldr	r2, [pc, #104]	; (8004e9c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8004e32:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e34:	4290      	cmp	r0, r2
 8004e36:	d00a      	beq.n	8004e4e <TIM_Base_SetConfig+0x1e>
 8004e38:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004e3c:	d007      	beq.n	8004e4e <TIM_Base_SetConfig+0x1e>
 8004e3e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e42:	4290      	cmp	r0, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_Base_SetConfig+0x1e>
 8004e46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e4a:	4290      	cmp	r0, r2
 8004e4c:	d115      	bne.n	8004e7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8004e4e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e54:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e56:	4a11      	ldr	r2, [pc, #68]	; (8004e9c <TIM_Base_SetConfig+0x6c>)
 8004e58:	4290      	cmp	r0, r2
 8004e5a:	d00a      	beq.n	8004e72 <TIM_Base_SetConfig+0x42>
 8004e5c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004e60:	d007      	beq.n	8004e72 <TIM_Base_SetConfig+0x42>
 8004e62:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e66:	4290      	cmp	r0, r2
 8004e68:	d003      	beq.n	8004e72 <TIM_Base_SetConfig+0x42>
 8004e6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e6e:	4290      	cmp	r0, r2
 8004e70:	d103      	bne.n	8004e7a <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e72:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e78:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e7a:	694a      	ldr	r2, [r1, #20]
 8004e7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e80:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8004e82:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e84:	688b      	ldr	r3, [r1, #8]
 8004e86:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e88:	680b      	ldr	r3, [r1, #0]
 8004e8a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e8c:	4b03      	ldr	r3, [pc, #12]	; (8004e9c <TIM_Base_SetConfig+0x6c>)
 8004e8e:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e90:	bf04      	itt	eq
 8004e92:	690b      	ldreq	r3, [r1, #16]
 8004e94:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e96:	2301      	movs	r3, #1
 8004e98:	6143      	str	r3, [r0, #20]
 8004e9a:	4770      	bx	lr
 8004e9c:	40012c00 	.word	0x40012c00

08004ea0 <HAL_TIM_Base_Init>:
{
 8004ea0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	b330      	cbz	r0, 8004ef4 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004eaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004eae:	b91b      	cbnz	r3, 8004eb8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004eb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004eb4:	f7fe fe22 	bl	8003afc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eba:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec0:	1d21      	adds	r1, r4, #4
 8004ec2:	f7ff ffb5 	bl	8004e30 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec6:	2301      	movs	r3, #1
  return HAL_OK;
 8004ec8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eca:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ece:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004ed2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004ed6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004eda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ede:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ee2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ee6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004eea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004eee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004ef2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004ef4:	2001      	movs	r0, #1
}
 8004ef6:	bd10      	pop	{r4, pc}

08004ef8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ef8:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004efa:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004efc:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004efe:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f02:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004f06:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f08:	6083      	str	r3, [r0, #8]
 8004f0a:	bd10      	pop	{r4, pc}

08004f0c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004f0c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8004f10:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004f12:	2b01      	cmp	r3, #1
{
 8004f14:	4604      	mov	r4, r0
 8004f16:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8004f1a:	d019      	beq.n	8004f50 <HAL_TIM_ConfigClockSource+0x44>
 8004f1c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004f22:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8004f24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004f28:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004f32:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8004f34:	680b      	ldr	r3, [r1, #0]
 8004f36:	2b40      	cmp	r3, #64	; 0x40
 8004f38:	d065      	beq.n	8005006 <HAL_TIM_ConfigClockSource+0xfa>
 8004f3a:	d815      	bhi.n	8004f68 <HAL_TIM_ConfigClockSource+0x5c>
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d00c      	beq.n	8004f5a <HAL_TIM_ConfigClockSource+0x4e>
 8004f40:	d807      	bhi.n	8004f52 <HAL_TIM_ConfigClockSource+0x46>
 8004f42:	b153      	cbz	r3, 8004f5a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8004f44:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004f46:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f48:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004f4c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004f50:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004f52:	2b20      	cmp	r3, #32
 8004f54:	d001      	beq.n	8004f5a <HAL_TIM_ConfigClockSource+0x4e>
 8004f56:	2b30      	cmp	r3, #48	; 0x30
 8004f58:	d1f4      	bne.n	8004f44 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8004f5a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f5c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f60:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f64:	4313      	orrs	r3, r2
 8004f66:	e01a      	b.n	8004f9e <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8004f68:	2b60      	cmp	r3, #96	; 0x60
 8004f6a:	d034      	beq.n	8004fd6 <HAL_TIM_ConfigClockSource+0xca>
 8004f6c:	d819      	bhi.n	8004fa2 <HAL_TIM_ConfigClockSource+0x96>
 8004f6e:	2b50      	cmp	r3, #80	; 0x50
 8004f70:	d1e8      	bne.n	8004f44 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f72:	684a      	ldr	r2, [r1, #4]
 8004f74:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f76:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f78:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f7e:	f025 0501 	bic.w	r5, r5, #1
 8004f82:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f84:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8004f86:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f8c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004f90:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004f92:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004f94:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f9a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004f9e:	6083      	str	r3, [r0, #8]
 8004fa0:	e7d0      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8004fa2:	2b70      	cmp	r3, #112	; 0x70
 8004fa4:	d00c      	beq.n	8004fc0 <HAL_TIM_ConfigClockSource+0xb4>
 8004fa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004faa:	d1cb      	bne.n	8004f44 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8004fac:	68cb      	ldr	r3, [r1, #12]
 8004fae:	684a      	ldr	r2, [r1, #4]
 8004fb0:	6889      	ldr	r1, [r1, #8]
 8004fb2:	f7ff ffa1 	bl	8004ef8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fb6:	6822      	ldr	r2, [r4, #0]
 8004fb8:	6893      	ldr	r3, [r2, #8]
 8004fba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fbe:	e008      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8004fc0:	68cb      	ldr	r3, [r1, #12]
 8004fc2:	684a      	ldr	r2, [r1, #4]
 8004fc4:	6889      	ldr	r1, [r1, #8]
 8004fc6:	f7ff ff97 	bl	8004ef8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004fca:	6822      	ldr	r2, [r4, #0]
 8004fcc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fd2:	6093      	str	r3, [r2, #8]
      break;
 8004fd4:	e7b6      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fd6:	684d      	ldr	r5, [r1, #4]
 8004fd8:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fda:	6a01      	ldr	r1, [r0, #32]
 8004fdc:	f021 0110 	bic.w	r1, r1, #16
 8004fe0:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fe2:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8004fe4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fe6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fee:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ff2:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004ff6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004ff8:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004ffa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005000:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8005004:	e7cb      	b.n	8004f9e <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005006:	684a      	ldr	r2, [r1, #4]
 8005008:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800500a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800500c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800500e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005012:	f025 0501 	bic.w	r5, r5, #1
 8005016:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005018:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800501a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800501c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005020:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005024:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005026:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8005028:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800502a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800502e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8005032:	e7b4      	b.n	8004f9e <HAL_TIM_ConfigClockSource+0x92>

08005034 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005034:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8005038:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 800503a:	2b01      	cmp	r3, #1
 800503c:	f04f 0302 	mov.w	r3, #2
 8005040:	d025      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 8005042:	2201      	movs	r2, #1

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005044:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005048:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800504a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 800504c:	685c      	ldr	r4, [r3, #4]
  __HAL_LOCK(htim);
 800504e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 &= ~TIM_CR2_MMS;
 8005052:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005056:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8005058:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800505a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800505c:	4c0d      	ldr	r4, [pc, #52]	; (8005094 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800505e:	42a3      	cmp	r3, r4
 8005060:	d00a      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8005062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005066:	d007      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8005068:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800506c:	42a3      	cmp	r3, r4
 800506e:	d003      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8005070:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005074:	42a3      	cmp	r3, r4
 8005076:	d104      	bne.n	8005082 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005078:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800507a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800507e:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005080:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005082:	2301      	movs	r3, #1
 8005084:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005088:	2300      	movs	r3, #0
 800508a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800508e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8005090:	bd30      	pop	{r4, r5, pc}
 8005092:	bf00      	nop
 8005094:	40012c00 	.word	0x40012c00

08005098 <HAL_TIMEx_CommutCallback>:
 8005098:	4770      	bx	lr

0800509a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800509a:	4770      	bx	lr

0800509c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800509c:	6803      	ldr	r3, [r0, #0]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050a4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a6:	695a      	ldr	r2, [r3, #20]
 80050a8:	f022 0201 	bic.w	r2, r2, #1
 80050ac:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050ae:	2320      	movs	r3, #32
 80050b0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80050b4:	4770      	bx	lr
	...

080050b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050b8:	b538      	push	{r3, r4, r5, lr}
 80050ba:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050bc:	6803      	ldr	r3, [r0, #0]
 80050be:	68c1      	ldr	r1, [r0, #12]
 80050c0:	691a      	ldr	r2, [r3, #16]
 80050c2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80050c6:	430a      	orrs	r2, r1
 80050c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050ca:	6882      	ldr	r2, [r0, #8]
 80050cc:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80050ce:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050d0:	4302      	orrs	r2, r0
 80050d2:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80050d4:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 80050d8:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050dc:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80050de:	430a      	orrs	r2, r1
 80050e0:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050e2:	695a      	ldr	r2, [r3, #20]
 80050e4:	69a1      	ldr	r1, [r4, #24]
 80050e6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80050ea:	430a      	orrs	r2, r1
 80050ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050ee:	4a0e      	ldr	r2, [pc, #56]	; (8005128 <UART_SetConfig+0x70>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d115      	bne.n	8005120 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050f4:	f7ff fd96 	bl	8004c24 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050f8:	2319      	movs	r3, #25
 80050fa:	4358      	muls	r0, r3
 80050fc:	6863      	ldr	r3, [r4, #4]
 80050fe:	2264      	movs	r2, #100	; 0x64
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	fbb0 f0f3 	udiv	r0, r0, r3
 8005106:	fbb0 f1f2 	udiv	r1, r0, r2
 800510a:	fb02 0311 	mls	r3, r2, r1, r0
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	3332      	adds	r3, #50	; 0x32
 8005112:	fbb3 f3f2 	udiv	r3, r3, r2
 8005116:	6825      	ldr	r5, [r4, #0]
 8005118:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800511c:	60ab      	str	r3, [r5, #8]
 800511e:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8005120:	f7ff fd70 	bl	8004c04 <HAL_RCC_GetPCLK1Freq>
 8005124:	e7e8      	b.n	80050f8 <UART_SetConfig+0x40>
 8005126:	bf00      	nop
 8005128:	40013800 	.word	0x40013800

0800512c <HAL_UART_Init>:
{
 800512c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800512e:	4604      	mov	r4, r0
 8005130:	b340      	cbz	r0, 8005184 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005132:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8005136:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800513a:	b91b      	cbnz	r3, 8005144 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800513c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8005140:	f7fe fd2a 	bl	8003b98 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005144:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8005146:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005148:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800514c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800514e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8005150:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005154:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005156:	f7ff ffaf 	bl	80050b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800515a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005166:	695a      	ldr	r2, [r3, #20]
 8005168:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800516c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005174:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8005176:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005178:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800517a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800517e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8005182:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005184:	2001      	movs	r0, #1
}
 8005186:	bd10      	pop	{r4, pc}

08005188 <HAL_UART_DeInit>:
{
 8005188:	b510      	push	{r4, lr}
  if (huart == NULL)
 800518a:	4604      	mov	r4, r0
 800518c:	b190      	cbz	r0, 80051b4 <HAL_UART_DeInit+0x2c>
  huart->gState = HAL_UART_STATE_BUSY;
 800518e:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8005190:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005192:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8005196:	68d3      	ldr	r3, [r2, #12]
 8005198:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800519c:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 800519e:	f7fe fd3d 	bl	8003c1c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a2:	2000      	movs	r0, #0
 80051a4:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 80051a6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 80051aa:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80051ae:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
  return HAL_OK;
 80051b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80051b4:	2001      	movs	r0, #1
}
 80051b6:	bd10      	pop	{r4, pc}

080051b8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80051b8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80051bc:	2b20      	cmp	r3, #32
 80051be:	d120      	bne.n	8005202 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80051c0:	b1e9      	cbz	r1, 80051fe <HAL_UART_Receive_IT+0x46>
 80051c2:	b1e2      	cbz	r2, 80051fe <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80051c4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d01a      	beq.n	8005202 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80051cc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80051ce:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d0:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051d2:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051d6:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051da:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80051dc:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051de:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80051e0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051e4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80051e8:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051ea:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 80051ec:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051ee:	f041 0101 	orr.w	r1, r1, #1
 80051f2:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051f4:	68d1      	ldr	r1, [r2, #12]
 80051f6:	f041 0120 	orr.w	r1, r1, #32
 80051fa:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80051fc:	4770      	bx	lr
      return HAL_ERROR;
 80051fe:	2001      	movs	r0, #1
 8005200:	4770      	bx	lr
    return HAL_BUSY;
 8005202:	2002      	movs	r0, #2
}
 8005204:	4770      	bx	lr

08005206 <HAL_UART_TxCpltCallback>:
 8005206:	4770      	bx	lr

08005208 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005208:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800520c:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800520e:	2b22      	cmp	r3, #34	; 0x22
 8005210:	d132      	bne.n	8005278 <UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005212:	6881      	ldr	r1, [r0, #8]
 8005214:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005216:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800521a:	6802      	ldr	r2, [r0, #0]
 800521c:	d120      	bne.n	8005260 <UART_Receive_IT+0x58>
 800521e:	6901      	ldr	r1, [r0, #16]
 8005220:	bb09      	cbnz	r1, 8005266 <UART_Receive_IT+0x5e>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005222:	6852      	ldr	r2, [r2, #4]
 8005224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005228:	f823 2b02 	strh.w	r2, [r3], #2
    if (--huart->RxXferCount == 0U)
 800522c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
      huart->pRxBuffPtr += 1U;
 800522e:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8005230:	3c01      	subs	r4, #1
 8005232:	b2a4      	uxth	r4, r4
 8005234:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8005236:	b98c      	cbnz	r4, 800525c <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005238:	6803      	ldr	r3, [r0, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	f022 0220 	bic.w	r2, r2, #32
 8005240:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005248:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800524a:	695a      	ldr	r2, [r3, #20]
 800524c:	f022 0201 	bic.w	r2, r2, #1
 8005250:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005252:	2320      	movs	r3, #32
 8005254:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8005258:	f7fe fad6 	bl	8003808 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 800525c:	2000      	movs	r0, #0
}
 800525e:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005260:	b931      	cbnz	r1, 8005270 <UART_Receive_IT+0x68>
 8005262:	6901      	ldr	r1, [r0, #16]
 8005264:	b921      	cbnz	r1, 8005270 <UART_Receive_IT+0x68>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005266:	6852      	ldr	r2, [r2, #4]
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005268:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800526a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800526c:	3301      	adds	r3, #1
 800526e:	e7dd      	b.n	800522c <UART_Receive_IT+0x24>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005270:	6852      	ldr	r2, [r2, #4]
 8005272:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005276:	e7f7      	b.n	8005268 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8005278:	2002      	movs	r0, #2
 800527a:	bd10      	pop	{r4, pc}

0800527c <HAL_UART_ErrorCallback>:
 800527c:	4770      	bx	lr
	...

08005280 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005280:	6803      	ldr	r3, [r0, #0]
{
 8005282:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005284:	681a      	ldr	r2, [r3, #0]
{
 8005286:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8005288:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800528a:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800528c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800528e:	d107      	bne.n	80052a0 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005290:	0696      	lsls	r6, r2, #26
 8005292:	d55c      	bpl.n	800534e <HAL_UART_IRQHandler+0xce>
 8005294:	068d      	lsls	r5, r1, #26
 8005296:	d55a      	bpl.n	800534e <HAL_UART_IRQHandler+0xce>
}
 8005298:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800529c:	f7ff bfb4 	b.w	8005208 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052a0:	f015 0501 	ands.w	r5, r5, #1
 80052a4:	d102      	bne.n	80052ac <HAL_UART_IRQHandler+0x2c>
 80052a6:	f411 7f90 	tst.w	r1, #288	; 0x120
 80052aa:	d050      	beq.n	800534e <HAL_UART_IRQHandler+0xce>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052ac:	07d0      	lsls	r0, r2, #31
 80052ae:	d505      	bpl.n	80052bc <HAL_UART_IRQHandler+0x3c>
 80052b0:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052b2:	bf42      	ittt	mi
 80052b4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80052b6:	f043 0301 	orrmi.w	r3, r3, #1
 80052ba:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052bc:	0756      	lsls	r6, r2, #29
 80052be:	d504      	bpl.n	80052ca <HAL_UART_IRQHandler+0x4a>
 80052c0:	b11d      	cbz	r5, 80052ca <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80052c4:	f043 0302 	orr.w	r3, r3, #2
 80052c8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052ca:	0790      	lsls	r0, r2, #30
 80052cc:	d504      	bpl.n	80052d8 <HAL_UART_IRQHandler+0x58>
 80052ce:	b11d      	cbz	r5, 80052d8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80052d2:	f043 0304 	orr.w	r3, r3, #4
 80052d6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80052d8:	0713      	lsls	r3, r2, #28
 80052da:	d506      	bpl.n	80052ea <HAL_UART_IRQHandler+0x6a>
 80052dc:	068e      	lsls	r6, r1, #26
 80052de:	d400      	bmi.n	80052e2 <HAL_UART_IRQHandler+0x62>
 80052e0:	b11d      	cbz	r5, 80052ea <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80052e4:	f043 0308 	orr.w	r3, r3, #8
 80052e8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d064      	beq.n	80053ba <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052f0:	0695      	lsls	r5, r2, #26
 80052f2:	d504      	bpl.n	80052fe <HAL_UART_IRQHandler+0x7e>
 80052f4:	0688      	lsls	r0, r1, #26
 80052f6:	d502      	bpl.n	80052fe <HAL_UART_IRQHandler+0x7e>
        UART_Receive_IT(huart);
 80052f8:	4620      	mov	r0, r4
 80052fa:	f7ff ff85 	bl	8005208 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052fe:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8005300:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005302:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005304:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005306:	0711      	lsls	r1, r2, #28
 8005308:	d402      	bmi.n	8005310 <HAL_UART_IRQHandler+0x90>
 800530a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800530e:	d01a      	beq.n	8005346 <HAL_UART_IRQHandler+0xc6>
        UART_EndRxTransfer(huart);
 8005310:	f7ff fec4 	bl	800509c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005314:	6823      	ldr	r3, [r4, #0]
 8005316:	695a      	ldr	r2, [r3, #20]
 8005318:	0652      	lsls	r2, r2, #25
 800531a:	d510      	bpl.n	800533e <HAL_UART_IRQHandler+0xbe>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800531c:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800531e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005320:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005324:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8005326:	b150      	cbz	r0, 800533e <HAL_UART_IRQHandler+0xbe>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005328:	4b24      	ldr	r3, [pc, #144]	; (80053bc <HAL_UART_IRQHandler+0x13c>)
 800532a:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800532c:	f7ff f848 	bl	80043c0 <HAL_DMA_Abort_IT>
 8005330:	2800      	cmp	r0, #0
 8005332:	d042      	beq.n	80053ba <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005334:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8005336:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800533a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800533c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800533e:	4620      	mov	r0, r4
 8005340:	f7ff ff9c 	bl	800527c <HAL_UART_ErrorCallback>
 8005344:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005346:	f7ff ff99 	bl	800527c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800534c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800534e:	0616      	lsls	r6, r2, #24
 8005350:	d525      	bpl.n	800539e <HAL_UART_IRQHandler+0x11e>
 8005352:	060d      	lsls	r5, r1, #24
 8005354:	d523      	bpl.n	800539e <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005356:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800535a:	2a21      	cmp	r2, #33	; 0x21
 800535c:	d12d      	bne.n	80053ba <HAL_UART_IRQHandler+0x13a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800535e:	68a2      	ldr	r2, [r4, #8]
 8005360:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8005364:	6a22      	ldr	r2, [r4, #32]
 8005366:	d115      	bne.n	8005394 <HAL_UART_IRQHandler+0x114>
 8005368:	6921      	ldr	r1, [r4, #16]
 800536a:	b999      	cbnz	r1, 8005394 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800536c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005370:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005374:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005376:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8005378:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800537a:	3a01      	subs	r2, #1
 800537c:	b292      	uxth	r2, r2
 800537e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005380:	b9da      	cbnz	r2, 80053ba <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005382:	68da      	ldr	r2, [r3, #12]
 8005384:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005388:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800538a:	68da      	ldr	r2, [r3, #12]
 800538c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005390:	60da      	str	r2, [r3, #12]
 8005392:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005394:	1c51      	adds	r1, r2, #1
 8005396:	6221      	str	r1, [r4, #32]
 8005398:	7812      	ldrb	r2, [r2, #0]
 800539a:	605a      	str	r2, [r3, #4]
 800539c:	e7ec      	b.n	8005378 <HAL_UART_IRQHandler+0xf8>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800539e:	0650      	lsls	r0, r2, #25
 80053a0:	d50b      	bpl.n	80053ba <HAL_UART_IRQHandler+0x13a>
 80053a2:	064a      	lsls	r2, r1, #25
 80053a4:	d509      	bpl.n	80053ba <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053a6:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80053a8:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ae:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80053b0:	2320      	movs	r3, #32
 80053b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80053b6:	f7ff ff26 	bl	8005206 <HAL_UART_TxCpltCallback>
 80053ba:	bd70      	pop	{r4, r5, r6, pc}
 80053bc:	080053c1 	.word	0x080053c1

080053c0 <UART_DMAAbortOnError>:
{
 80053c0:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80053c2:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053c4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80053c6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80053c8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80053ca:	f7ff ff57 	bl	800527c <HAL_UART_ErrorCallback>
 80053ce:	bd08      	pop	{r3, pc}

080053d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80053d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80053d2:	e003      	b.n	80053dc <LoopCopyDataInit>

080053d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80053d4:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80053d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80053d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80053da:	3104      	adds	r1, #4

080053dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80053dc:	480a      	ldr	r0, [pc, #40]	; (8005408 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80053de:	4b0b      	ldr	r3, [pc, #44]	; (800540c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80053e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80053e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80053e4:	d3f6      	bcc.n	80053d4 <CopyDataInit>
  ldr r2, =_sbss
 80053e6:	4a0a      	ldr	r2, [pc, #40]	; (8005410 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80053e8:	e002      	b.n	80053f0 <LoopFillZerobss>

080053ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80053ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80053ec:	f842 3b04 	str.w	r3, [r2], #4

080053f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80053f0:	4b08      	ldr	r3, [pc, #32]	; (8005414 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80053f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80053f4:	d3f9      	bcc.n	80053ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80053f6:	f7fe fb15 	bl	8003a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053fa:	f001 fa91 	bl	8006920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80053fe:	f7fe fa17 	bl	8003830 <main>
  bx lr
 8005402:	4770      	bx	lr
  ldr r3, =_sidata
 8005404:	080070dc 	.word	0x080070dc
  ldr r0, =_sdata
 8005408:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800540c:	20000084 	.word	0x20000084
  ldr r2, =_sbss
 8005410:	20000084 	.word	0x20000084
  ldr r3, = _ebss
 8005414:	200002c4 	.word	0x200002c4

08005418 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005418:	e7fe      	b.n	8005418 <ADC1_2_IRQHandler>
	...

0800541c <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800541c:	b510      	push	{r4, lr}
 800541e:	4604      	mov	r4, r0
 8005420:	4b02      	ldr	r3, [pc, #8]	; (800542c <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8005422:	6003      	str	r3, [r0, #0]
 8005424:	f000 f962 	bl	80056ec <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8005428:	4620      	mov	r0, r4
 800542a:	bd10      	pop	{r4, pc}
 800542c:	08006d1c 	.word	0x08006d1c

08005430 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8005430:	b510      	push	{r4, lr}
 8005432:	4604      	mov	r4, r0
 8005434:	f7ff fff2 	bl	800541c <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8005438:	4620      	mov	r0, r4
 800543a:	210c      	movs	r1, #12
 800543c:	f000 f933 	bl	80056a6 <_ZdlPvj>
 8005440:	4620      	mov	r0, r4
 8005442:	bd10      	pop	{r4, pc}

08005444 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8005444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005448:	9e06      	ldr	r6, [sp, #24]
 800544a:	4680      	mov	r8, r0
 800544c:	4296      	cmp	r6, r2
 800544e:	460f      	mov	r7, r1
 8005450:	4614      	mov	r4, r2
 8005452:	461d      	mov	r5, r3
 8005454:	d103      	bne.n	800545e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8005456:	4619      	mov	r1, r3
 8005458:	f000 f99c 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 800545c:	b958      	cbnz	r0, 8005476 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 800545e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8005462:	4622      	mov	r2, r4
 8005464:	6803      	ldr	r3, [r0, #0]
 8005466:	9606      	str	r6, [sp, #24]
 8005468:	6a1e      	ldr	r6, [r3, #32]
 800546a:	4639      	mov	r1, r7
 800546c:	462b      	mov	r3, r5
 800546e:	46b4      	mov	ip, r6
 8005470:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005474:	4760      	bx	ip
 8005476:	2006      	movs	r0, #6
 8005478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800547c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800547c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005480:	460e      	mov	r6, r1
 8005482:	4619      	mov	r1, r3
 8005484:	4683      	mov	fp, r0
 8005486:	4617      	mov	r7, r2
 8005488:	4699      	mov	r9, r3
 800548a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800548c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8005490:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005494:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005496:	f000 f97d 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 800549a:	b190      	cbz	r0, 80054c2 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 800549c:	2e00      	cmp	r6, #0
 800549e:	602c      	str	r4, [r5, #0]
 80054a0:	712f      	strb	r7, [r5, #4]
 80054a2:	db09      	blt.n	80054b8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 80054a4:	4434      	add	r4, r6
 80054a6:	45a0      	cmp	r8, r4
 80054a8:	bf0c      	ite	eq
 80054aa:	2406      	moveq	r4, #6
 80054ac:	2401      	movne	r4, #1
 80054ae:	71ac      	strb	r4, [r5, #6]
 80054b0:	2000      	movs	r0, #0
 80054b2:	b001      	add	sp, #4
 80054b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054b8:	3602      	adds	r6, #2
 80054ba:	d1f9      	bne.n	80054b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 80054bc:	2301      	movs	r3, #1
 80054be:	71ab      	strb	r3, [r5, #6]
 80054c0:	e7f6      	b.n	80054b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 80054c2:	4544      	cmp	r4, r8
 80054c4:	d104      	bne.n	80054d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80054c6:	4651      	mov	r1, sl
 80054c8:	4658      	mov	r0, fp
 80054ca:	f000 f963 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 80054ce:	b988      	cbnz	r0, 80054f4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 80054d0:	f8db 0008 	ldr.w	r0, [fp, #8]
 80054d4:	463a      	mov	r2, r7
 80054d6:	6803      	ldr	r3, [r0, #0]
 80054d8:	950d      	str	r5, [sp, #52]	; 0x34
 80054da:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80054de:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80054e2:	940a      	str	r4, [sp, #40]	; 0x28
 80054e4:	69dc      	ldr	r4, [r3, #28]
 80054e6:	4631      	mov	r1, r6
 80054e8:	464b      	mov	r3, r9
 80054ea:	46a4      	mov	ip, r4
 80054ec:	b001      	add	sp, #4
 80054ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f2:	4760      	bx	ip
 80054f4:	716f      	strb	r7, [r5, #5]
 80054f6:	e7db      	b.n	80054b0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

080054f8 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80054f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054fc:	4604      	mov	r4, r0
 80054fe:	460d      	mov	r5, r1
 8005500:	4616      	mov	r6, r2
 8005502:	461f      	mov	r7, r3
 8005504:	f000 f906 	bl	8005714 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8005508:	b948      	cbnz	r0, 800551e <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 800550a:	68a0      	ldr	r0, [r4, #8]
 800550c:	4632      	mov	r2, r6
 800550e:	6803      	ldr	r3, [r0, #0]
 8005510:	4629      	mov	r1, r5
 8005512:	699c      	ldr	r4, [r3, #24]
 8005514:	463b      	mov	r3, r7
 8005516:	46a4      	mov	ip, r4
 8005518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800551c:	4760      	bx	ip
 800551e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005522 <_ZdlPv>:
 8005522:	f001 ba21 	b.w	8006968 <free>

08005526 <__aeabi_atexit>:
 8005526:	460b      	mov	r3, r1
 8005528:	4601      	mov	r1, r0
 800552a:	4618      	mov	r0, r3
 800552c:	f001 b9e4 	b.w	80068f8 <__cxa_atexit>

08005530 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8005530:	b508      	push	{r3, lr}
 8005532:	4780      	blx	r0
 8005534:	f001 f9d1 	bl	80068da <abort>

08005538 <_ZSt13get_terminatev>:
 8005538:	4b02      	ldr	r3, [pc, #8]	; (8005544 <_ZSt13get_terminatev+0xc>)
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	f3bf 8f5b 	dmb	ish
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	20000014 	.word	0x20000014

08005548 <_ZSt9terminatev>:
 8005548:	b508      	push	{r3, lr}
 800554a:	f7ff fff5 	bl	8005538 <_ZSt13get_terminatev>
 800554e:	f7ff ffef 	bl	8005530 <_ZN10__cxxabiv111__terminateEPFvvE>

08005552 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8005552:	b508      	push	{r3, lr}
 8005554:	4780      	blx	r0
 8005556:	f7ff fff7 	bl	8005548 <_ZSt9terminatev>
	...

0800555c <_ZSt14get_unexpectedv>:
 800555c:	4b02      	ldr	r3, [pc, #8]	; (8005568 <_ZSt14get_unexpectedv+0xc>)
 800555e:	6818      	ldr	r0, [r3, #0]
 8005560:	f3bf 8f5b 	dmb	ish
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	20000018 	.word	0x20000018

0800556c <_ZSt10unexpectedv>:
 800556c:	b508      	push	{r3, lr}
 800556e:	f7ff fff5 	bl	800555c <_ZSt14get_unexpectedv>
 8005572:	f7ff ffee 	bl	8005552 <_ZN10__cxxabiv112__unexpectedEPFvvE>

08005576 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8005576:	7803      	ldrb	r3, [r0, #0]
 8005578:	2b47      	cmp	r3, #71	; 0x47
 800557a:	d117      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800557c:	7843      	ldrb	r3, [r0, #1]
 800557e:	2b4e      	cmp	r3, #78	; 0x4e
 8005580:	d114      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005582:	7883      	ldrb	r3, [r0, #2]
 8005584:	2b55      	cmp	r3, #85	; 0x55
 8005586:	d111      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005588:	78c3      	ldrb	r3, [r0, #3]
 800558a:	2b43      	cmp	r3, #67	; 0x43
 800558c:	d10e      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800558e:	7903      	ldrb	r3, [r0, #4]
 8005590:	2b43      	cmp	r3, #67	; 0x43
 8005592:	d10b      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005594:	7943      	ldrb	r3, [r0, #5]
 8005596:	2b2b      	cmp	r3, #43	; 0x2b
 8005598:	d108      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800559a:	7983      	ldrb	r3, [r0, #6]
 800559c:	2b2b      	cmp	r3, #43	; 0x2b
 800559e:	d105      	bne.n	80055ac <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80055a0:	79c0      	ldrb	r0, [r0, #7]
 80055a2:	2801      	cmp	r0, #1
 80055a4:	bf8c      	ite	hi
 80055a6:	2000      	movhi	r0, #0
 80055a8:	2001      	movls	r0, #1
 80055aa:	4770      	bx	lr
 80055ac:	2000      	movs	r0, #0
 80055ae:	4770      	bx	lr

080055b0 <__cxa_type_match>:
 80055b0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80055b4:	461e      	mov	r6, r3
 80055b6:	7803      	ldrb	r3, [r0, #0]
 80055b8:	460d      	mov	r5, r1
 80055ba:	2b47      	cmp	r3, #71	; 0x47
 80055bc:	4602      	mov	r2, r0
 80055be:	79c1      	ldrb	r1, [r0, #7]
 80055c0:	d147      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055c2:	7843      	ldrb	r3, [r0, #1]
 80055c4:	2b4e      	cmp	r3, #78	; 0x4e
 80055c6:	d144      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055c8:	7883      	ldrb	r3, [r0, #2]
 80055ca:	2b55      	cmp	r3, #85	; 0x55
 80055cc:	d141      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055ce:	78c3      	ldrb	r3, [r0, #3]
 80055d0:	2b43      	cmp	r3, #67	; 0x43
 80055d2:	d13e      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055d4:	7903      	ldrb	r3, [r0, #4]
 80055d6:	2b46      	cmp	r3, #70	; 0x46
 80055d8:	d13b      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055da:	7943      	ldrb	r3, [r0, #5]
 80055dc:	2b4f      	cmp	r3, #79	; 0x4f
 80055de:	d138      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055e0:	7983      	ldrb	r3, [r0, #6]
 80055e2:	2b52      	cmp	r3, #82	; 0x52
 80055e4:	d135      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055e6:	2900      	cmp	r1, #0
 80055e8:	d133      	bne.n	8005652 <__cxa_type_match+0xa2>
 80055ea:	2301      	movs	r3, #1
 80055ec:	4608      	mov	r0, r1
 80055ee:	2400      	movs	r4, #0
 80055f0:	9401      	str	r4, [sp, #4]
 80055f2:	bb33      	cbnz	r3, 8005642 <__cxa_type_match+0x92>
 80055f4:	bb38      	cbnz	r0, 8005646 <__cxa_type_match+0x96>
 80055f6:	2901      	cmp	r1, #1
 80055f8:	bf0a      	itet	eq
 80055fa:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 80055fe:	f1a2 0320 	subne.w	r3, r2, #32
 8005602:	3b78      	subeq	r3, #120	; 0x78
 8005604:	2901      	cmp	r1, #1
 8005606:	bf0c      	ite	eq
 8005608:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 800560c:	3258      	addne	r2, #88	; 0x58
 800560e:	681c      	ldr	r4, [r3, #0]
 8005610:	9201      	str	r2, [sp, #4]
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	4620      	mov	r0, r4
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	4798      	blx	r3
 800561a:	b1b0      	cbz	r0, 800564a <__cxa_type_match+0x9a>
 800561c:	2702      	movs	r7, #2
 800561e:	9b01      	ldr	r3, [sp, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	9301      	str	r3, [sp, #4]
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	aa01      	add	r2, sp, #4
 8005628:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800562c:	4621      	mov	r1, r4
 800562e:	2301      	movs	r3, #1
 8005630:	4628      	mov	r0, r5
 8005632:	47c0      	blx	r8
 8005634:	b158      	cbz	r0, 800564e <__cxa_type_match+0x9e>
 8005636:	9b01      	ldr	r3, [sp, #4]
 8005638:	6033      	str	r3, [r6, #0]
 800563a:	4638      	mov	r0, r7
 800563c:	b002      	add	sp, #8
 800563e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005642:	4c08      	ldr	r4, [pc, #32]	; (8005664 <__cxa_type_match+0xb4>)
 8005644:	e7e5      	b.n	8005612 <__cxa_type_match+0x62>
 8005646:	4c08      	ldr	r4, [pc, #32]	; (8005668 <__cxa_type_match+0xb8>)
 8005648:	e7e3      	b.n	8005612 <__cxa_type_match+0x62>
 800564a:	2701      	movs	r7, #1
 800564c:	e7ea      	b.n	8005624 <__cxa_type_match+0x74>
 800564e:	4607      	mov	r7, r0
 8005650:	e7f3      	b.n	800563a <__cxa_type_match+0x8a>
 8005652:	4610      	mov	r0, r2
 8005654:	f7ff ff8f 	bl	8005576 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8005658:	f080 0001 	eor.w	r0, r0, #1
 800565c:	b2c0      	uxtb	r0, r0
 800565e:	2300      	movs	r3, #0
 8005660:	e7c5      	b.n	80055ee <__cxa_type_match+0x3e>
 8005662:	bf00      	nop
 8005664:	08006db4 	.word	0x08006db4
 8005668:	08006dbc 	.word	0x08006dbc

0800566c <__cxa_begin_cleanup>:
 800566c:	b510      	push	{r4, lr}
 800566e:	4604      	mov	r4, r0
 8005670:	f000 f91e 	bl	80058b0 <__cxa_get_globals>
 8005674:	4602      	mov	r2, r0
 8005676:	4620      	mov	r0, r4
 8005678:	f1a4 0120 	sub.w	r1, r4, #32
 800567c:	f7ff ff7b 	bl	8005576 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8005680:	b160      	cbz	r0, 800569c <__cxa_begin_cleanup+0x30>
 8005682:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005686:	3301      	adds	r3, #1
 8005688:	2b01      	cmp	r3, #1
 800568a:	f844 3c04 	str.w	r3, [r4, #-4]
 800568e:	d103      	bne.n	8005698 <__cxa_begin_cleanup+0x2c>
 8005690:	6893      	ldr	r3, [r2, #8]
 8005692:	f844 3c08 	str.w	r3, [r4, #-8]
 8005696:	6091      	str	r1, [r2, #8]
 8005698:	2001      	movs	r0, #1
 800569a:	bd10      	pop	{r4, pc}
 800569c:	6893      	ldr	r3, [r2, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0f9      	beq.n	8005696 <__cxa_begin_cleanup+0x2a>
 80056a2:	f7ff ff51 	bl	8005548 <_ZSt9terminatev>

080056a6 <_ZdlPvj>:
 80056a6:	f7ff bf3c 	b.w	8005522 <_ZdlPv>

080056aa <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 80056aa:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80056ac:	2310      	movs	r3, #16
 80056ae:	2400      	movs	r4, #0
 80056b0:	9302      	str	r3, [sp, #8]
 80056b2:	6803      	ldr	r3, [r0, #0]
 80056b4:	4615      	mov	r5, r2
 80056b6:	699e      	ldr	r6, [r3, #24]
 80056b8:	9400      	str	r4, [sp, #0]
 80056ba:	466b      	mov	r3, sp
 80056bc:	f88d 4004 	strb.w	r4, [sp, #4]
 80056c0:	9403      	str	r4, [sp, #12]
 80056c2:	6812      	ldr	r2, [r2, #0]
 80056c4:	47b0      	blx	r6
 80056c6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80056ca:	f003 0306 	and.w	r3, r3, #6
 80056ce:	2b06      	cmp	r3, #6
 80056d0:	bf09      	itett	eq
 80056d2:	2001      	moveq	r0, #1
 80056d4:	4620      	movne	r0, r4
 80056d6:	9b00      	ldreq	r3, [sp, #0]
 80056d8:	602b      	streq	r3, [r5, #0]
 80056da:	b004      	add	sp, #16
 80056dc:	bd70      	pop	{r4, r5, r6, pc}

080056de <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 80056de:	9800      	ldr	r0, [sp, #0]
 80056e0:	4290      	cmp	r0, r2
 80056e2:	bf0c      	ite	eq
 80056e4:	2006      	moveq	r0, #6
 80056e6:	2001      	movne	r0, #1
 80056e8:	4770      	bx	lr
	...

080056ec <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 80056ec:	b510      	push	{r4, lr}
 80056ee:	4604      	mov	r4, r0
 80056f0:	4b02      	ldr	r3, [pc, #8]	; (80056fc <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 80056f2:	6003      	str	r3, [r0, #0]
 80056f4:	f000 f84b 	bl	800578e <_ZNSt9type_infoD1Ev>
 80056f8:	4620      	mov	r0, r4
 80056fa:	bd10      	pop	{r4, pc}
 80056fc:	08006d78 	.word	0x08006d78

08005700 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8005700:	b510      	push	{r4, lr}
 8005702:	4604      	mov	r4, r0
 8005704:	f7ff fff2 	bl	80056ec <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8005708:	4620      	mov	r0, r4
 800570a:	2108      	movs	r1, #8
 800570c:	f7ff ffcb 	bl	80056a6 <_ZdlPvj>
 8005710:	4620      	mov	r0, r4
 8005712:	bd10      	pop	{r4, pc}

08005714 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	4615      	mov	r5, r2
 8005718:	461c      	mov	r4, r3
 800571a:	f000 f83b 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 800571e:	b120      	cbz	r0, 800572a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8005720:	2308      	movs	r3, #8
 8005722:	60e3      	str	r3, [r4, #12]
 8005724:	2306      	movs	r3, #6
 8005726:	6025      	str	r5, [r4, #0]
 8005728:	7123      	strb	r3, [r4, #4]
 800572a:	bd38      	pop	{r3, r4, r5, pc}

0800572c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800572c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005730:	4605      	mov	r5, r0
 8005732:	460c      	mov	r4, r1
 8005734:	4616      	mov	r6, r2
 8005736:	461f      	mov	r7, r3
 8005738:	f000 f82c 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 800573c:	b948      	cbnz	r0, 8005752 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 800573e:	2f03      	cmp	r7, #3
 8005740:	d807      	bhi.n	8005752 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	4632      	mov	r2, r6
 8005746:	4629      	mov	r1, r5
 8005748:	4620      	mov	r0, r4
 800574a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	4718      	bx	r3
 8005752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005756 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8005756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800575a:	9e06      	ldr	r6, [sp, #24]
 800575c:	4698      	mov	r8, r3
 800575e:	9b08      	ldr	r3, [sp, #32]
 8005760:	4607      	mov	r7, r0
 8005762:	429e      	cmp	r6, r3
 8005764:	4615      	mov	r5, r2
 8005766:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005768:	d103      	bne.n	8005772 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 800576a:	9907      	ldr	r1, [sp, #28]
 800576c:	f000 f812 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 8005770:	b958      	cbnz	r0, 800578a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 8005772:	4641      	mov	r1, r8
 8005774:	4638      	mov	r0, r7
 8005776:	f000 f80d 	bl	8005794 <_ZNKSt9type_infoeqERKS_>
 800577a:	b118      	cbz	r0, 8005784 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 800577c:	2301      	movs	r3, #1
 800577e:	6026      	str	r6, [r4, #0]
 8005780:	7125      	strb	r5, [r4, #4]
 8005782:	71a3      	strb	r3, [r4, #6]
 8005784:	2000      	movs	r0, #0
 8005786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800578a:	7165      	strb	r5, [r4, #5]
 800578c:	e7fa      	b.n	8005784 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

0800578e <_ZNSt9type_infoD1Ev>:
 800578e:	4770      	bx	lr

08005790 <_ZNKSt9type_info14__is_pointer_pEv>:
 8005790:	2000      	movs	r0, #0
 8005792:	4770      	bx	lr

08005794 <_ZNKSt9type_infoeqERKS_>:
 8005794:	4281      	cmp	r1, r0
 8005796:	b508      	push	{r3, lr}
 8005798:	d00e      	beq.n	80057b8 <_ZNKSt9type_infoeqERKS_+0x24>
 800579a:	6840      	ldr	r0, [r0, #4]
 800579c:	7803      	ldrb	r3, [r0, #0]
 800579e:	2b2a      	cmp	r3, #42	; 0x2a
 80057a0:	d00c      	beq.n	80057bc <_ZNKSt9type_infoeqERKS_+0x28>
 80057a2:	6849      	ldr	r1, [r1, #4]
 80057a4:	780b      	ldrb	r3, [r1, #0]
 80057a6:	2b2a      	cmp	r3, #42	; 0x2a
 80057a8:	bf08      	it	eq
 80057aa:	3101      	addeq	r1, #1
 80057ac:	f7fa fcd0 	bl	8000150 <strcmp>
 80057b0:	fab0 f080 	clz	r0, r0
 80057b4:	0940      	lsrs	r0, r0, #5
 80057b6:	bd08      	pop	{r3, pc}
 80057b8:	2001      	movs	r0, #1
 80057ba:	bd08      	pop	{r3, pc}
 80057bc:	2000      	movs	r0, #0
 80057be:	bd08      	pop	{r3, pc}

080057c0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80057c0:	7803      	ldrb	r3, [r0, #0]
 80057c2:	2b47      	cmp	r3, #71	; 0x47
 80057c4:	d117      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057c6:	7843      	ldrb	r3, [r0, #1]
 80057c8:	2b4e      	cmp	r3, #78	; 0x4e
 80057ca:	d114      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057cc:	7883      	ldrb	r3, [r0, #2]
 80057ce:	2b55      	cmp	r3, #85	; 0x55
 80057d0:	d111      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057d2:	78c3      	ldrb	r3, [r0, #3]
 80057d4:	2b43      	cmp	r3, #67	; 0x43
 80057d6:	d10e      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057d8:	7903      	ldrb	r3, [r0, #4]
 80057da:	2b43      	cmp	r3, #67	; 0x43
 80057dc:	d10b      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057de:	7943      	ldrb	r3, [r0, #5]
 80057e0:	2b2b      	cmp	r3, #43	; 0x2b
 80057e2:	d108      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057e4:	7983      	ldrb	r3, [r0, #6]
 80057e6:	2b2b      	cmp	r3, #43	; 0x2b
 80057e8:	d105      	bne.n	80057f6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80057ea:	79c0      	ldrb	r0, [r0, #7]
 80057ec:	2801      	cmp	r0, #1
 80057ee:	bf8c      	ite	hi
 80057f0:	2000      	movhi	r0, #0
 80057f2:	2001      	movls	r0, #1
 80057f4:	4770      	bx	lr
 80057f6:	2000      	movs	r0, #0
 80057f8:	4770      	bx	lr

080057fa <__cxa_call_unexpected>:
 80057fa:	b538      	push	{r3, r4, r5, lr}
 80057fc:	4602      	mov	r2, r0
 80057fe:	f7ff ffdf 	bl	80057c0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8005802:	b140      	cbz	r0, 8005816 <__cxa_call_unexpected+0x1c>
 8005804:	2500      	movs	r5, #0
 8005806:	f852 4c18 	ldr.w	r4, [r2, #-24]
 800580a:	4610      	mov	r0, r2
 800580c:	f000 f826 	bl	800585c <__cxa_begin_catch>
 8005810:	b125      	cbz	r5, 800581c <__cxa_call_unexpected+0x22>
 8005812:	f7ff feab 	bl	800556c <_ZSt10unexpectedv>
 8005816:	4604      	mov	r4, r0
 8005818:	2501      	movs	r5, #1
 800581a:	e7f6      	b.n	800580a <__cxa_call_unexpected+0x10>
 800581c:	4620      	mov	r0, r4
 800581e:	f7ff fe98 	bl	8005552 <_ZN10__cxxabiv112__unexpectedEPFvvE>

08005822 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8005822:	7803      	ldrb	r3, [r0, #0]
 8005824:	2b47      	cmp	r3, #71	; 0x47
 8005826:	d117      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005828:	7843      	ldrb	r3, [r0, #1]
 800582a:	2b4e      	cmp	r3, #78	; 0x4e
 800582c:	d114      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800582e:	7883      	ldrb	r3, [r0, #2]
 8005830:	2b55      	cmp	r3, #85	; 0x55
 8005832:	d111      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005834:	78c3      	ldrb	r3, [r0, #3]
 8005836:	2b43      	cmp	r3, #67	; 0x43
 8005838:	d10e      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800583a:	7903      	ldrb	r3, [r0, #4]
 800583c:	2b43      	cmp	r3, #67	; 0x43
 800583e:	d10b      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005840:	7943      	ldrb	r3, [r0, #5]
 8005842:	2b2b      	cmp	r3, #43	; 0x2b
 8005844:	d108      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8005846:	7983      	ldrb	r3, [r0, #6]
 8005848:	2b2b      	cmp	r3, #43	; 0x2b
 800584a:	d105      	bne.n	8005858 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800584c:	79c0      	ldrb	r0, [r0, #7]
 800584e:	2801      	cmp	r0, #1
 8005850:	bf8c      	ite	hi
 8005852:	2000      	movhi	r0, #0
 8005854:	2001      	movls	r0, #1
 8005856:	4770      	bx	lr
 8005858:	2000      	movs	r0, #0
 800585a:	4770      	bx	lr

0800585c <__cxa_begin_catch>:
 800585c:	b538      	push	{r3, r4, r5, lr}
 800585e:	4605      	mov	r5, r0
 8005860:	f000 f826 	bl	80058b0 <__cxa_get_globals>
 8005864:	4601      	mov	r1, r0
 8005866:	6802      	ldr	r2, [r0, #0]
 8005868:	4628      	mov	r0, r5
 800586a:	f1a5 0420 	sub.w	r4, r5, #32
 800586e:	f7ff ffd8 	bl	8005822 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8005872:	b930      	cbnz	r0, 8005882 <__cxa_begin_catch+0x26>
 8005874:	b10a      	cbz	r2, 800587a <__cxa_begin_catch+0x1e>
 8005876:	f7ff fe67 	bl	8005548 <_ZSt9terminatev>
 800587a:	600c      	str	r4, [r1, #0]
 800587c:	4614      	mov	r4, r2
 800587e:	4620      	mov	r0, r4
 8005880:	bd38      	pop	{r3, r4, r5, pc}
 8005882:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 8005886:	4628      	mov	r0, r5
 8005888:	2b00      	cmp	r3, #0
 800588a:	bfb4      	ite	lt
 800588c:	f1c3 0301 	rsblt	r3, r3, #1
 8005890:	3301      	addge	r3, #1
 8005892:	f845 3c0c 	str.w	r3, [r5, #-12]
 8005896:	684b      	ldr	r3, [r1, #4]
 8005898:	42a2      	cmp	r2, r4
 800589a:	f103 33ff 	add.w	r3, r3, #4294967295
 800589e:	604b      	str	r3, [r1, #4]
 80058a0:	bf1c      	itt	ne
 80058a2:	f845 2c10 	strne.w	r2, [r5, #-16]
 80058a6:	600c      	strne	r4, [r1, #0]
 80058a8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 80058aa:	f7fb fdc9 	bl	8001440 <_Unwind_Complete>
 80058ae:	e7e6      	b.n	800587e <__cxa_begin_catch+0x22>

080058b0 <__cxa_get_globals>:
 80058b0:	4800      	ldr	r0, [pc, #0]	; (80058b4 <__cxa_get_globals+0x4>)
 80058b2:	4770      	bx	lr
 80058b4:	20000188 	.word	0x20000188

080058b8 <pow>:
 80058b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058bc:	b08f      	sub	sp, #60	; 0x3c
 80058be:	461d      	mov	r5, r3
 80058c0:	4680      	mov	r8, r0
 80058c2:	4689      	mov	r9, r1
 80058c4:	4614      	mov	r4, r2
 80058c6:	f000 f95b 	bl	8005b80 <__ieee754_pow>
 80058ca:	4fa5      	ldr	r7, [pc, #660]	; (8005b60 <pow+0x2a8>)
 80058cc:	e9cd 0100 	strd	r0, r1, [sp]
 80058d0:	f997 3000 	ldrsb.w	r3, [r7]
 80058d4:	463e      	mov	r6, r7
 80058d6:	9302      	str	r3, [sp, #8]
 80058d8:	3301      	adds	r3, #1
 80058da:	d05f      	beq.n	800599c <pow+0xe4>
 80058dc:	4622      	mov	r2, r4
 80058de:	462b      	mov	r3, r5
 80058e0:	4620      	mov	r0, r4
 80058e2:	4629      	mov	r1, r5
 80058e4:	f7fb f890 	bl	8000a08 <__aeabi_dcmpun>
 80058e8:	4682      	mov	sl, r0
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d156      	bne.n	800599c <pow+0xe4>
 80058ee:	4642      	mov	r2, r8
 80058f0:	464b      	mov	r3, r9
 80058f2:	4640      	mov	r0, r8
 80058f4:	4649      	mov	r1, r9
 80058f6:	f7fb f887 	bl	8000a08 <__aeabi_dcmpun>
 80058fa:	9003      	str	r0, [sp, #12]
 80058fc:	b1e8      	cbz	r0, 800593a <pow+0x82>
 80058fe:	2200      	movs	r2, #0
 8005900:	2300      	movs	r3, #0
 8005902:	4620      	mov	r0, r4
 8005904:	4629      	mov	r1, r5
 8005906:	f7fb f84d 	bl	80009a4 <__aeabi_dcmpeq>
 800590a:	2800      	cmp	r0, #0
 800590c:	d046      	beq.n	800599c <pow+0xe4>
 800590e:	2301      	movs	r3, #1
 8005910:	2200      	movs	r2, #0
 8005912:	9304      	str	r3, [sp, #16]
 8005914:	4b93      	ldr	r3, [pc, #588]	; (8005b64 <pow+0x2ac>)
 8005916:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800591a:	9305      	str	r3, [sp, #20]
 800591c:	4b92      	ldr	r3, [pc, #584]	; (8005b68 <pow+0x2b0>)
 800591e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005922:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005926:	9b02      	ldr	r3, [sp, #8]
 8005928:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800592c:	2b02      	cmp	r3, #2
 800592e:	d031      	beq.n	8005994 <pow+0xdc>
 8005930:	a804      	add	r0, sp, #16
 8005932:	f000 fecc 	bl	80066ce <matherr>
 8005936:	bb38      	cbnz	r0, 8005988 <pow+0xd0>
 8005938:	e058      	b.n	80059ec <pow+0x134>
 800593a:	f04f 0a00 	mov.w	sl, #0
 800593e:	f04f 0b00 	mov.w	fp, #0
 8005942:	4652      	mov	r2, sl
 8005944:	465b      	mov	r3, fp
 8005946:	4640      	mov	r0, r8
 8005948:	4649      	mov	r1, r9
 800594a:	f7fb f82b 	bl	80009a4 <__aeabi_dcmpeq>
 800594e:	2800      	cmp	r0, #0
 8005950:	d051      	beq.n	80059f6 <pow+0x13e>
 8005952:	4652      	mov	r2, sl
 8005954:	465b      	mov	r3, fp
 8005956:	4620      	mov	r0, r4
 8005958:	4629      	mov	r1, r5
 800595a:	f7fb f823 	bl	80009a4 <__aeabi_dcmpeq>
 800595e:	4606      	mov	r6, r0
 8005960:	b308      	cbz	r0, 80059a6 <pow+0xee>
 8005962:	2301      	movs	r3, #1
 8005964:	9304      	str	r3, [sp, #16]
 8005966:	4b7f      	ldr	r3, [pc, #508]	; (8005b64 <pow+0x2ac>)
 8005968:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800596c:	9305      	str	r3, [sp, #20]
 800596e:	9b03      	ldr	r3, [sp, #12]
 8005970:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005974:	930c      	str	r3, [sp, #48]	; 0x30
 8005976:	9b02      	ldr	r3, [sp, #8]
 8005978:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0d7      	beq.n	8005930 <pow+0x78>
 8005980:	2200      	movs	r2, #0
 8005982:	4b79      	ldr	r3, [pc, #484]	; (8005b68 <pow+0x2b0>)
 8005984:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800598a:	b11b      	cbz	r3, 8005994 <pow+0xdc>
 800598c:	f000 ffc2 	bl	8006914 <__errno>
 8005990:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005992:	6003      	str	r3, [r0, #0]
 8005994:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8005998:	e88d 0018 	stmia.w	sp, {r3, r4}
 800599c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059a0:	b00f      	add	sp, #60	; 0x3c
 80059a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a6:	4620      	mov	r0, r4
 80059a8:	4629      	mov	r1, r5
 80059aa:	f000 fe8a 	bl	80066c2 <finite>
 80059ae:	2800      	cmp	r0, #0
 80059b0:	d0f4      	beq.n	800599c <pow+0xe4>
 80059b2:	4652      	mov	r2, sl
 80059b4:	465b      	mov	r3, fp
 80059b6:	4620      	mov	r0, r4
 80059b8:	4629      	mov	r1, r5
 80059ba:	f7fa fffd 	bl	80009b8 <__aeabi_dcmplt>
 80059be:	2800      	cmp	r0, #0
 80059c0:	d0ec      	beq.n	800599c <pow+0xe4>
 80059c2:	2301      	movs	r3, #1
 80059c4:	9304      	str	r3, [sp, #16]
 80059c6:	4b67      	ldr	r3, [pc, #412]	; (8005b64 <pow+0x2ac>)
 80059c8:	960c      	str	r6, [sp, #48]	; 0x30
 80059ca:	9305      	str	r3, [sp, #20]
 80059cc:	f997 3000 	ldrsb.w	r3, [r7]
 80059d0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80059d4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80059d8:	b913      	cbnz	r3, 80059e0 <pow+0x128>
 80059da:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80059de:	e7a7      	b.n	8005930 <pow+0x78>
 80059e0:	2000      	movs	r0, #0
 80059e2:	4962      	ldr	r1, [pc, #392]	; (8005b6c <pow+0x2b4>)
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80059ea:	d1a1      	bne.n	8005930 <pow+0x78>
 80059ec:	f000 ff92 	bl	8006914 <__errno>
 80059f0:	2321      	movs	r3, #33	; 0x21
 80059f2:	6003      	str	r3, [r0, #0]
 80059f4:	e7c8      	b.n	8005988 <pow+0xd0>
 80059f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059fa:	f000 fe62 	bl	80066c2 <finite>
 80059fe:	9002      	str	r0, [sp, #8]
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d17f      	bne.n	8005b04 <pow+0x24c>
 8005a04:	4640      	mov	r0, r8
 8005a06:	4649      	mov	r1, r9
 8005a08:	f000 fe5b 	bl	80066c2 <finite>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	d079      	beq.n	8005b04 <pow+0x24c>
 8005a10:	4620      	mov	r0, r4
 8005a12:	4629      	mov	r1, r5
 8005a14:	f000 fe55 	bl	80066c2 <finite>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d073      	beq.n	8005b04 <pow+0x24c>
 8005a1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a20:	4619      	mov	r1, r3
 8005a22:	4610      	mov	r0, r2
 8005a24:	f7fa fff0 	bl	8000a08 <__aeabi_dcmpun>
 8005a28:	f997 7000 	ldrsb.w	r7, [r7]
 8005a2c:	4b4d      	ldr	r3, [pc, #308]	; (8005b64 <pow+0x2ac>)
 8005a2e:	b1a0      	cbz	r0, 8005a5a <pow+0x1a2>
 8005a30:	2201      	movs	r2, #1
 8005a32:	9305      	str	r3, [sp, #20]
 8005a34:	9b02      	ldr	r3, [sp, #8]
 8005a36:	9204      	str	r2, [sp, #16]
 8005a38:	930c      	str	r3, [sp, #48]	; 0x30
 8005a3a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005a3e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005a42:	2f00      	cmp	r7, #0
 8005a44:	d0c9      	beq.n	80059da <pow+0x122>
 8005a46:	4652      	mov	r2, sl
 8005a48:	465b      	mov	r3, fp
 8005a4a:	4650      	mov	r0, sl
 8005a4c:	4659      	mov	r1, fp
 8005a4e:	f7fa fe6b 	bl	8000728 <__aeabi_ddiv>
 8005a52:	2f02      	cmp	r7, #2
 8005a54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a58:	e7c7      	b.n	80059ea <pow+0x132>
 8005a5a:	2203      	movs	r2, #3
 8005a5c:	9305      	str	r3, [sp, #20]
 8005a5e:	9204      	str	r2, [sp, #16]
 8005a60:	900c      	str	r0, [sp, #48]	; 0x30
 8005a62:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005a66:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005a6a:	bb57      	cbnz	r7, 8005ac2 <pow+0x20a>
 8005a6c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005a70:	4b3f      	ldr	r3, [pc, #252]	; (8005b70 <pow+0x2b8>)
 8005a72:	4640      	mov	r0, r8
 8005a74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005a78:	4649      	mov	r1, r9
 8005a7a:	4652      	mov	r2, sl
 8005a7c:	465b      	mov	r3, fp
 8005a7e:	f7fa ff9b 	bl	80009b8 <__aeabi_dcmplt>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	d064      	beq.n	8005b50 <pow+0x298>
 8005a86:	2200      	movs	r2, #0
 8005a88:	4b3a      	ldr	r3, [pc, #232]	; (8005b74 <pow+0x2bc>)
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	f7fa fd21 	bl	80004d4 <__aeabi_dmul>
 8005a92:	4604      	mov	r4, r0
 8005a94:	460d      	mov	r5, r1
 8005a96:	f000 fe23 	bl	80066e0 <rint>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fa ff7f 	bl	80009a4 <__aeabi_dcmpeq>
 8005aa6:	b920      	cbnz	r0, 8005ab2 <pow+0x1fa>
 8005aa8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005aac:	4b32      	ldr	r3, [pc, #200]	; (8005b78 <pow+0x2c0>)
 8005aae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005ab2:	f996 3000 	ldrsb.w	r3, [r6]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d14a      	bne.n	8005b50 <pow+0x298>
 8005aba:	f000 ff2b 	bl	8006914 <__errno>
 8005abe:	2322      	movs	r3, #34	; 0x22
 8005ac0:	e797      	b.n	80059f2 <pow+0x13a>
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4b2d      	ldr	r3, [pc, #180]	; (8005b7c <pow+0x2c4>)
 8005ac6:	4640      	mov	r0, r8
 8005ac8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005acc:	4649      	mov	r1, r9
 8005ace:	4652      	mov	r2, sl
 8005ad0:	465b      	mov	r3, fp
 8005ad2:	f7fa ff71 	bl	80009b8 <__aeabi_dcmplt>
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	d0eb      	beq.n	8005ab2 <pow+0x1fa>
 8005ada:	2200      	movs	r2, #0
 8005adc:	4b25      	ldr	r3, [pc, #148]	; (8005b74 <pow+0x2bc>)
 8005ade:	4620      	mov	r0, r4
 8005ae0:	4629      	mov	r1, r5
 8005ae2:	f7fa fcf7 	bl	80004d4 <__aeabi_dmul>
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	460d      	mov	r5, r1
 8005aea:	f000 fdf9 	bl	80066e0 <rint>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4620      	mov	r0, r4
 8005af4:	4629      	mov	r1, r5
 8005af6:	f7fa ff55 	bl	80009a4 <__aeabi_dcmpeq>
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d1d9      	bne.n	8005ab2 <pow+0x1fa>
 8005afe:	2200      	movs	r2, #0
 8005b00:	4b1a      	ldr	r3, [pc, #104]	; (8005b6c <pow+0x2b4>)
 8005b02:	e7d4      	b.n	8005aae <pow+0x1f6>
 8005b04:	2200      	movs	r2, #0
 8005b06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f7fa ff4a 	bl	80009a4 <__aeabi_dcmpeq>
 8005b10:	2800      	cmp	r0, #0
 8005b12:	f43f af43 	beq.w	800599c <pow+0xe4>
 8005b16:	4640      	mov	r0, r8
 8005b18:	4649      	mov	r1, r9
 8005b1a:	f000 fdd2 	bl	80066c2 <finite>
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	f43f af3c 	beq.w	800599c <pow+0xe4>
 8005b24:	4620      	mov	r0, r4
 8005b26:	4629      	mov	r1, r5
 8005b28:	f000 fdcb 	bl	80066c2 <finite>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	f43f af35 	beq.w	800599c <pow+0xe4>
 8005b32:	2304      	movs	r3, #4
 8005b34:	9304      	str	r3, [sp, #16]
 8005b36:	4b0b      	ldr	r3, [pc, #44]	; (8005b64 <pow+0x2ac>)
 8005b38:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005b3c:	9305      	str	r3, [sp, #20]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	2400      	movs	r4, #0
 8005b42:	930c      	str	r3, [sp, #48]	; 0x30
 8005b44:	2300      	movs	r3, #0
 8005b46:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005b4a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8005b4e:	e7b0      	b.n	8005ab2 <pow+0x1fa>
 8005b50:	a804      	add	r0, sp, #16
 8005b52:	f000 fdbc 	bl	80066ce <matherr>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	f47f af16 	bne.w	8005988 <pow+0xd0>
 8005b5c:	e7ad      	b.n	8005aba <pow+0x202>
 8005b5e:	bf00      	nop
 8005b60:	2000001c 	.word	0x2000001c
 8005b64:	08006e08 	.word	0x08006e08
 8005b68:	3ff00000 	.word	0x3ff00000
 8005b6c:	fff00000 	.word	0xfff00000
 8005b70:	47efffff 	.word	0x47efffff
 8005b74:	3fe00000 	.word	0x3fe00000
 8005b78:	c7efffff 	.word	0xc7efffff
 8005b7c:	7ff00000 	.word	0x7ff00000

08005b80 <__ieee754_pow>:
 8005b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b84:	b093      	sub	sp, #76	; 0x4c
 8005b86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b8a:	9e03      	ldr	r6, [sp, #12]
 8005b8c:	9a02      	ldr	r2, [sp, #8]
 8005b8e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005b92:	ea55 0302 	orrs.w	r3, r5, r2
 8005b96:	4607      	mov	r7, r0
 8005b98:	4688      	mov	r8, r1
 8005b9a:	4682      	mov	sl, r0
 8005b9c:	4689      	mov	r9, r1
 8005b9e:	f000 849e 	beq.w	80064de <__ieee754_pow+0x95e>
 8005ba2:	4b77      	ldr	r3, [pc, #476]	; (8005d80 <__ieee754_pow+0x200>)
 8005ba4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005ba8:	429c      	cmp	r4, r3
 8005baa:	dc09      	bgt.n	8005bc0 <__ieee754_pow+0x40>
 8005bac:	d103      	bne.n	8005bb6 <__ieee754_pow+0x36>
 8005bae:	b938      	cbnz	r0, 8005bc0 <__ieee754_pow+0x40>
 8005bb0:	42a5      	cmp	r5, r4
 8005bb2:	dc0d      	bgt.n	8005bd0 <__ieee754_pow+0x50>
 8005bb4:	e001      	b.n	8005bba <__ieee754_pow+0x3a>
 8005bb6:	429d      	cmp	r5, r3
 8005bb8:	dc02      	bgt.n	8005bc0 <__ieee754_pow+0x40>
 8005bba:	429d      	cmp	r5, r3
 8005bbc:	d10e      	bne.n	8005bdc <__ieee754_pow+0x5c>
 8005bbe:	b16a      	cbz	r2, 8005bdc <__ieee754_pow+0x5c>
 8005bc0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005bc4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005bc8:	ea54 030a 	orrs.w	r3, r4, sl
 8005bcc:	f000 8487 	beq.w	80064de <__ieee754_pow+0x95e>
 8005bd0:	486c      	ldr	r0, [pc, #432]	; (8005d84 <__ieee754_pow+0x204>)
 8005bd2:	b013      	add	sp, #76	; 0x4c
 8005bd4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bd8:	f000 bd7c 	b.w	80066d4 <nan>
 8005bdc:	f1b9 0f00 	cmp.w	r9, #0
 8005be0:	da4f      	bge.n	8005c82 <__ieee754_pow+0x102>
 8005be2:	4b69      	ldr	r3, [pc, #420]	; (8005d88 <__ieee754_pow+0x208>)
 8005be4:	429d      	cmp	r5, r3
 8005be6:	dc4a      	bgt.n	8005c7e <__ieee754_pow+0xfe>
 8005be8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005bec:	429d      	cmp	r5, r3
 8005bee:	dd48      	ble.n	8005c82 <__ieee754_pow+0x102>
 8005bf0:	152b      	asrs	r3, r5, #20
 8005bf2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005bf6:	2b14      	cmp	r3, #20
 8005bf8:	dd24      	ble.n	8005c44 <__ieee754_pow+0xc4>
 8005bfa:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005bfe:	fa22 f103 	lsr.w	r1, r2, r3
 8005c02:	fa01 f303 	lsl.w	r3, r1, r3
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d13b      	bne.n	8005c82 <__ieee754_pow+0x102>
 8005c0a:	f001 0101 	and.w	r1, r1, #1
 8005c0e:	f1c1 0302 	rsb	r3, r1, #2
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	2a00      	cmp	r2, #0
 8005c16:	d156      	bne.n	8005cc6 <__ieee754_pow+0x146>
 8005c18:	4b59      	ldr	r3, [pc, #356]	; (8005d80 <__ieee754_pow+0x200>)
 8005c1a:	429d      	cmp	r5, r3
 8005c1c:	d122      	bne.n	8005c64 <__ieee754_pow+0xe4>
 8005c1e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005c22:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005c26:	ea53 030a 	orrs.w	r3, r3, sl
 8005c2a:	f000 8458 	beq.w	80064de <__ieee754_pow+0x95e>
 8005c2e:	4b57      	ldr	r3, [pc, #348]	; (8005d8c <__ieee754_pow+0x20c>)
 8005c30:	429c      	cmp	r4, r3
 8005c32:	dd28      	ble.n	8005c86 <__ieee754_pow+0x106>
 8005c34:	2e00      	cmp	r6, #0
 8005c36:	f280 8456 	bge.w	80064e6 <__ieee754_pow+0x966>
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	b013      	add	sp, #76	; 0x4c
 8005c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c44:	2a00      	cmp	r2, #0
 8005c46:	d13c      	bne.n	8005cc2 <__ieee754_pow+0x142>
 8005c48:	f1c3 0314 	rsb	r3, r3, #20
 8005c4c:	fa45 f103 	asr.w	r1, r5, r3
 8005c50:	fa01 f303 	lsl.w	r3, r1, r3
 8005c54:	429d      	cmp	r5, r3
 8005c56:	f040 844e 	bne.w	80064f6 <__ieee754_pow+0x976>
 8005c5a:	f001 0101 	and.w	r1, r1, #1
 8005c5e:	f1c1 0302 	rsb	r3, r1, #2
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	4b4a      	ldr	r3, [pc, #296]	; (8005d90 <__ieee754_pow+0x210>)
 8005c66:	429d      	cmp	r5, r3
 8005c68:	d114      	bne.n	8005c94 <__ieee754_pow+0x114>
 8005c6a:	2e00      	cmp	r6, #0
 8005c6c:	f280 843f 	bge.w	80064ee <__ieee754_pow+0x96e>
 8005c70:	463a      	mov	r2, r7
 8005c72:	4643      	mov	r3, r8
 8005c74:	2000      	movs	r0, #0
 8005c76:	4946      	ldr	r1, [pc, #280]	; (8005d90 <__ieee754_pow+0x210>)
 8005c78:	f7fa fd56 	bl	8000728 <__aeabi_ddiv>
 8005c7c:	e7df      	b.n	8005c3e <__ieee754_pow+0xbe>
 8005c7e:	2302      	movs	r3, #2
 8005c80:	e7c7      	b.n	8005c12 <__ieee754_pow+0x92>
 8005c82:	2300      	movs	r3, #0
 8005c84:	e7c5      	b.n	8005c12 <__ieee754_pow+0x92>
 8005c86:	2e00      	cmp	r6, #0
 8005c88:	dad7      	bge.n	8005c3a <__ieee754_pow+0xba>
 8005c8a:	9b03      	ldr	r3, [sp, #12]
 8005c8c:	9802      	ldr	r0, [sp, #8]
 8005c8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005c92:	e7d4      	b.n	8005c3e <__ieee754_pow+0xbe>
 8005c94:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005c98:	d106      	bne.n	8005ca8 <__ieee754_pow+0x128>
 8005c9a:	463a      	mov	r2, r7
 8005c9c:	4643      	mov	r3, r8
 8005c9e:	4638      	mov	r0, r7
 8005ca0:	4641      	mov	r1, r8
 8005ca2:	f7fa fc17 	bl	80004d4 <__aeabi_dmul>
 8005ca6:	e7ca      	b.n	8005c3e <__ieee754_pow+0xbe>
 8005ca8:	4b3a      	ldr	r3, [pc, #232]	; (8005d94 <__ieee754_pow+0x214>)
 8005caa:	429e      	cmp	r6, r3
 8005cac:	d10b      	bne.n	8005cc6 <__ieee754_pow+0x146>
 8005cae:	f1b9 0f00 	cmp.w	r9, #0
 8005cb2:	db08      	blt.n	8005cc6 <__ieee754_pow+0x146>
 8005cb4:	4638      	mov	r0, r7
 8005cb6:	4641      	mov	r1, r8
 8005cb8:	b013      	add	sp, #76	; 0x4c
 8005cba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cbe:	f000 bc51 	b.w	8006564 <__ieee754_sqrt>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	4638      	mov	r0, r7
 8005cc8:	4641      	mov	r1, r8
 8005cca:	f000 fcf7 	bl	80066bc <fabs>
 8005cce:	f1ba 0f00 	cmp.w	sl, #0
 8005cd2:	d125      	bne.n	8005d20 <__ieee754_pow+0x1a0>
 8005cd4:	b124      	cbz	r4, 8005ce0 <__ieee754_pow+0x160>
 8005cd6:	4b2e      	ldr	r3, [pc, #184]	; (8005d90 <__ieee754_pow+0x210>)
 8005cd8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d11f      	bne.n	8005d20 <__ieee754_pow+0x1a0>
 8005ce0:	2e00      	cmp	r6, #0
 8005ce2:	da05      	bge.n	8005cf0 <__ieee754_pow+0x170>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	2000      	movs	r0, #0
 8005cea:	4929      	ldr	r1, [pc, #164]	; (8005d90 <__ieee754_pow+0x210>)
 8005cec:	f7fa fd1c 	bl	8000728 <__aeabi_ddiv>
 8005cf0:	f1b9 0f00 	cmp.w	r9, #0
 8005cf4:	daa3      	bge.n	8005c3e <__ieee754_pow+0xbe>
 8005cf6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005cfa:	9b00      	ldr	r3, [sp, #0]
 8005cfc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005d00:	4323      	orrs	r3, r4
 8005d02:	d106      	bne.n	8005d12 <__ieee754_pow+0x192>
 8005d04:	4602      	mov	r2, r0
 8005d06:	460b      	mov	r3, r1
 8005d08:	f7fa fa30 	bl	800016c <__aeabi_dsub>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	e7b2      	b.n	8005c78 <__ieee754_pow+0xf8>
 8005d12:	9b00      	ldr	r3, [sp, #0]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d192      	bne.n	8005c3e <__ieee754_pow+0xbe>
 8005d18:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	e78e      	b.n	8005c3e <__ieee754_pow+0xbe>
 8005d20:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8005d24:	f109 33ff 	add.w	r3, r9, #4294967295
 8005d28:	930c      	str	r3, [sp, #48]	; 0x30
 8005d2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d2c:	9b00      	ldr	r3, [sp, #0]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	d104      	bne.n	8005d3c <__ieee754_pow+0x1bc>
 8005d32:	463a      	mov	r2, r7
 8005d34:	4643      	mov	r3, r8
 8005d36:	4638      	mov	r0, r7
 8005d38:	4641      	mov	r1, r8
 8005d3a:	e7e5      	b.n	8005d08 <__ieee754_pow+0x188>
 8005d3c:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <__ieee754_pow+0x218>)
 8005d3e:	429d      	cmp	r5, r3
 8005d40:	f340 80fc 	ble.w	8005f3c <__ieee754_pow+0x3bc>
 8005d44:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005d48:	429d      	cmp	r5, r3
 8005d4a:	dd0b      	ble.n	8005d64 <__ieee754_pow+0x1e4>
 8005d4c:	4b0f      	ldr	r3, [pc, #60]	; (8005d8c <__ieee754_pow+0x20c>)
 8005d4e:	429c      	cmp	r4, r3
 8005d50:	dc0e      	bgt.n	8005d70 <__ieee754_pow+0x1f0>
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	f6bf af71 	bge.w	8005c3a <__ieee754_pow+0xba>
 8005d58:	a307      	add	r3, pc, #28	; (adr r3, 8005d78 <__ieee754_pow+0x1f8>)
 8005d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5e:	4610      	mov	r0, r2
 8005d60:	4619      	mov	r1, r3
 8005d62:	e79e      	b.n	8005ca2 <__ieee754_pow+0x122>
 8005d64:	4b0d      	ldr	r3, [pc, #52]	; (8005d9c <__ieee754_pow+0x21c>)
 8005d66:	429c      	cmp	r4, r3
 8005d68:	ddf3      	ble.n	8005d52 <__ieee754_pow+0x1d2>
 8005d6a:	4b09      	ldr	r3, [pc, #36]	; (8005d90 <__ieee754_pow+0x210>)
 8005d6c:	429c      	cmp	r4, r3
 8005d6e:	dd17      	ble.n	8005da0 <__ieee754_pow+0x220>
 8005d70:	2e00      	cmp	r6, #0
 8005d72:	dcf1      	bgt.n	8005d58 <__ieee754_pow+0x1d8>
 8005d74:	e761      	b.n	8005c3a <__ieee754_pow+0xba>
 8005d76:	bf00      	nop
 8005d78:	8800759c 	.word	0x8800759c
 8005d7c:	7e37e43c 	.word	0x7e37e43c
 8005d80:	7ff00000 	.word	0x7ff00000
 8005d84:	08006e0b 	.word	0x08006e0b
 8005d88:	433fffff 	.word	0x433fffff
 8005d8c:	3fefffff 	.word	0x3fefffff
 8005d90:	3ff00000 	.word	0x3ff00000
 8005d94:	3fe00000 	.word	0x3fe00000
 8005d98:	41e00000 	.word	0x41e00000
 8005d9c:	3feffffe 	.word	0x3feffffe
 8005da0:	2200      	movs	r2, #0
 8005da2:	4b61      	ldr	r3, [pc, #388]	; (8005f28 <__ieee754_pow+0x3a8>)
 8005da4:	f7fa f9e2 	bl	800016c <__aeabi_dsub>
 8005da8:	a355      	add	r3, pc, #340	; (adr r3, 8005f00 <__ieee754_pow+0x380>)
 8005daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dae:	4604      	mov	r4, r0
 8005db0:	460d      	mov	r5, r1
 8005db2:	f7fa fb8f 	bl	80004d4 <__aeabi_dmul>
 8005db6:	a354      	add	r3, pc, #336	; (adr r3, 8005f08 <__ieee754_pow+0x388>)
 8005db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbc:	4606      	mov	r6, r0
 8005dbe:	460f      	mov	r7, r1
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	f7fa fb86 	bl	80004d4 <__aeabi_dmul>
 8005dc8:	2200      	movs	r2, #0
 8005dca:	4682      	mov	sl, r0
 8005dcc:	468b      	mov	fp, r1
 8005dce:	4b57      	ldr	r3, [pc, #348]	; (8005f2c <__ieee754_pow+0x3ac>)
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	f7fa fb7e 	bl	80004d4 <__aeabi_dmul>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	460b      	mov	r3, r1
 8005ddc:	a14c      	add	r1, pc, #304	; (adr r1, 8005f10 <__ieee754_pow+0x390>)
 8005dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005de2:	f7fa f9c3 	bl	800016c <__aeabi_dsub>
 8005de6:	4622      	mov	r2, r4
 8005de8:	462b      	mov	r3, r5
 8005dea:	f7fa fb73 	bl	80004d4 <__aeabi_dmul>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	2000      	movs	r0, #0
 8005df4:	494e      	ldr	r1, [pc, #312]	; (8005f30 <__ieee754_pow+0x3b0>)
 8005df6:	f7fa f9b9 	bl	800016c <__aeabi_dsub>
 8005dfa:	4622      	mov	r2, r4
 8005dfc:	462b      	mov	r3, r5
 8005dfe:	4680      	mov	r8, r0
 8005e00:	4689      	mov	r9, r1
 8005e02:	4620      	mov	r0, r4
 8005e04:	4629      	mov	r1, r5
 8005e06:	f7fa fb65 	bl	80004d4 <__aeabi_dmul>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4640      	mov	r0, r8
 8005e10:	4649      	mov	r1, r9
 8005e12:	f7fa fb5f 	bl	80004d4 <__aeabi_dmul>
 8005e16:	a340      	add	r3, pc, #256	; (adr r3, 8005f18 <__ieee754_pow+0x398>)
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f7fa fb5a 	bl	80004d4 <__aeabi_dmul>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	4650      	mov	r0, sl
 8005e26:	4659      	mov	r1, fp
 8005e28:	f7fa f9a0 	bl	800016c <__aeabi_dsub>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4604      	mov	r4, r0
 8005e32:	460d      	mov	r5, r1
 8005e34:	4630      	mov	r0, r6
 8005e36:	4639      	mov	r1, r7
 8005e38:	f7fa f99a 	bl	8000170 <__adddf3>
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	468b      	mov	fp, r1
 8005e40:	4682      	mov	sl, r0
 8005e42:	4632      	mov	r2, r6
 8005e44:	463b      	mov	r3, r7
 8005e46:	f7fa f991 	bl	800016c <__aeabi_dsub>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4620      	mov	r0, r4
 8005e50:	4629      	mov	r1, r5
 8005e52:	f7fa f98b 	bl	800016c <__aeabi_dsub>
 8005e56:	9b00      	ldr	r3, [sp, #0]
 8005e58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f04f 0300 	mov.w	r3, #0
 8005e62:	bf0c      	ite	eq
 8005e64:	4c33      	ldreq	r4, [pc, #204]	; (8005f34 <__ieee754_pow+0x3b4>)
 8005e66:	4c30      	ldrne	r4, [pc, #192]	; (8005f28 <__ieee754_pow+0x3a8>)
 8005e68:	4606      	mov	r6, r0
 8005e6a:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005e6e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005e72:	2400      	movs	r4, #0
 8005e74:	460f      	mov	r7, r1
 8005e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e7a:	4622      	mov	r2, r4
 8005e7c:	462b      	mov	r3, r5
 8005e7e:	f7fa f975 	bl	800016c <__aeabi_dsub>
 8005e82:	4652      	mov	r2, sl
 8005e84:	465b      	mov	r3, fp
 8005e86:	f7fa fb25 	bl	80004d4 <__aeabi_dmul>
 8005e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e8e:	4680      	mov	r8, r0
 8005e90:	4689      	mov	r9, r1
 8005e92:	4630      	mov	r0, r6
 8005e94:	4639      	mov	r1, r7
 8005e96:	f7fa fb1d 	bl	80004d4 <__aeabi_dmul>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	4640      	mov	r0, r8
 8005ea0:	4649      	mov	r1, r9
 8005ea2:	f7fa f965 	bl	8000170 <__adddf3>
 8005ea6:	4622      	mov	r2, r4
 8005ea8:	462b      	mov	r3, r5
 8005eaa:	4680      	mov	r8, r0
 8005eac:	4689      	mov	r9, r1
 8005eae:	4650      	mov	r0, sl
 8005eb0:	4659      	mov	r1, fp
 8005eb2:	f7fa fb0f 	bl	80004d4 <__aeabi_dmul>
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	460d      	mov	r5, r1
 8005eba:	460b      	mov	r3, r1
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	4640      	mov	r0, r8
 8005ec2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005ec6:	f7fa f953 	bl	8000170 <__adddf3>
 8005eca:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <__ieee754_pow+0x3b8>)
 8005ecc:	4682      	mov	sl, r0
 8005ece:	4299      	cmp	r1, r3
 8005ed0:	460f      	mov	r7, r1
 8005ed2:	460e      	mov	r6, r1
 8005ed4:	f340 82da 	ble.w	800648c <__ieee754_pow+0x90c>
 8005ed8:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005edc:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005ee0:	4303      	orrs	r3, r0
 8005ee2:	f000 81d5 	beq.w	8006290 <__ieee754_pow+0x710>
 8005ee6:	a30e      	add	r3, pc, #56	; (adr r3, 8005f20 <__ieee754_pow+0x3a0>)
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ef0:	f7fa faf0 	bl	80004d4 <__aeabi_dmul>
 8005ef4:	a30a      	add	r3, pc, #40	; (adr r3, 8005f20 <__ieee754_pow+0x3a0>)
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	e6d2      	b.n	8005ca2 <__ieee754_pow+0x122>
 8005efc:	f3af 8000 	nop.w
 8005f00:	60000000 	.word	0x60000000
 8005f04:	3ff71547 	.word	0x3ff71547
 8005f08:	f85ddf44 	.word	0xf85ddf44
 8005f0c:	3e54ae0b 	.word	0x3e54ae0b
 8005f10:	55555555 	.word	0x55555555
 8005f14:	3fd55555 	.word	0x3fd55555
 8005f18:	652b82fe 	.word	0x652b82fe
 8005f1c:	3ff71547 	.word	0x3ff71547
 8005f20:	8800759c 	.word	0x8800759c
 8005f24:	7e37e43c 	.word	0x7e37e43c
 8005f28:	3ff00000 	.word	0x3ff00000
 8005f2c:	3fd00000 	.word	0x3fd00000
 8005f30:	3fe00000 	.word	0x3fe00000
 8005f34:	bff00000 	.word	0xbff00000
 8005f38:	408fffff 	.word	0x408fffff
 8005f3c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005f40:	f04f 0200 	mov.w	r2, #0
 8005f44:	da05      	bge.n	8005f52 <__ieee754_pow+0x3d2>
 8005f46:	4bca      	ldr	r3, [pc, #808]	; (8006270 <__ieee754_pow+0x6f0>)
 8005f48:	f7fa fac4 	bl	80004d4 <__aeabi_dmul>
 8005f4c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005f50:	460c      	mov	r4, r1
 8005f52:	1523      	asrs	r3, r4, #20
 8005f54:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005f58:	4413      	add	r3, r2
 8005f5a:	9307      	str	r3, [sp, #28]
 8005f5c:	4bc5      	ldr	r3, [pc, #788]	; (8006274 <__ieee754_pow+0x6f4>)
 8005f5e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005f62:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005f66:	429c      	cmp	r4, r3
 8005f68:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005f6c:	dd08      	ble.n	8005f80 <__ieee754_pow+0x400>
 8005f6e:	4bc2      	ldr	r3, [pc, #776]	; (8006278 <__ieee754_pow+0x6f8>)
 8005f70:	429c      	cmp	r4, r3
 8005f72:	f340 8154 	ble.w	800621e <__ieee754_pow+0x69e>
 8005f76:	9b07      	ldr	r3, [sp, #28]
 8005f78:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	9307      	str	r3, [sp, #28]
 8005f80:	2600      	movs	r6, #0
 8005f82:	4629      	mov	r1, r5
 8005f84:	00f3      	lsls	r3, r6, #3
 8005f86:	930d      	str	r3, [sp, #52]	; 0x34
 8005f88:	4bbc      	ldr	r3, [pc, #752]	; (800627c <__ieee754_pow+0x6fc>)
 8005f8a:	00f2      	lsls	r2, r6, #3
 8005f8c:	4413      	add	r3, r2
 8005f8e:	cb18      	ldmia	r3, {r3, r4}
 8005f90:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8005f94:	461a      	mov	r2, r3
 8005f96:	4623      	mov	r3, r4
 8005f98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005f9c:	f7fa f8e6 	bl	800016c <__aeabi_dsub>
 8005fa0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005fa4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005fa8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005fac:	f7fa f8e0 	bl	8000170 <__adddf3>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	49b2      	ldr	r1, [pc, #712]	; (8006280 <__ieee754_pow+0x700>)
 8005fb8:	f7fa fbb6 	bl	8000728 <__aeabi_ddiv>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005fc8:	f7fa fa84 	bl	80004d4 <__aeabi_dmul>
 8005fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fd0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005fd4:	f04f 0a00 	mov.w	sl, #0
 8005fd8:	2200      	movs	r2, #0
 8005fda:	106d      	asrs	r5, r5, #1
 8005fdc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005fe0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005fe4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005fe8:	4659      	mov	r1, fp
 8005fea:	4650      	mov	r0, sl
 8005fec:	4614      	mov	r4, r2
 8005fee:	461d      	mov	r5, r3
 8005ff0:	f7fa fa70 	bl	80004d4 <__aeabi_dmul>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005ffc:	f7fa f8b6 	bl	800016c <__aeabi_dsub>
 8006000:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006004:	4606      	mov	r6, r0
 8006006:	460f      	mov	r7, r1
 8006008:	4620      	mov	r0, r4
 800600a:	4629      	mov	r1, r5
 800600c:	f7fa f8ae 	bl	800016c <__aeabi_dsub>
 8006010:	4602      	mov	r2, r0
 8006012:	460b      	mov	r3, r1
 8006014:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006018:	f7fa f8a8 	bl	800016c <__aeabi_dsub>
 800601c:	465b      	mov	r3, fp
 800601e:	4652      	mov	r2, sl
 8006020:	f7fa fa58 	bl	80004d4 <__aeabi_dmul>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4630      	mov	r0, r6
 800602a:	4639      	mov	r1, r7
 800602c:	f7fa f89e 	bl	800016c <__aeabi_dsub>
 8006030:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006034:	f7fa fa4e 	bl	80004d4 <__aeabi_dmul>
 8006038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800603c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006040:	4610      	mov	r0, r2
 8006042:	4619      	mov	r1, r3
 8006044:	f7fa fa46 	bl	80004d4 <__aeabi_dmul>
 8006048:	a377      	add	r3, pc, #476	; (adr r3, 8006228 <__ieee754_pow+0x6a8>)
 800604a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604e:	4604      	mov	r4, r0
 8006050:	460d      	mov	r5, r1
 8006052:	f7fa fa3f 	bl	80004d4 <__aeabi_dmul>
 8006056:	a376      	add	r3, pc, #472	; (adr r3, 8006230 <__ieee754_pow+0x6b0>)
 8006058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605c:	f7fa f888 	bl	8000170 <__adddf3>
 8006060:	4622      	mov	r2, r4
 8006062:	462b      	mov	r3, r5
 8006064:	f7fa fa36 	bl	80004d4 <__aeabi_dmul>
 8006068:	a373      	add	r3, pc, #460	; (adr r3, 8006238 <__ieee754_pow+0x6b8>)
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	f7fa f87f 	bl	8000170 <__adddf3>
 8006072:	4622      	mov	r2, r4
 8006074:	462b      	mov	r3, r5
 8006076:	f7fa fa2d 	bl	80004d4 <__aeabi_dmul>
 800607a:	a371      	add	r3, pc, #452	; (adr r3, 8006240 <__ieee754_pow+0x6c0>)
 800607c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006080:	f7fa f876 	bl	8000170 <__adddf3>
 8006084:	4622      	mov	r2, r4
 8006086:	462b      	mov	r3, r5
 8006088:	f7fa fa24 	bl	80004d4 <__aeabi_dmul>
 800608c:	a36e      	add	r3, pc, #440	; (adr r3, 8006248 <__ieee754_pow+0x6c8>)
 800608e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006092:	f7fa f86d 	bl	8000170 <__adddf3>
 8006096:	4622      	mov	r2, r4
 8006098:	462b      	mov	r3, r5
 800609a:	f7fa fa1b 	bl	80004d4 <__aeabi_dmul>
 800609e:	a36c      	add	r3, pc, #432	; (adr r3, 8006250 <__ieee754_pow+0x6d0>)
 80060a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a4:	f7fa f864 	bl	8000170 <__adddf3>
 80060a8:	4622      	mov	r2, r4
 80060aa:	4606      	mov	r6, r0
 80060ac:	460f      	mov	r7, r1
 80060ae:	462b      	mov	r3, r5
 80060b0:	4620      	mov	r0, r4
 80060b2:	4629      	mov	r1, r5
 80060b4:	f7fa fa0e 	bl	80004d4 <__aeabi_dmul>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	4630      	mov	r0, r6
 80060be:	4639      	mov	r1, r7
 80060c0:	f7fa fa08 	bl	80004d4 <__aeabi_dmul>
 80060c4:	4604      	mov	r4, r0
 80060c6:	460d      	mov	r5, r1
 80060c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060cc:	465b      	mov	r3, fp
 80060ce:	4652      	mov	r2, sl
 80060d0:	f7fa f84e 	bl	8000170 <__adddf3>
 80060d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80060d8:	f7fa f9fc 	bl	80004d4 <__aeabi_dmul>
 80060dc:	4622      	mov	r2, r4
 80060de:	462b      	mov	r3, r5
 80060e0:	f7fa f846 	bl	8000170 <__adddf3>
 80060e4:	465b      	mov	r3, fp
 80060e6:	4606      	mov	r6, r0
 80060e8:	460f      	mov	r7, r1
 80060ea:	4652      	mov	r2, sl
 80060ec:	4659      	mov	r1, fp
 80060ee:	4650      	mov	r0, sl
 80060f0:	f7fa f9f0 	bl	80004d4 <__aeabi_dmul>
 80060f4:	2200      	movs	r2, #0
 80060f6:	4b63      	ldr	r3, [pc, #396]	; (8006284 <__ieee754_pow+0x704>)
 80060f8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80060fc:	f7fa f838 	bl	8000170 <__adddf3>
 8006100:	4632      	mov	r2, r6
 8006102:	463b      	mov	r3, r7
 8006104:	f7fa f834 	bl	8000170 <__adddf3>
 8006108:	4650      	mov	r0, sl
 800610a:	460d      	mov	r5, r1
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4650      	mov	r0, sl
 8006112:	4659      	mov	r1, fp
 8006114:	f7fa f9de 	bl	80004d4 <__aeabi_dmul>
 8006118:	2200      	movs	r2, #0
 800611a:	4680      	mov	r8, r0
 800611c:	4689      	mov	r9, r1
 800611e:	4b59      	ldr	r3, [pc, #356]	; (8006284 <__ieee754_pow+0x704>)
 8006120:	4629      	mov	r1, r5
 8006122:	4650      	mov	r0, sl
 8006124:	f7fa f822 	bl	800016c <__aeabi_dsub>
 8006128:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800612c:	f7fa f81e 	bl	800016c <__aeabi_dsub>
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	4630      	mov	r0, r6
 8006136:	4639      	mov	r1, r7
 8006138:	f7fa f818 	bl	800016c <__aeabi_dsub>
 800613c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006140:	f7fa f9c8 	bl	80004d4 <__aeabi_dmul>
 8006144:	462b      	mov	r3, r5
 8006146:	4606      	mov	r6, r0
 8006148:	460f      	mov	r7, r1
 800614a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800614e:	4652      	mov	r2, sl
 8006150:	f7fa f9c0 	bl	80004d4 <__aeabi_dmul>
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	4630      	mov	r0, r6
 800615a:	4639      	mov	r1, r7
 800615c:	f7fa f808 	bl	8000170 <__adddf3>
 8006160:	4606      	mov	r6, r0
 8006162:	460f      	mov	r7, r1
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	4640      	mov	r0, r8
 800616a:	4649      	mov	r1, r9
 800616c:	f7fa f800 	bl	8000170 <__adddf3>
 8006170:	a339      	add	r3, pc, #228	; (adr r3, 8006258 <__ieee754_pow+0x6d8>)
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	4650      	mov	r0, sl
 8006178:	460d      	mov	r5, r1
 800617a:	f7fa f9ab 	bl	80004d4 <__aeabi_dmul>
 800617e:	4642      	mov	r2, r8
 8006180:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006184:	464b      	mov	r3, r9
 8006186:	4629      	mov	r1, r5
 8006188:	4650      	mov	r0, sl
 800618a:	f7f9 ffef 	bl	800016c <__aeabi_dsub>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4630      	mov	r0, r6
 8006194:	4639      	mov	r1, r7
 8006196:	f7f9 ffe9 	bl	800016c <__aeabi_dsub>
 800619a:	a331      	add	r3, pc, #196	; (adr r3, 8006260 <__ieee754_pow+0x6e0>)
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	f7fa f998 	bl	80004d4 <__aeabi_dmul>
 80061a4:	a330      	add	r3, pc, #192	; (adr r3, 8006268 <__ieee754_pow+0x6e8>)
 80061a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061aa:	4606      	mov	r6, r0
 80061ac:	460f      	mov	r7, r1
 80061ae:	4650      	mov	r0, sl
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7fa f98f 	bl	80004d4 <__aeabi_dmul>
 80061b6:	4602      	mov	r2, r0
 80061b8:	460b      	mov	r3, r1
 80061ba:	4630      	mov	r0, r6
 80061bc:	4639      	mov	r1, r7
 80061be:	f7f9 ffd7 	bl	8000170 <__adddf3>
 80061c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80061c4:	4b30      	ldr	r3, [pc, #192]	; (8006288 <__ieee754_pow+0x708>)
 80061c6:	4413      	add	r3, r2
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7f9 ffd0 	bl	8000170 <__adddf3>
 80061d0:	4604      	mov	r4, r0
 80061d2:	9807      	ldr	r0, [sp, #28]
 80061d4:	460d      	mov	r5, r1
 80061d6:	f7fa f917 	bl	8000408 <__aeabi_i2d>
 80061da:	4606      	mov	r6, r0
 80061dc:	460f      	mov	r7, r1
 80061de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80061e0:	4b2a      	ldr	r3, [pc, #168]	; (800628c <__ieee754_pow+0x70c>)
 80061e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061e6:	4413      	add	r3, r2
 80061e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061ec:	4622      	mov	r2, r4
 80061ee:	462b      	mov	r3, r5
 80061f0:	f7f9 ffbe 	bl	8000170 <__adddf3>
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	f7f9 ffba 	bl	8000170 <__adddf3>
 80061fc:	4632      	mov	r2, r6
 80061fe:	463b      	mov	r3, r7
 8006200:	f7f9 ffb6 	bl	8000170 <__adddf3>
 8006204:	4632      	mov	r2, r6
 8006206:	463b      	mov	r3, r7
 8006208:	4650      	mov	r0, sl
 800620a:	468b      	mov	fp, r1
 800620c:	f7f9 ffae 	bl	800016c <__aeabi_dsub>
 8006210:	4642      	mov	r2, r8
 8006212:	464b      	mov	r3, r9
 8006214:	f7f9 ffaa 	bl	800016c <__aeabi_dsub>
 8006218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800621c:	e613      	b.n	8005e46 <__ieee754_pow+0x2c6>
 800621e:	2601      	movs	r6, #1
 8006220:	e6af      	b.n	8005f82 <__ieee754_pow+0x402>
 8006222:	bf00      	nop
 8006224:	f3af 8000 	nop.w
 8006228:	4a454eef 	.word	0x4a454eef
 800622c:	3fca7e28 	.word	0x3fca7e28
 8006230:	93c9db65 	.word	0x93c9db65
 8006234:	3fcd864a 	.word	0x3fcd864a
 8006238:	a91d4101 	.word	0xa91d4101
 800623c:	3fd17460 	.word	0x3fd17460
 8006240:	518f264d 	.word	0x518f264d
 8006244:	3fd55555 	.word	0x3fd55555
 8006248:	db6fabff 	.word	0xdb6fabff
 800624c:	3fdb6db6 	.word	0x3fdb6db6
 8006250:	33333303 	.word	0x33333303
 8006254:	3fe33333 	.word	0x3fe33333
 8006258:	e0000000 	.word	0xe0000000
 800625c:	3feec709 	.word	0x3feec709
 8006260:	dc3a03fd 	.word	0xdc3a03fd
 8006264:	3feec709 	.word	0x3feec709
 8006268:	145b01f5 	.word	0x145b01f5
 800626c:	be3e2fe0 	.word	0xbe3e2fe0
 8006270:	43400000 	.word	0x43400000
 8006274:	0003988e 	.word	0x0003988e
 8006278:	000bb679 	.word	0x000bb679
 800627c:	08006e10 	.word	0x08006e10
 8006280:	3ff00000 	.word	0x3ff00000
 8006284:	40080000 	.word	0x40080000
 8006288:	08006e30 	.word	0x08006e30
 800628c:	08006e20 	.word	0x08006e20
 8006290:	a39b      	add	r3, pc, #620	; (adr r3, 8006500 <__ieee754_pow+0x980>)
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	4640      	mov	r0, r8
 8006298:	4649      	mov	r1, r9
 800629a:	f7f9 ff69 	bl	8000170 <__adddf3>
 800629e:	4622      	mov	r2, r4
 80062a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062a4:	462b      	mov	r3, r5
 80062a6:	4650      	mov	r0, sl
 80062a8:	4639      	mov	r1, r7
 80062aa:	f7f9 ff5f 	bl	800016c <__aeabi_dsub>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062b6:	f7fa fb9d 	bl	80009f4 <__aeabi_dcmpgt>
 80062ba:	2800      	cmp	r0, #0
 80062bc:	f47f ae13 	bne.w	8005ee6 <__ieee754_pow+0x366>
 80062c0:	4aa3      	ldr	r2, [pc, #652]	; (8006550 <__ieee754_pow+0x9d0>)
 80062c2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80062c6:	4293      	cmp	r3, r2
 80062c8:	f340 8104 	ble.w	80064d4 <__ieee754_pow+0x954>
 80062cc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80062d0:	2000      	movs	r0, #0
 80062d2:	151b      	asrs	r3, r3, #20
 80062d4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80062d8:	fa4a f303 	asr.w	r3, sl, r3
 80062dc:	4433      	add	r3, r6
 80062de:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80062e2:	4f9c      	ldr	r7, [pc, #624]	; (8006554 <__ieee754_pow+0x9d4>)
 80062e4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80062e8:	4117      	asrs	r7, r2
 80062ea:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80062ee:	ea23 0107 	bic.w	r1, r3, r7
 80062f2:	f1c2 0214 	rsb	r2, r2, #20
 80062f6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80062fa:	fa4a fa02 	asr.w	sl, sl, r2
 80062fe:	2e00      	cmp	r6, #0
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	4620      	mov	r0, r4
 8006306:	4629      	mov	r1, r5
 8006308:	bfb8      	it	lt
 800630a:	f1ca 0a00 	rsblt	sl, sl, #0
 800630e:	f7f9 ff2d 	bl	800016c <__aeabi_dsub>
 8006312:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800631a:	4642      	mov	r2, r8
 800631c:	464b      	mov	r3, r9
 800631e:	f7f9 ff27 	bl	8000170 <__adddf3>
 8006322:	a379      	add	r3, pc, #484	; (adr r3, 8006508 <__ieee754_pow+0x988>)
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	2000      	movs	r0, #0
 800632a:	460d      	mov	r5, r1
 800632c:	4604      	mov	r4, r0
 800632e:	f7fa f8d1 	bl	80004d4 <__aeabi_dmul>
 8006332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006336:	4606      	mov	r6, r0
 8006338:	460f      	mov	r7, r1
 800633a:	4620      	mov	r0, r4
 800633c:	4629      	mov	r1, r5
 800633e:	f7f9 ff15 	bl	800016c <__aeabi_dsub>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	4640      	mov	r0, r8
 8006348:	4649      	mov	r1, r9
 800634a:	f7f9 ff0f 	bl	800016c <__aeabi_dsub>
 800634e:	a370      	add	r3, pc, #448	; (adr r3, 8006510 <__ieee754_pow+0x990>)
 8006350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006354:	f7fa f8be 	bl	80004d4 <__aeabi_dmul>
 8006358:	a36f      	add	r3, pc, #444	; (adr r3, 8006518 <__ieee754_pow+0x998>)
 800635a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635e:	4680      	mov	r8, r0
 8006360:	4689      	mov	r9, r1
 8006362:	4620      	mov	r0, r4
 8006364:	4629      	mov	r1, r5
 8006366:	f7fa f8b5 	bl	80004d4 <__aeabi_dmul>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	4640      	mov	r0, r8
 8006370:	4649      	mov	r1, r9
 8006372:	f7f9 fefd 	bl	8000170 <__adddf3>
 8006376:	4604      	mov	r4, r0
 8006378:	460d      	mov	r5, r1
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4630      	mov	r0, r6
 8006380:	4639      	mov	r1, r7
 8006382:	f7f9 fef5 	bl	8000170 <__adddf3>
 8006386:	4632      	mov	r2, r6
 8006388:	463b      	mov	r3, r7
 800638a:	4680      	mov	r8, r0
 800638c:	4689      	mov	r9, r1
 800638e:	f7f9 feed 	bl	800016c <__aeabi_dsub>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	4620      	mov	r0, r4
 8006398:	4629      	mov	r1, r5
 800639a:	f7f9 fee7 	bl	800016c <__aeabi_dsub>
 800639e:	4642      	mov	r2, r8
 80063a0:	4606      	mov	r6, r0
 80063a2:	460f      	mov	r7, r1
 80063a4:	464b      	mov	r3, r9
 80063a6:	4640      	mov	r0, r8
 80063a8:	4649      	mov	r1, r9
 80063aa:	f7fa f893 	bl	80004d4 <__aeabi_dmul>
 80063ae:	a35c      	add	r3, pc, #368	; (adr r3, 8006520 <__ieee754_pow+0x9a0>)
 80063b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b4:	4604      	mov	r4, r0
 80063b6:	460d      	mov	r5, r1
 80063b8:	f7fa f88c 	bl	80004d4 <__aeabi_dmul>
 80063bc:	a35a      	add	r3, pc, #360	; (adr r3, 8006528 <__ieee754_pow+0x9a8>)
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	f7f9 fed3 	bl	800016c <__aeabi_dsub>
 80063c6:	4622      	mov	r2, r4
 80063c8:	462b      	mov	r3, r5
 80063ca:	f7fa f883 	bl	80004d4 <__aeabi_dmul>
 80063ce:	a358      	add	r3, pc, #352	; (adr r3, 8006530 <__ieee754_pow+0x9b0>)
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f7f9 fecc 	bl	8000170 <__adddf3>
 80063d8:	4622      	mov	r2, r4
 80063da:	462b      	mov	r3, r5
 80063dc:	f7fa f87a 	bl	80004d4 <__aeabi_dmul>
 80063e0:	a355      	add	r3, pc, #340	; (adr r3, 8006538 <__ieee754_pow+0x9b8>)
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f7f9 fec1 	bl	800016c <__aeabi_dsub>
 80063ea:	4622      	mov	r2, r4
 80063ec:	462b      	mov	r3, r5
 80063ee:	f7fa f871 	bl	80004d4 <__aeabi_dmul>
 80063f2:	a353      	add	r3, pc, #332	; (adr r3, 8006540 <__ieee754_pow+0x9c0>)
 80063f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f8:	f7f9 feba 	bl	8000170 <__adddf3>
 80063fc:	4622      	mov	r2, r4
 80063fe:	462b      	mov	r3, r5
 8006400:	f7fa f868 	bl	80004d4 <__aeabi_dmul>
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4640      	mov	r0, r8
 800640a:	4649      	mov	r1, r9
 800640c:	f7f9 feae 	bl	800016c <__aeabi_dsub>
 8006410:	4604      	mov	r4, r0
 8006412:	460d      	mov	r5, r1
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	4640      	mov	r0, r8
 800641a:	4649      	mov	r1, r9
 800641c:	f7fa f85a 	bl	80004d4 <__aeabi_dmul>
 8006420:	2200      	movs	r2, #0
 8006422:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006426:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800642a:	4620      	mov	r0, r4
 800642c:	4629      	mov	r1, r5
 800642e:	f7f9 fe9d 	bl	800016c <__aeabi_dsub>
 8006432:	4602      	mov	r2, r0
 8006434:	460b      	mov	r3, r1
 8006436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800643a:	f7fa f975 	bl	8000728 <__aeabi_ddiv>
 800643e:	4632      	mov	r2, r6
 8006440:	4604      	mov	r4, r0
 8006442:	460d      	mov	r5, r1
 8006444:	463b      	mov	r3, r7
 8006446:	4640      	mov	r0, r8
 8006448:	4649      	mov	r1, r9
 800644a:	f7fa f843 	bl	80004d4 <__aeabi_dmul>
 800644e:	4632      	mov	r2, r6
 8006450:	463b      	mov	r3, r7
 8006452:	f7f9 fe8d 	bl	8000170 <__adddf3>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	4620      	mov	r0, r4
 800645c:	4629      	mov	r1, r5
 800645e:	f7f9 fe85 	bl	800016c <__aeabi_dsub>
 8006462:	4642      	mov	r2, r8
 8006464:	464b      	mov	r3, r9
 8006466:	f7f9 fe81 	bl	800016c <__aeabi_dsub>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	2000      	movs	r0, #0
 8006470:	4939      	ldr	r1, [pc, #228]	; (8006558 <__ieee754_pow+0x9d8>)
 8006472:	f7f9 fe7b 	bl	800016c <__aeabi_dsub>
 8006476:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800647a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800647e:	da2c      	bge.n	80064da <__ieee754_pow+0x95a>
 8006480:	4652      	mov	r2, sl
 8006482:	f000 f9b5 	bl	80067f0 <scalbn>
 8006486:	e9dd 2300 	ldrd	r2, r3, [sp]
 800648a:	e40a      	b.n	8005ca2 <__ieee754_pow+0x122>
 800648c:	4b33      	ldr	r3, [pc, #204]	; (800655c <__ieee754_pow+0x9dc>)
 800648e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006492:	429f      	cmp	r7, r3
 8006494:	f77f af14 	ble.w	80062c0 <__ieee754_pow+0x740>
 8006498:	4b31      	ldr	r3, [pc, #196]	; (8006560 <__ieee754_pow+0x9e0>)
 800649a:	440b      	add	r3, r1
 800649c:	4303      	orrs	r3, r0
 800649e:	d00b      	beq.n	80064b8 <__ieee754_pow+0x938>
 80064a0:	a329      	add	r3, pc, #164	; (adr r3, 8006548 <__ieee754_pow+0x9c8>)
 80064a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064aa:	f7fa f813 	bl	80004d4 <__aeabi_dmul>
 80064ae:	a326      	add	r3, pc, #152	; (adr r3, 8006548 <__ieee754_pow+0x9c8>)
 80064b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b4:	f7ff bbf5 	b.w	8005ca2 <__ieee754_pow+0x122>
 80064b8:	4622      	mov	r2, r4
 80064ba:	462b      	mov	r3, r5
 80064bc:	f7f9 fe56 	bl	800016c <__aeabi_dsub>
 80064c0:	4602      	mov	r2, r0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4640      	mov	r0, r8
 80064c6:	4649      	mov	r1, r9
 80064c8:	f7fa fa80 	bl	80009cc <__aeabi_dcmple>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	f43f aef7 	beq.w	80062c0 <__ieee754_pow+0x740>
 80064d2:	e7e5      	b.n	80064a0 <__ieee754_pow+0x920>
 80064d4:	f04f 0a00 	mov.w	sl, #0
 80064d8:	e71d      	b.n	8006316 <__ieee754_pow+0x796>
 80064da:	4621      	mov	r1, r4
 80064dc:	e7d3      	b.n	8006486 <__ieee754_pow+0x906>
 80064de:	2000      	movs	r0, #0
 80064e0:	491d      	ldr	r1, [pc, #116]	; (8006558 <__ieee754_pow+0x9d8>)
 80064e2:	f7ff bbac 	b.w	8005c3e <__ieee754_pow+0xbe>
 80064e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ea:	f7ff bba8 	b.w	8005c3e <__ieee754_pow+0xbe>
 80064ee:	4638      	mov	r0, r7
 80064f0:	4641      	mov	r1, r8
 80064f2:	f7ff bba4 	b.w	8005c3e <__ieee754_pow+0xbe>
 80064f6:	9200      	str	r2, [sp, #0]
 80064f8:	f7ff bbb4 	b.w	8005c64 <__ieee754_pow+0xe4>
 80064fc:	f3af 8000 	nop.w
 8006500:	652b82fe 	.word	0x652b82fe
 8006504:	3c971547 	.word	0x3c971547
 8006508:	00000000 	.word	0x00000000
 800650c:	3fe62e43 	.word	0x3fe62e43
 8006510:	fefa39ef 	.word	0xfefa39ef
 8006514:	3fe62e42 	.word	0x3fe62e42
 8006518:	0ca86c39 	.word	0x0ca86c39
 800651c:	be205c61 	.word	0xbe205c61
 8006520:	72bea4d0 	.word	0x72bea4d0
 8006524:	3e663769 	.word	0x3e663769
 8006528:	c5d26bf1 	.word	0xc5d26bf1
 800652c:	3ebbbd41 	.word	0x3ebbbd41
 8006530:	af25de2c 	.word	0xaf25de2c
 8006534:	3f11566a 	.word	0x3f11566a
 8006538:	16bebd93 	.word	0x16bebd93
 800653c:	3f66c16c 	.word	0x3f66c16c
 8006540:	5555553e 	.word	0x5555553e
 8006544:	3fc55555 	.word	0x3fc55555
 8006548:	c2f8f359 	.word	0xc2f8f359
 800654c:	01a56e1f 	.word	0x01a56e1f
 8006550:	3fe00000 	.word	0x3fe00000
 8006554:	000fffff 	.word	0x000fffff
 8006558:	3ff00000 	.word	0x3ff00000
 800655c:	4090cbff 	.word	0x4090cbff
 8006560:	3f6f3400 	.word	0x3f6f3400

08006564 <__ieee754_sqrt>:
 8006564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006568:	f8df e14c 	ldr.w	lr, [pc, #332]	; 80066b8 <__ieee754_sqrt+0x154>
 800656c:	4606      	mov	r6, r0
 800656e:	ea3e 0e01 	bics.w	lr, lr, r1
 8006572:	460d      	mov	r5, r1
 8006574:	4607      	mov	r7, r0
 8006576:	460a      	mov	r2, r1
 8006578:	460c      	mov	r4, r1
 800657a:	4603      	mov	r3, r0
 800657c:	d10f      	bne.n	800659e <__ieee754_sqrt+0x3a>
 800657e:	4602      	mov	r2, r0
 8006580:	460b      	mov	r3, r1
 8006582:	f7f9 ffa7 	bl	80004d4 <__aeabi_dmul>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4630      	mov	r0, r6
 800658c:	4629      	mov	r1, r5
 800658e:	f7f9 fdef 	bl	8000170 <__adddf3>
 8006592:	4606      	mov	r6, r0
 8006594:	460d      	mov	r5, r1
 8006596:	4630      	mov	r0, r6
 8006598:	4629      	mov	r1, r5
 800659a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800659e:	2900      	cmp	r1, #0
 80065a0:	dc0e      	bgt.n	80065c0 <__ieee754_sqrt+0x5c>
 80065a2:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80065a6:	ea5e 0707 	orrs.w	r7, lr, r7
 80065aa:	d0f4      	beq.n	8006596 <__ieee754_sqrt+0x32>
 80065ac:	b141      	cbz	r1, 80065c0 <__ieee754_sqrt+0x5c>
 80065ae:	4602      	mov	r2, r0
 80065b0:	460b      	mov	r3, r1
 80065b2:	f7f9 fddb 	bl	800016c <__aeabi_dsub>
 80065b6:	4602      	mov	r2, r0
 80065b8:	460b      	mov	r3, r1
 80065ba:	f7fa f8b5 	bl	8000728 <__aeabi_ddiv>
 80065be:	e7e8      	b.n	8006592 <__ieee754_sqrt+0x2e>
 80065c0:	1512      	asrs	r2, r2, #20
 80065c2:	d10c      	bne.n	80065de <__ieee754_sqrt+0x7a>
 80065c4:	2c00      	cmp	r4, #0
 80065c6:	d06e      	beq.n	80066a6 <__ieee754_sqrt+0x142>
 80065c8:	2100      	movs	r1, #0
 80065ca:	02e6      	lsls	r6, r4, #11
 80065cc:	d56f      	bpl.n	80066ae <__ieee754_sqrt+0x14a>
 80065ce:	1e48      	subs	r0, r1, #1
 80065d0:	1a12      	subs	r2, r2, r0
 80065d2:	f1c1 0020 	rsb	r0, r1, #32
 80065d6:	fa23 f000 	lsr.w	r0, r3, r0
 80065da:	4304      	orrs	r4, r0
 80065dc:	408b      	lsls	r3, r1
 80065de:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80065e2:	07d5      	lsls	r5, r2, #31
 80065e4:	f04f 0500 	mov.w	r5, #0
 80065e8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80065ec:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80065f0:	bf42      	ittt	mi
 80065f2:	0064      	lslmi	r4, r4, #1
 80065f4:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80065f8:	005b      	lslmi	r3, r3, #1
 80065fa:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80065fe:	1050      	asrs	r0, r2, #1
 8006600:	4421      	add	r1, r4
 8006602:	2216      	movs	r2, #22
 8006604:	462c      	mov	r4, r5
 8006606:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	19a7      	adds	r7, r4, r6
 800660e:	428f      	cmp	r7, r1
 8006610:	bfde      	ittt	le
 8006612:	1bc9      	suble	r1, r1, r7
 8006614:	19bc      	addle	r4, r7, r6
 8006616:	19ad      	addle	r5, r5, r6
 8006618:	0049      	lsls	r1, r1, #1
 800661a:	3a01      	subs	r2, #1
 800661c:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8006620:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006624:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006628:	d1f0      	bne.n	800660c <__ieee754_sqrt+0xa8>
 800662a:	f04f 0e20 	mov.w	lr, #32
 800662e:	4694      	mov	ip, r2
 8006630:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006634:	42a1      	cmp	r1, r4
 8006636:	eb06 070c 	add.w	r7, r6, ip
 800663a:	dc02      	bgt.n	8006642 <__ieee754_sqrt+0xde>
 800663c:	d112      	bne.n	8006664 <__ieee754_sqrt+0x100>
 800663e:	429f      	cmp	r7, r3
 8006640:	d810      	bhi.n	8006664 <__ieee754_sqrt+0x100>
 8006642:	2f00      	cmp	r7, #0
 8006644:	eb07 0c06 	add.w	ip, r7, r6
 8006648:	da34      	bge.n	80066b4 <__ieee754_sqrt+0x150>
 800664a:	f1bc 0f00 	cmp.w	ip, #0
 800664e:	db31      	blt.n	80066b4 <__ieee754_sqrt+0x150>
 8006650:	f104 0801 	add.w	r8, r4, #1
 8006654:	1b09      	subs	r1, r1, r4
 8006656:	4644      	mov	r4, r8
 8006658:	429f      	cmp	r7, r3
 800665a:	bf88      	it	hi
 800665c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006660:	1bdb      	subs	r3, r3, r7
 8006662:	4432      	add	r2, r6
 8006664:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8006668:	f1be 0e01 	subs.w	lr, lr, #1
 800666c:	4439      	add	r1, r7
 800666e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006672:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006676:	d1dd      	bne.n	8006634 <__ieee754_sqrt+0xd0>
 8006678:	430b      	orrs	r3, r1
 800667a:	d006      	beq.n	800668a <__ieee754_sqrt+0x126>
 800667c:	1c54      	adds	r4, r2, #1
 800667e:	bf0b      	itete	eq
 8006680:	4672      	moveq	r2, lr
 8006682:	3201      	addne	r2, #1
 8006684:	3501      	addeq	r5, #1
 8006686:	f022 0201 	bicne.w	r2, r2, #1
 800668a:	106b      	asrs	r3, r5, #1
 800668c:	0852      	lsrs	r2, r2, #1
 800668e:	07e9      	lsls	r1, r5, #31
 8006690:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006694:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006698:	bf48      	it	mi
 800669a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800669e:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 80066a2:	4616      	mov	r6, r2
 80066a4:	e777      	b.n	8006596 <__ieee754_sqrt+0x32>
 80066a6:	0adc      	lsrs	r4, r3, #11
 80066a8:	3a15      	subs	r2, #21
 80066aa:	055b      	lsls	r3, r3, #21
 80066ac:	e78a      	b.n	80065c4 <__ieee754_sqrt+0x60>
 80066ae:	0064      	lsls	r4, r4, #1
 80066b0:	3101      	adds	r1, #1
 80066b2:	e78a      	b.n	80065ca <__ieee754_sqrt+0x66>
 80066b4:	46a0      	mov	r8, r4
 80066b6:	e7cd      	b.n	8006654 <__ieee754_sqrt+0xf0>
 80066b8:	7ff00000 	.word	0x7ff00000

080066bc <fabs>:
 80066bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80066c0:	4770      	bx	lr

080066c2 <finite>:
 80066c2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80066c6:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80066ca:	0fc0      	lsrs	r0, r0, #31
 80066cc:	4770      	bx	lr

080066ce <matherr>:
 80066ce:	2000      	movs	r0, #0
 80066d0:	4770      	bx	lr
	...

080066d4 <nan>:
 80066d4:	2000      	movs	r0, #0
 80066d6:	4901      	ldr	r1, [pc, #4]	; (80066dc <nan+0x8>)
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	7ff80000 	.word	0x7ff80000

080066e0 <rint>:
 80066e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066e2:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 80066e6:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 80066ea:	2f13      	cmp	r7, #19
 80066ec:	4602      	mov	r2, r0
 80066ee:	460b      	mov	r3, r1
 80066f0:	4684      	mov	ip, r0
 80066f2:	460c      	mov	r4, r1
 80066f4:	4605      	mov	r5, r0
 80066f6:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80066fa:	dc56      	bgt.n	80067aa <rint+0xca>
 80066fc:	2f00      	cmp	r7, #0
 80066fe:	da29      	bge.n	8006754 <rint+0x74>
 8006700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006704:	4301      	orrs	r1, r0
 8006706:	d021      	beq.n	800674c <rint+0x6c>
 8006708:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800670c:	4305      	orrs	r5, r0
 800670e:	426b      	negs	r3, r5
 8006710:	432b      	orrs	r3, r5
 8006712:	0b1b      	lsrs	r3, r3, #12
 8006714:	0c64      	lsrs	r4, r4, #17
 8006716:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800671a:	0464      	lsls	r4, r4, #17
 800671c:	ea43 0104 	orr.w	r1, r3, r4
 8006720:	4b31      	ldr	r3, [pc, #196]	; (80067e8 <rint+0x108>)
 8006722:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006726:	e9d3 4500 	ldrd	r4, r5, [r3]
 800672a:	4622      	mov	r2, r4
 800672c:	462b      	mov	r3, r5
 800672e:	f7f9 fd1f 	bl	8000170 <__adddf3>
 8006732:	e9cd 0100 	strd	r0, r1, [sp]
 8006736:	e9dd 0100 	ldrd	r0, r1, [sp]
 800673a:	4622      	mov	r2, r4
 800673c:	462b      	mov	r3, r5
 800673e:	f7f9 fd15 	bl	800016c <__aeabi_dsub>
 8006742:	4602      	mov	r2, r0
 8006744:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006748:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 800674c:	4610      	mov	r0, r2
 800674e:	4619      	mov	r1, r3
 8006750:	b003      	add	sp, #12
 8006752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006754:	4925      	ldr	r1, [pc, #148]	; (80067ec <rint+0x10c>)
 8006756:	4139      	asrs	r1, r7
 8006758:	ea03 0001 	and.w	r0, r3, r1
 800675c:	4310      	orrs	r0, r2
 800675e:	d0f5      	beq.n	800674c <rint+0x6c>
 8006760:	084b      	lsrs	r3, r1, #1
 8006762:	ea04 0203 	and.w	r2, r4, r3
 8006766:	ea52 050c 	orrs.w	r5, r2, ip
 800676a:	d00a      	beq.n	8006782 <rint+0xa2>
 800676c:	ea24 0303 	bic.w	r3, r4, r3
 8006770:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8006774:	2f13      	cmp	r7, #19
 8006776:	bf0c      	ite	eq
 8006778:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800677c:	2500      	movne	r5, #0
 800677e:	413c      	asrs	r4, r7
 8006780:	431c      	orrs	r4, r3
 8006782:	4b19      	ldr	r3, [pc, #100]	; (80067e8 <rint+0x108>)
 8006784:	4621      	mov	r1, r4
 8006786:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800678a:	4628      	mov	r0, r5
 800678c:	e9d6 4500 	ldrd	r4, r5, [r6]
 8006790:	4622      	mov	r2, r4
 8006792:	462b      	mov	r3, r5
 8006794:	f7f9 fcec 	bl	8000170 <__adddf3>
 8006798:	e9cd 0100 	strd	r0, r1, [sp]
 800679c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067a0:	4622      	mov	r2, r4
 80067a2:	462b      	mov	r3, r5
 80067a4:	f7f9 fce2 	bl	800016c <__aeabi_dsub>
 80067a8:	e006      	b.n	80067b8 <rint+0xd8>
 80067aa:	2f33      	cmp	r7, #51	; 0x33
 80067ac:	dd07      	ble.n	80067be <rint+0xde>
 80067ae:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80067b2:	d1cb      	bne.n	800674c <rint+0x6c>
 80067b4:	f7f9 fcdc 	bl	8000170 <__adddf3>
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	e7c6      	b.n	800674c <rint+0x6c>
 80067be:	f04f 31ff 	mov.w	r1, #4294967295
 80067c2:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 80067c6:	fa21 f10e 	lsr.w	r1, r1, lr
 80067ca:	4208      	tst	r0, r1
 80067cc:	d0be      	beq.n	800674c <rint+0x6c>
 80067ce:	084b      	lsrs	r3, r1, #1
 80067d0:	4218      	tst	r0, r3
 80067d2:	bf1f      	itttt	ne
 80067d4:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80067d8:	ea20 0303 	bicne.w	r3, r0, r3
 80067dc:	fa45 fe0e 	asrne.w	lr, r5, lr
 80067e0:	ea4e 0503 	orrne.w	r5, lr, r3
 80067e4:	e7cd      	b.n	8006782 <rint+0xa2>
 80067e6:	bf00      	nop
 80067e8:	08006e40 	.word	0x08006e40
 80067ec:	000fffff 	.word	0x000fffff

080067f0 <scalbn>:
 80067f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f2:	4616      	mov	r6, r2
 80067f4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80067f8:	4604      	mov	r4, r0
 80067fa:	460d      	mov	r5, r1
 80067fc:	460b      	mov	r3, r1
 80067fe:	b98a      	cbnz	r2, 8006824 <scalbn+0x34>
 8006800:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006804:	4303      	orrs	r3, r0
 8006806:	d035      	beq.n	8006874 <scalbn+0x84>
 8006808:	2200      	movs	r2, #0
 800680a:	4b2d      	ldr	r3, [pc, #180]	; (80068c0 <scalbn+0xd0>)
 800680c:	f7f9 fe62 	bl	80004d4 <__aeabi_dmul>
 8006810:	4a2c      	ldr	r2, [pc, #176]	; (80068c4 <scalbn+0xd4>)
 8006812:	4604      	mov	r4, r0
 8006814:	4296      	cmp	r6, r2
 8006816:	460d      	mov	r5, r1
 8006818:	460b      	mov	r3, r1
 800681a:	da0e      	bge.n	800683a <scalbn+0x4a>
 800681c:	a324      	add	r3, pc, #144	; (adr r3, 80068b0 <scalbn+0xc0>)
 800681e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006822:	e01c      	b.n	800685e <scalbn+0x6e>
 8006824:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8006828:	42ba      	cmp	r2, r7
 800682a:	d109      	bne.n	8006840 <scalbn+0x50>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	f7f9 fc9e 	bl	8000170 <__adddf3>
 8006834:	4604      	mov	r4, r0
 8006836:	460d      	mov	r5, r1
 8006838:	e01c      	b.n	8006874 <scalbn+0x84>
 800683a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800683e:	3a36      	subs	r2, #54	; 0x36
 8006840:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006844:	4432      	add	r2, r6
 8006846:	428a      	cmp	r2, r1
 8006848:	dd0c      	ble.n	8006864 <scalbn+0x74>
 800684a:	4622      	mov	r2, r4
 800684c:	462b      	mov	r3, r5
 800684e:	a11a      	add	r1, pc, #104	; (adr r1, 80068b8 <scalbn+0xc8>)
 8006850:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006854:	f000 f83a 	bl	80068cc <copysign>
 8006858:	a317      	add	r3, pc, #92	; (adr r3, 80068b8 <scalbn+0xc8>)
 800685a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685e:	f7f9 fe39 	bl	80004d4 <__aeabi_dmul>
 8006862:	e7e7      	b.n	8006834 <scalbn+0x44>
 8006864:	2a00      	cmp	r2, #0
 8006866:	dd08      	ble.n	800687a <scalbn+0x8a>
 8006868:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800686c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006870:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006874:	4620      	mov	r0, r4
 8006876:	4629      	mov	r1, r5
 8006878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800687a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800687e:	da0b      	bge.n	8006898 <scalbn+0xa8>
 8006880:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006884:	429e      	cmp	r6, r3
 8006886:	4622      	mov	r2, r4
 8006888:	462b      	mov	r3, r5
 800688a:	dce0      	bgt.n	800684e <scalbn+0x5e>
 800688c:	a108      	add	r1, pc, #32	; (adr r1, 80068b0 <scalbn+0xc0>)
 800688e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006892:	f000 f81b 	bl	80068cc <copysign>
 8006896:	e7c1      	b.n	800681c <scalbn+0x2c>
 8006898:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800689c:	3236      	adds	r2, #54	; 0x36
 800689e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80068a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80068a6:	4620      	mov	r0, r4
 80068a8:	4629      	mov	r1, r5
 80068aa:	2200      	movs	r2, #0
 80068ac:	4b06      	ldr	r3, [pc, #24]	; (80068c8 <scalbn+0xd8>)
 80068ae:	e7d6      	b.n	800685e <scalbn+0x6e>
 80068b0:	c2f8f359 	.word	0xc2f8f359
 80068b4:	01a56e1f 	.word	0x01a56e1f
 80068b8:	8800759c 	.word	0x8800759c
 80068bc:	7e37e43c 	.word	0x7e37e43c
 80068c0:	43500000 	.word	0x43500000
 80068c4:	ffff3cb0 	.word	0xffff3cb0
 80068c8:	3c900000 	.word	0x3c900000

080068cc <copysign>:
 80068cc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80068d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068d4:	ea42 0103 	orr.w	r1, r2, r3
 80068d8:	4770      	bx	lr

080068da <abort>:
 80068da:	b508      	push	{r3, lr}
 80068dc:	2006      	movs	r0, #6
 80068de:	f000 f943 	bl	8006b68 <raise>
 80068e2:	2001      	movs	r0, #1
 80068e4:	f7fd f87e 	bl	80039e4 <_exit>

080068e8 <calloc>:
 80068e8:	4b02      	ldr	r3, [pc, #8]	; (80068f4 <calloc+0xc>)
 80068ea:	460a      	mov	r2, r1
 80068ec:	4601      	mov	r1, r0
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	f000 b84a 	b.w	8006988 <_calloc_r>
 80068f4:	20000020 	.word	0x20000020

080068f8 <__cxa_atexit>:
 80068f8:	b510      	push	{r4, lr}
 80068fa:	4c05      	ldr	r4, [pc, #20]	; (8006910 <__cxa_atexit+0x18>)
 80068fc:	4613      	mov	r3, r2
 80068fe:	b12c      	cbz	r4, 800690c <__cxa_atexit+0x14>
 8006900:	460a      	mov	r2, r1
 8006902:	4601      	mov	r1, r0
 8006904:	2002      	movs	r0, #2
 8006906:	f3af 8000 	nop.w
 800690a:	bd10      	pop	{r4, pc}
 800690c:	4620      	mov	r0, r4
 800690e:	bd10      	pop	{r4, pc}
 8006910:	00000000 	.word	0x00000000

08006914 <__errno>:
 8006914:	4b01      	ldr	r3, [pc, #4]	; (800691c <__errno+0x8>)
 8006916:	6818      	ldr	r0, [r3, #0]
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	20000020 	.word	0x20000020

08006920 <__libc_init_array>:
 8006920:	b570      	push	{r4, r5, r6, lr}
 8006922:	2500      	movs	r5, #0
 8006924:	4e0c      	ldr	r6, [pc, #48]	; (8006958 <__libc_init_array+0x38>)
 8006926:	4c0d      	ldr	r4, [pc, #52]	; (800695c <__libc_init_array+0x3c>)
 8006928:	1ba4      	subs	r4, r4, r6
 800692a:	10a4      	asrs	r4, r4, #2
 800692c:	42a5      	cmp	r5, r4
 800692e:	d109      	bne.n	8006944 <__libc_init_array+0x24>
 8006930:	f000 f944 	bl	8006bbc <_init>
 8006934:	2500      	movs	r5, #0
 8006936:	4e0a      	ldr	r6, [pc, #40]	; (8006960 <__libc_init_array+0x40>)
 8006938:	4c0a      	ldr	r4, [pc, #40]	; (8006964 <__libc_init_array+0x44>)
 800693a:	1ba4      	subs	r4, r4, r6
 800693c:	10a4      	asrs	r4, r4, #2
 800693e:	42a5      	cmp	r5, r4
 8006940:	d105      	bne.n	800694e <__libc_init_array+0x2e>
 8006942:	bd70      	pop	{r4, r5, r6, pc}
 8006944:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006948:	4798      	blx	r3
 800694a:	3501      	adds	r5, #1
 800694c:	e7ee      	b.n	800692c <__libc_init_array+0xc>
 800694e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006952:	4798      	blx	r3
 8006954:	3501      	adds	r5, #1
 8006956:	e7f2      	b.n	800693e <__libc_init_array+0x1e>
 8006958:	080070bc 	.word	0x080070bc
 800695c:	080070bc 	.word	0x080070bc
 8006960:	080070bc 	.word	0x080070bc
 8006964:	080070d8 	.word	0x080070d8

08006968 <free>:
 8006968:	4b02      	ldr	r3, [pc, #8]	; (8006974 <free+0xc>)
 800696a:	4601      	mov	r1, r0
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	f000 b819 	b.w	80069a4 <_free_r>
 8006972:	bf00      	nop
 8006974:	20000020 	.word	0x20000020

08006978 <memset>:
 8006978:	4603      	mov	r3, r0
 800697a:	4402      	add	r2, r0
 800697c:	4293      	cmp	r3, r2
 800697e:	d100      	bne.n	8006982 <memset+0xa>
 8006980:	4770      	bx	lr
 8006982:	f803 1b01 	strb.w	r1, [r3], #1
 8006986:	e7f9      	b.n	800697c <memset+0x4>

08006988 <_calloc_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	fb02 f401 	mul.w	r4, r2, r1
 800698e:	4621      	mov	r1, r4
 8006990:	f000 f854 	bl	8006a3c <_malloc_r>
 8006994:	4605      	mov	r5, r0
 8006996:	b118      	cbz	r0, 80069a0 <_calloc_r+0x18>
 8006998:	4622      	mov	r2, r4
 800699a:	2100      	movs	r1, #0
 800699c:	f7ff ffec 	bl	8006978 <memset>
 80069a0:	4628      	mov	r0, r5
 80069a2:	bd38      	pop	{r3, r4, r5, pc}

080069a4 <_free_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	4605      	mov	r5, r0
 80069a8:	2900      	cmp	r1, #0
 80069aa:	d043      	beq.n	8006a34 <_free_r+0x90>
 80069ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069b0:	1f0c      	subs	r4, r1, #4
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	bfb8      	it	lt
 80069b6:	18e4      	addlt	r4, r4, r3
 80069b8:	f000 f8f2 	bl	8006ba0 <__malloc_lock>
 80069bc:	4a1e      	ldr	r2, [pc, #120]	; (8006a38 <_free_r+0x94>)
 80069be:	6813      	ldr	r3, [r2, #0]
 80069c0:	4610      	mov	r0, r2
 80069c2:	b933      	cbnz	r3, 80069d2 <_free_r+0x2e>
 80069c4:	6063      	str	r3, [r4, #4]
 80069c6:	6014      	str	r4, [r2, #0]
 80069c8:	4628      	mov	r0, r5
 80069ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069ce:	f000 b8e8 	b.w	8006ba2 <__malloc_unlock>
 80069d2:	42a3      	cmp	r3, r4
 80069d4:	d90b      	bls.n	80069ee <_free_r+0x4a>
 80069d6:	6821      	ldr	r1, [r4, #0]
 80069d8:	1862      	adds	r2, r4, r1
 80069da:	4293      	cmp	r3, r2
 80069dc:	bf01      	itttt	eq
 80069de:	681a      	ldreq	r2, [r3, #0]
 80069e0:	685b      	ldreq	r3, [r3, #4]
 80069e2:	1852      	addeq	r2, r2, r1
 80069e4:	6022      	streq	r2, [r4, #0]
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	6004      	str	r4, [r0, #0]
 80069ea:	e7ed      	b.n	80069c8 <_free_r+0x24>
 80069ec:	4613      	mov	r3, r2
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	b10a      	cbz	r2, 80069f6 <_free_r+0x52>
 80069f2:	42a2      	cmp	r2, r4
 80069f4:	d9fa      	bls.n	80069ec <_free_r+0x48>
 80069f6:	6819      	ldr	r1, [r3, #0]
 80069f8:	1858      	adds	r0, r3, r1
 80069fa:	42a0      	cmp	r0, r4
 80069fc:	d10b      	bne.n	8006a16 <_free_r+0x72>
 80069fe:	6820      	ldr	r0, [r4, #0]
 8006a00:	4401      	add	r1, r0
 8006a02:	1858      	adds	r0, r3, r1
 8006a04:	4282      	cmp	r2, r0
 8006a06:	6019      	str	r1, [r3, #0]
 8006a08:	d1de      	bne.n	80069c8 <_free_r+0x24>
 8006a0a:	6810      	ldr	r0, [r2, #0]
 8006a0c:	6852      	ldr	r2, [r2, #4]
 8006a0e:	4401      	add	r1, r0
 8006a10:	6019      	str	r1, [r3, #0]
 8006a12:	605a      	str	r2, [r3, #4]
 8006a14:	e7d8      	b.n	80069c8 <_free_r+0x24>
 8006a16:	d902      	bls.n	8006a1e <_free_r+0x7a>
 8006a18:	230c      	movs	r3, #12
 8006a1a:	602b      	str	r3, [r5, #0]
 8006a1c:	e7d4      	b.n	80069c8 <_free_r+0x24>
 8006a1e:	6820      	ldr	r0, [r4, #0]
 8006a20:	1821      	adds	r1, r4, r0
 8006a22:	428a      	cmp	r2, r1
 8006a24:	bf01      	itttt	eq
 8006a26:	6811      	ldreq	r1, [r2, #0]
 8006a28:	6852      	ldreq	r2, [r2, #4]
 8006a2a:	1809      	addeq	r1, r1, r0
 8006a2c:	6021      	streq	r1, [r4, #0]
 8006a2e:	6062      	str	r2, [r4, #4]
 8006a30:	605c      	str	r4, [r3, #4]
 8006a32:	e7c9      	b.n	80069c8 <_free_r+0x24>
 8006a34:	bd38      	pop	{r3, r4, r5, pc}
 8006a36:	bf00      	nop
 8006a38:	20000194 	.word	0x20000194

08006a3c <_malloc_r>:
 8006a3c:	b570      	push	{r4, r5, r6, lr}
 8006a3e:	1ccd      	adds	r5, r1, #3
 8006a40:	f025 0503 	bic.w	r5, r5, #3
 8006a44:	3508      	adds	r5, #8
 8006a46:	2d0c      	cmp	r5, #12
 8006a48:	bf38      	it	cc
 8006a4a:	250c      	movcc	r5, #12
 8006a4c:	2d00      	cmp	r5, #0
 8006a4e:	4606      	mov	r6, r0
 8006a50:	db01      	blt.n	8006a56 <_malloc_r+0x1a>
 8006a52:	42a9      	cmp	r1, r5
 8006a54:	d903      	bls.n	8006a5e <_malloc_r+0x22>
 8006a56:	230c      	movs	r3, #12
 8006a58:	6033      	str	r3, [r6, #0]
 8006a5a:	2000      	movs	r0, #0
 8006a5c:	bd70      	pop	{r4, r5, r6, pc}
 8006a5e:	f000 f89f 	bl	8006ba0 <__malloc_lock>
 8006a62:	4a23      	ldr	r2, [pc, #140]	; (8006af0 <_malloc_r+0xb4>)
 8006a64:	6814      	ldr	r4, [r2, #0]
 8006a66:	4621      	mov	r1, r4
 8006a68:	b991      	cbnz	r1, 8006a90 <_malloc_r+0x54>
 8006a6a:	4c22      	ldr	r4, [pc, #136]	; (8006af4 <_malloc_r+0xb8>)
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	b91b      	cbnz	r3, 8006a78 <_malloc_r+0x3c>
 8006a70:	4630      	mov	r0, r6
 8006a72:	f000 f841 	bl	8006af8 <_sbrk_r>
 8006a76:	6020      	str	r0, [r4, #0]
 8006a78:	4629      	mov	r1, r5
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f000 f83c 	bl	8006af8 <_sbrk_r>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d126      	bne.n	8006ad2 <_malloc_r+0x96>
 8006a84:	230c      	movs	r3, #12
 8006a86:	4630      	mov	r0, r6
 8006a88:	6033      	str	r3, [r6, #0]
 8006a8a:	f000 f88a 	bl	8006ba2 <__malloc_unlock>
 8006a8e:	e7e4      	b.n	8006a5a <_malloc_r+0x1e>
 8006a90:	680b      	ldr	r3, [r1, #0]
 8006a92:	1b5b      	subs	r3, r3, r5
 8006a94:	d41a      	bmi.n	8006acc <_malloc_r+0x90>
 8006a96:	2b0b      	cmp	r3, #11
 8006a98:	d90f      	bls.n	8006aba <_malloc_r+0x7e>
 8006a9a:	600b      	str	r3, [r1, #0]
 8006a9c:	18cc      	adds	r4, r1, r3
 8006a9e:	50cd      	str	r5, [r1, r3]
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f000 f87e 	bl	8006ba2 <__malloc_unlock>
 8006aa6:	f104 000b 	add.w	r0, r4, #11
 8006aaa:	1d23      	adds	r3, r4, #4
 8006aac:	f020 0007 	bic.w	r0, r0, #7
 8006ab0:	1ac3      	subs	r3, r0, r3
 8006ab2:	d01b      	beq.n	8006aec <_malloc_r+0xb0>
 8006ab4:	425a      	negs	r2, r3
 8006ab6:	50e2      	str	r2, [r4, r3]
 8006ab8:	bd70      	pop	{r4, r5, r6, pc}
 8006aba:	428c      	cmp	r4, r1
 8006abc:	bf0b      	itete	eq
 8006abe:	6863      	ldreq	r3, [r4, #4]
 8006ac0:	684b      	ldrne	r3, [r1, #4]
 8006ac2:	6013      	streq	r3, [r2, #0]
 8006ac4:	6063      	strne	r3, [r4, #4]
 8006ac6:	bf18      	it	ne
 8006ac8:	460c      	movne	r4, r1
 8006aca:	e7e9      	b.n	8006aa0 <_malloc_r+0x64>
 8006acc:	460c      	mov	r4, r1
 8006ace:	6849      	ldr	r1, [r1, #4]
 8006ad0:	e7ca      	b.n	8006a68 <_malloc_r+0x2c>
 8006ad2:	1cc4      	adds	r4, r0, #3
 8006ad4:	f024 0403 	bic.w	r4, r4, #3
 8006ad8:	42a0      	cmp	r0, r4
 8006ada:	d005      	beq.n	8006ae8 <_malloc_r+0xac>
 8006adc:	1a21      	subs	r1, r4, r0
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f000 f80a 	bl	8006af8 <_sbrk_r>
 8006ae4:	3001      	adds	r0, #1
 8006ae6:	d0cd      	beq.n	8006a84 <_malloc_r+0x48>
 8006ae8:	6025      	str	r5, [r4, #0]
 8006aea:	e7d9      	b.n	8006aa0 <_malloc_r+0x64>
 8006aec:	bd70      	pop	{r4, r5, r6, pc}
 8006aee:	bf00      	nop
 8006af0:	20000194 	.word	0x20000194
 8006af4:	20000198 	.word	0x20000198

08006af8 <_sbrk_r>:
 8006af8:	b538      	push	{r3, r4, r5, lr}
 8006afa:	2300      	movs	r3, #0
 8006afc:	4c05      	ldr	r4, [pc, #20]	; (8006b14 <_sbrk_r+0x1c>)
 8006afe:	4605      	mov	r5, r0
 8006b00:	4608      	mov	r0, r1
 8006b02:	6023      	str	r3, [r4, #0]
 8006b04:	f7fc ff74 	bl	80039f0 <_sbrk>
 8006b08:	1c43      	adds	r3, r0, #1
 8006b0a:	d102      	bne.n	8006b12 <_sbrk_r+0x1a>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	b103      	cbz	r3, 8006b12 <_sbrk_r+0x1a>
 8006b10:	602b      	str	r3, [r5, #0]
 8006b12:	bd38      	pop	{r3, r4, r5, pc}
 8006b14:	200002c0 	.word	0x200002c0

08006b18 <_raise_r>:
 8006b18:	291f      	cmp	r1, #31
 8006b1a:	b538      	push	{r3, r4, r5, lr}
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	460d      	mov	r5, r1
 8006b20:	d904      	bls.n	8006b2c <_raise_r+0x14>
 8006b22:	2316      	movs	r3, #22
 8006b24:	6003      	str	r3, [r0, #0]
 8006b26:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2a:	bd38      	pop	{r3, r4, r5, pc}
 8006b2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006b2e:	b112      	cbz	r2, 8006b36 <_raise_r+0x1e>
 8006b30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b34:	b94b      	cbnz	r3, 8006b4a <_raise_r+0x32>
 8006b36:	4620      	mov	r0, r4
 8006b38:	f000 f830 	bl	8006b9c <_getpid_r>
 8006b3c:	462a      	mov	r2, r5
 8006b3e:	4601      	mov	r1, r0
 8006b40:	4620      	mov	r0, r4
 8006b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b46:	f000 b817 	b.w	8006b78 <_kill_r>
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d00a      	beq.n	8006b64 <_raise_r+0x4c>
 8006b4e:	1c59      	adds	r1, r3, #1
 8006b50:	d103      	bne.n	8006b5a <_raise_r+0x42>
 8006b52:	2316      	movs	r3, #22
 8006b54:	6003      	str	r3, [r0, #0]
 8006b56:	2001      	movs	r0, #1
 8006b58:	bd38      	pop	{r3, r4, r5, pc}
 8006b5a:	2400      	movs	r4, #0
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006b62:	4798      	blx	r3
 8006b64:	2000      	movs	r0, #0
 8006b66:	bd38      	pop	{r3, r4, r5, pc}

08006b68 <raise>:
 8006b68:	4b02      	ldr	r3, [pc, #8]	; (8006b74 <raise+0xc>)
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	f7ff bfd3 	b.w	8006b18 <_raise_r>
 8006b72:	bf00      	nop
 8006b74:	20000020 	.word	0x20000020

08006b78 <_kill_r>:
 8006b78:	b538      	push	{r3, r4, r5, lr}
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	4c06      	ldr	r4, [pc, #24]	; (8006b98 <_kill_r+0x20>)
 8006b7e:	4605      	mov	r5, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	f7fc ff25 	bl	80039d4 <_kill>
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	d102      	bne.n	8006b94 <_kill_r+0x1c>
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	b103      	cbz	r3, 8006b94 <_kill_r+0x1c>
 8006b92:	602b      	str	r3, [r5, #0]
 8006b94:	bd38      	pop	{r3, r4, r5, pc}
 8006b96:	bf00      	nop
 8006b98:	200002c0 	.word	0x200002c0

08006b9c <_getpid_r>:
 8006b9c:	f7fc bf18 	b.w	80039d0 <_getpid>

08006ba0 <__malloc_lock>:
 8006ba0:	4770      	bx	lr

08006ba2 <__malloc_unlock>:
 8006ba2:	4770      	bx	lr

08006ba4 <memcpy>:
 8006ba4:	b510      	push	{r4, lr}
 8006ba6:	1e43      	subs	r3, r0, #1
 8006ba8:	440a      	add	r2, r1
 8006baa:	4291      	cmp	r1, r2
 8006bac:	d100      	bne.n	8006bb0 <memcpy+0xc>
 8006bae:	bd10      	pop	{r4, pc}
 8006bb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bb8:	e7f7      	b.n	8006baa <memcpy+0x6>
	...

08006bbc <_init>:
 8006bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bbe:	bf00      	nop
 8006bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bc2:	bc08      	pop	{r3}
 8006bc4:	469e      	mov	lr, r3
 8006bc6:	4770      	bx	lr

08006bc8 <_fini>:
 8006bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bca:	bf00      	nop
 8006bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bce:	bc08      	pop	{r3}
 8006bd0:	469e      	mov	lr, r3
 8006bd2:	4770      	bx	lr
