$date
	Sun Oct 23 02:44:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#359474
b10100 &
b10100 %
1$
b10100 !
1"
#359475
0"
#359478
b1010 &
b1010 %
#359482
b101 &
b101 %
#359486
b10000 &
b10000 %
#359490
b1000 &
b1000 %
#359494
b100 &
b100 %
#359498
b10 &
b10 %
#359502
b1 &
1#
b1 %
#359506
b0 &
b0 %
0#
0$
#1354823
b11100 !
1"
#1354826
b11100 &
b11100 %
1$
#1354827
0"
#1354830
b1110 &
b1110 %
#1354834
b111 &
b111 %
#1354838
b10110 &
b10110 %
#1354842
b1011 &
b1011 %
#1354846
b100010 &
b100010 %
#1354850
b10001 &
b10001 %
#1354854
b110100 &
b110100 %
#1354858
b11010 &
b11010 %
#1354862
b1101 &
b1101 %
#1354866
b101000 &
b101000 %
#1354870
b10100 &
b10100 %
#1354874
b1010 &
b1010 %
#1354878
b101 &
b101 %
#1354882
b10000 &
b10000 %
#1354886
b1000 &
b1000 %
#1354890
b100 &
b100 %
#1354894
b10 &
b10 %
#1354898
b1 &
b1 %
1#
#1354902
b0 &
0#
b0 %
0$
#2426085
b1010 !
1"
#2426086
b1010 &
b1010 %
1$
#2426087
0"
#2426090
b101 &
b101 %
#2426094
b10000 &
b10000 %
#2426098
b1000 &
b1000 %
#2426102
b100 &
b100 %
#2426106
b10 &
b10 %
#2426110
b1 &
1#
b1 %
#2426114
b0 &
b0 %
0#
0$
#4500012
