

================================================================
== Vivado HLS Report for 'interleave'
================================================================
* Date:           Fri Apr  9 07:15:19 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-2
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.064 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|       12| 35.000 ns | 60.000 ns |    7|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       10|       10|         3|          1|          1|     9|    yes   |
        |- WRITE   |        5|        5|         4|          1|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    121|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    144|    -|
|Register         |        0|      -|    211|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|    211|    329|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_V_0_U  |interleave_x_V_0  |        1|  0|   0|    0|     3|    8|     1|           24|
    |x_V_1_U  |interleave_x_V_0  |        1|  0|   0|    0|     3|    8|     1|           24|
    |x_V_2_U  |interleave_x_V_0  |        1|  0|   0|    0|     3|    8|     1|           24|
    +---------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                  |        3|  0|   0|    0|     9|   24|     3|           72|
    +---------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_268_p2      |     +    |      0|  0|  15|           5|           8|
    |add_ln20_fu_284_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln68_1_fu_242_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln68_fu_238_p2       |     +    |      0|  0|   8|           8|           8|
    |i_fu_253_p2              |     +    |      0|  0|  13|           4|           1|
    |idx_fu_225_p2            |     +    |      0|  0|  10|           2|           1|
    |icmp_ln18_fu_247_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_290_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln23_fu_219_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln20_fu_296_p3    |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 121|          48|          45|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |i_0_reg_186              |   9|          2|    4|          8|
    |idx_0_reg_175            |   9|          2|    2|          4|
    |phi_mul_reg_197          |   9|          2|    8|         16|
    |phi_urem_reg_208         |   9|          2|    4|          8|
    |x_V_0_address0           |  15|          3|    2|          6|
    |x_V_1_address0           |  15|          3|    2|          6|
    |x_V_2_address0           |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         30|   29|         67|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln68_1_reg_358                 |   8|   0|    8|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |i_0_reg_186                        |   4|   0|    4|          0|
    |icmp_ln18_reg_363                  |   1|   0|    1|          0|
    |icmp_ln23_reg_314                  |   1|   0|    1|          0|
    |idx_0_reg_175                      |   2|   0|    2|          0|
    |phi_mul_reg_197                    |   8|   0|    8|          0|
    |phi_urem_reg_208                   |   4|   0|    4|          0|
    |tmp_2_reg_386                      |   2|   0|    2|          0|
    |tmp_2_reg_386_pp1_iter1_reg        |   2|   0|    2|          0|
    |trunc_ln180_reg_377                |   3|   0|    3|          0|
    |trunc_ln180_reg_377_pp1_iter1_reg  |   3|   0|    3|          0|
    |x_V_0_load_reg_343                 |   8|   0|    8|          0|
    |x_V_1_load_reg_348                 |   8|   0|    8|          0|
    |x_V_2_load_reg_353                 |   8|   0|    8|          0|
    |x_in_V_load_reg_396                |   8|   0|    8|          0|
    |zext_ln25_reg_323                  |   2|   0|   64|         62|
    |icmp_ln23_reg_314                  |  64|  32|    1|          0|
    |zext_ln25_reg_323                  |  64|  32|   64|         62|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 211|  64|  210|        124|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  interleave  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  interleave  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  interleave  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  interleave  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  interleave  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  interleave  | return value |
|x_in_V_address0  | out |    4|  ap_memory |    x_in_V    |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |    x_in_V    |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |    x_in_V    |     array    |
|y_V_address0     | out |    2|  ap_memory |      y_V     |     array    |
|y_V_ce0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0           | out |    8|  ap_memory |      y_V     |     array    |
|load             |  in |    1|   ap_none  |     load     |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

