

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed May 11 20:21:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        democode
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.304 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_accum_loop  |       13|       13|         5|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   2|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     42|      5|    -|
|Multiplexer      |        -|   -|      -|     83|    -|
|Register         |        -|   -|    104|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|    146|    144|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_10s_16ns_16_4_1_U2  |mac_muladd_16s_10s_16ns_16_4_1  |  i0 * i1 + i2|
    |mul_mul_16s_7ns_16_4_1_U1          |mul_mul_16s_7ns_16_4_1          |       i0 * i1|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U            |c            |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_V_U  |shift_reg_V  |        0|  32|   3|    0|    11|   16|     1|          176|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |             |        0|  42|   5|    0|    22|   26|     2|          286|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_132_p2   |         +|   0|  0|  13|           4|           2|
    |icmp_ln14_fu_126_p2  |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_V_1_reg_115                   |   9|          2|   16|         32|
    |ap_NS_fsm                         |  29|          7|    1|          7|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_1_phi_fu_119_p4  |   9|          2|   16|         32|
    |ap_phi_mux_i_phi_fu_108_p4        |   9|          2|    4|          8|
    |i_reg_104                         |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  83|         19|   43|         91|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_V_1_reg_115          |  16|   0|   16|          0|
    |add_ln14_reg_180         |   4|   0|    4|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_cast1_reg_185          |   4|   0|   64|         60|
    |i_reg_104                |   4|   0|    4|          0|
    |icmp_ln14_reg_176        |   1|   0|    1|          0|
    |icmp_ln14_reg_176        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 104|  32|  101|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   16|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   16|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [demo.cpp:6]   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [4/4] (2.15ns) (root node of the DSP)   --->   "%acc_V = mul i16 %x_read, i16 53"   --->   Operation 12 'mul' 'acc_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [3/4] (2.15ns) (root node of the DSP)   --->   "%acc_V = mul i16 %x_read, i16 53"   --->   Operation 13 'mul' 'acc_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 14 [2/4] (2.15ns) (root node of the DSP)   --->   "%acc_V = mul i16 %x_read, i16 53"   --->   Operation 14 'mul' 'acc_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/4] (0.00ns) (root node of the DSP)   --->   "%acc_V = mul i16 %x_read, i16 53"   --->   Operation 20 'mul' 'acc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 21 [1/1] (1.61ns)   --->   "%br_ln14 = br void" [demo.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.92>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln14, void %.split, i4 10, void" [demo.cpp:14]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (1.44ns)   --->   "%icmp_ln14 = icmp_eq  i4 %i, i4 0" [demo.cpp:14]   --->   Operation 23 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void" [demo.cpp:14]   --->   Operation 24 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (1.77ns)   --->   "%add_ln14 = add i4 %i, i4 15" [demo.cpp:14]   --->   Operation 25 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast1 = zext i4 %i" [demo.cpp:14]   --->   Operation 26 'zext' 'i_cast1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %add_ln14" [demo.cpp:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i16 %shift_reg_V, i64 0, i64 %zext_ln15" [demo.cpp:15]   --->   Operation 28 'getelementptr' 'shift_reg_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (2.15ns)   --->   "%shift_reg_V_load = load i4 %shift_reg_V_addr" [demo.cpp:15]   --->   Operation 29 'load' 'shift_reg_V_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i10 %c, i64 0, i64 %i_cast1"   --->   Operation 30 'getelementptr' 'c_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (2.15ns)   --->   "%c_load = load i4 %c_addr"   --->   Operation 31 'load' 'c_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i16 %shift_reg_V, i64 0, i64 %i_cast1" [demo.cpp:15]   --->   Operation 32 'getelementptr' 'shift_reg_V_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (2.15ns)   --->   "%shift_reg_V_load = load i4 %shift_reg_V_addr" [demo.cpp:15]   --->   Operation 33 'load' 'shift_reg_V_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11> <RAM>
ST_6 : Operation 34 [1/1] (2.15ns)   --->   "%store_ln15 = store i16 %shift_reg_V_load, i4 %shift_reg_V_addr_1" [demo.cpp:15]   --->   Operation 34 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11> <RAM>
ST_6 : Operation 35 [1/2] (2.15ns)   --->   "%c_load = load i4 %c_addr"   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i10 %c_load"   --->   Operation 36 'sext' 'sext_ln691' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 37 [3/3] (1.45ns) (grouped into DSP with root node acc_V_2)   --->   "%mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691"   --->   Operation 37 'mul' 'mul_ln691' <Predicate = (!icmp_ln14)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%acc_V_1 = phi i16 %acc_V_2, void %.split, i16 %acc_V, void"   --->   Operation 38 'phi' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/3] (1.45ns) (grouped into DSP with root node acc_V_2)   --->   "%mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691"   --->   Operation 41 'mul' 'mul_ln691' <Predicate = (!icmp_ln14)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node acc_V_2)   --->   "%mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691"   --->   Operation 42 'mul' 'mul_ln691' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 43 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %mul_ln691, i16 %acc_V_1"   --->   Operation 43 'add' 'acc_V_2' <Predicate = (!icmp_ln14)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [demo.cpp:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 45 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %mul_ln691, i16 %acc_V_1"   --->   Operation 45 'add' 'acc_V_2' <Predicate = (!icmp_ln14)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %acc_V_1" [demo.cpp:18]   --->   Operation 47 'write' 'write_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [demo.cpp:19]   --->   Operation 48 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read             (read             ) [ 00111000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
acc_V              (mul              ) [ 00001111110]
br_ln14            (br               ) [ 00001111110]
i                  (phi              ) [ 00000100000]
icmp_ln14          (icmp             ) [ 00000111110]
br_ln14            (br               ) [ 00000000000]
add_ln14           (add              ) [ 00001111110]
i_cast1            (zext             ) [ 00000110000]
zext_ln15          (zext             ) [ 00000000000]
shift_reg_V_addr   (getelementptr    ) [ 00000110000]
c_addr             (getelementptr    ) [ 00000110000]
shift_reg_V_addr_1 (getelementptr    ) [ 00000000000]
shift_reg_V_load   (load             ) [ 00000101100]
store_ln15         (store            ) [ 00000000000]
c_load             (load             ) [ 00000000000]
sext_ln691         (sext             ) [ 00000101100]
acc_V_1            (phi              ) [ 00000111111]
specpipeline_ln0   (specpipeline     ) [ 00000000000]
empty              (speclooptripcount) [ 00000000000]
mul_ln691          (mul              ) [ 00000100010]
specloopname_ln9   (specloopname     ) [ 00000000000]
acc_V_2            (add              ) [ 00001111110]
br_ln0             (br               ) [ 00001111110]
write_ln18         (write            ) [ 00000000000]
ret_ln19           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln18_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="1"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/10 "/>
</bind>
</comp>

<comp id="65" class="1004" name="shift_reg_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_V_load/5 store_ln15/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="shift_reg_V_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="1"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr_1/6 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="acc_V_1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="1"/>
<pin id="117" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="acc_V_1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="16" slack="3"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_1/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln14_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln14_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_cast1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln15_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln691_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln691/6 "/>
</bind>
</comp>

<comp id="152" class="1007" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="158" class="1007" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="1"/>
<pin id="162" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln691/6 acc_V_2/8 "/>
</bind>
</comp>

<comp id="166" class="1005" name="x_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="acc_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="3"/>
<pin id="173" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln14_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="180" class="1005" name="add_ln14_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_cast1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="shift_reg_V_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="c_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="shift_reg_V_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="sext_ln691_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln691 "/>
</bind>
</comp>

<comp id="210" class="1005" name="acc_V_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="65" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="72" pin="7"/><net_sink comp="72" pin=1"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="125"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="108" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="108" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="108" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="151"><net_src comp="89" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="52" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="72" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="148" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="115" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="52" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="174"><net_src comp="152" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="179"><net_src comp="126" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="132" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="188"><net_src comp="138" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="193"><net_src comp="65" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="198"><net_src comp="82" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="203"><net_src comp="72" pin="7"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="208"><net_src comp="148" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="213"><net_src comp="158" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {10 }
	Port: shift_reg_V | {6 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg_V | {5 6 }
	Port: fir : c | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln14 : 1
		br_ln14 : 2
		add_ln14 : 1
		i_cast1 : 1
		zext_ln15 : 2
		shift_reg_V_addr : 3
		shift_reg_V_load : 4
		c_addr : 2
		c_load : 3
	State 6
		store_ln15 : 1
		sext_ln691 : 1
		mul_ln691 : 2
	State 7
	State 8
		acc_V_2 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln14_fu_132    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln14_fu_126    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_152       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_158       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_52   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln18_write_fu_58 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |     i_cast1_fu_138     |    0    |    0    |    0    |
|          |    zext_ln15_fu_143    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln691_fu_148   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    22   |
|----------|------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|     c     |    0   |   10   |    2   |
|shift_reg_V|    0   |   32   |    3   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |    5   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     acc_V_1_reg_115    |   16   |
|     acc_V_2_reg_210    |   16   |
|      acc_V_reg_171     |   16   |
|    add_ln14_reg_180    |    4   |
|     c_addr_reg_195     |    4   |
|     i_cast1_reg_185    |   64   |
|        i_reg_104       |    4   |
|    icmp_ln14_reg_176   |    1   |
|   sext_ln691_reg_205   |   16   |
|shift_reg_V_addr_reg_190|    4   |
|shift_reg_V_load_reg_200|   16   |
|     x_read_reg_166     |   16   |
+------------------------+--------+
|          Total         |   177  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_89 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_152    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_158    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_158    |  p1  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||   8.05  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   22   |
|   Memory  |    0   |    -   |    -   |   42   |    5   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |    -   |   177  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    8   |   219  |   72   |
+-----------+--------+--------+--------+--------+--------+
