// Seed: 4266379524
module module_0 (
    output tri0 id_0,
    id_24,
    id_25,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input wor id_15,
    output wor id_16,
    id_26,
    output wor id_17,
    input wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wire id_22
);
  assign id_0 = id_12;
  always $display(1, -1, id_20, id_9, id_21, id_18, -1);
  logic [7:0][-1 : -1] id_27;
  wire id_28;
  assign id_10 = id_9 | id_2;
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    id_14,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    input uwire id_12
);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_7,
      id_5,
      id_9,
      id_4,
      id_8,
      id_4,
      id_2,
      id_0,
      id_3,
      id_4,
      id_1,
      id_2,
      id_4,
      id_6,
      id_1,
      id_4,
      id_3,
      id_12,
      id_12,
      id_10
  );
  assign modCall_1.id_13 = 0;
endmodule
