Name: cc_3d_baseline

Chip:
  chip_id: 'cc_3d_baseline'
  tech: '5nm'
  dataflow: 'roofline' # 'roofline' for the roofline model, or 'WS' for weight-stationary
  freq: 1.0e+9 # frequency, in Hz
  bytes_per_word: 2 # bfloat16 or fp16

  area: 100
  mac_ratio: 0.7
  operational_intensity: 256

  other_area: 30 # mm2, dark silicon
  core_area_ratio: 0.95

  mem_3d_vaults: 16
  mem_3d_vault_tsvs: 64

  pkg2pkg_io: # 300 GB/s per chip per direction
    io_type: 'p2p'
    num: 2
    bandwidth_per_io: 150.0e+9
    area_per_io: 5.0 # ??
    tdp_per_io: 0.25 # ??
    pj_per_byte: 9.36 # GRS is 1.17pj/bit
    init_time: 10.0e-9 # 10 ns

  macs_density: 0.5 # mm2/TOPS
  w_per_tops: 0.36 # w/TOPS

Package:
  num_chips: 16
  mem_3d:
    - mem_type: '3D DRAM'
      config: '64 TSVs'
      simulator: False
      layer_area: 6.25
      num_layers: 8
      tsvs: 64
      # bit_rate: 9878424780 # 9.2 Gb/s, same as HBM3E
      bit_rate: 9341553860 # 8.7 Gb/s, same as HBM3
      layer_cost: 1 # rough estimate
      # densit and tsv_area from
      # https://docs.google.com/spreadsheets/d/1OMAhwLgvCghgGFj-z2g2fxfXhKwvqesNPdzchXnzgqI/edit?usp=sharing
      density: 47757234 # bytes/mm2
      tsv_area: 0.0097 # average TSV area per data bit
      # energy from 
      # https://docs.google.com/document/d/1wDLyOmflyoiVCsAfPkpyUbkbRpb7HP47ZrFmqcssA-I/edit?usp=sharing
      # in HBM2, 1.17pj/bit for activation and 2.53pj/bit for data movement --> 3.7pj/bit
      # * 0.7 for the voltage scaling --> 2.59pj/bit
      pj_per_bit: 2.59

Server:
  packages_per_lane: 2
  num_lanes: 2
  thermal_eval: False # whether to evaluate the thermal
  io:
    io_type: 's2s'
    num: 2
    bandwidth_per_io: 150.0e+9
    tdp_per_io: 0.25 # ??
    pj_per_byte: 9.36 # GRS is 1.17pj/bit
    init_time: 10.0e-9 # 10 ns
  