// Seed: 1362037159
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output logic id_2,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5
);
  id_7(
      1
  );
  assign id_2 = ~id_3;
  always id_2 <= -1'b0;
  assign id_0 = id_5;
  wire id_8 = id_8;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  id_9(
      1, 1, 1
  );
  wor id_10 = -1 - -1, id_11, id_12, id_13, id_14;
endmodule
