ARM GAS  /tmp/cc81Kd9O.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dma_periph_and_channel_check,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	dma_periph_and_channel_check:
  24              	.LVL0:
  25              	.LFB143:
  26              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \file    gd32f30x_dma.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief   DMA driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  /tmp/cc81Kd9O.s 			page 2


  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #include "gd32f30x_dma.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #include <stdlib.h>
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /* check whether peripheral matches channels or not */
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      deinitialize DMA a channel registers 
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* disable DMA a channel */
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(NULL == init_struct){
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* set the DMA struct with the default values */
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_addr  = 0U;
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
ARM GAS  /tmp/cc81Kd9O.s 			page 3


  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      initialize DMA channel
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_addr: peripheral base address
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE 
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_addr: memory base address
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral base address */
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure memory base address */
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure the number of remaining data to be transferred */
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral increasing mode */
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure memory increasing mode */
ARM GAS  /tmp/cc81Kd9O.s 			page 4


 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure the direction of data transfer */
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA circulation mode  
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA circulation mode  
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable memory to memory mode
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
ARM GAS  /tmp/cc81Kd9O.s 			page 5


 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable memory to memory mode
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA channel 
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA channel 
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
ARM GAS  /tmp/cc81Kd9O.s 			page 6


 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set DMA peripheral base address  
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address 
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  address: peripheral base address
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set DMA memory base address  
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address 
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  address: memory base address
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA 
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  /tmp/cc81Kd9O.s 			page 7


 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure priority level of DMA channel 
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  priority: priority Level of this channel
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
ARM GAS  /tmp/cc81Kd9O.s 			page 8


 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure transfer data size of memory 
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure transfer data size of peripheral 
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
ARM GAS  /tmp/cc81Kd9O.s 			page 9


 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_width_config (uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  /tmp/cc81Kd9O.s 			page 10


 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable next address increasement algorithm of peripheral 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  direction: specify the direction of data transfer
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t directi
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
ARM GAS  /tmp/cc81Kd9O.s 			page 11


 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check DMA flag is set or not 
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     FlagStatus: SET or RESET
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     FlagStatus reval;
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(RESET != (DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx))){
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = RESET;
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return reval;
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      clear DMA a channel flag
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not 
ARM GAS  /tmp/cc81Kd9O.s 			page 12


 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     FlagStatus: SET or RESET
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     switch(flag){
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_FTF:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_HTF:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_ERR:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         default:
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             DMA_WRONG_HANDLE
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(interrupt_flag && interrupt_enable){
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return RESET;
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      clear DMA a channel flag
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
ARM GAS  /tmp/cc81Kd9O.s 			page 13


 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA interrupt
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  source: specify which interrupt to enbale
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 one or more parameters can be selected which are shown as below
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA interrupt
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  source: specify which interrupt to disbale
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 one or more parameters can be selected which are shown as below
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check whether peripheral and channels match
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
ARM GAS  /tmp/cc81Kd9O.s 			page 14


 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_CHx(x=0..6)
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  27              		.loc 1 724 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  32              		.loc 1 725 5 view .LVU1
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA1 == dma_periph){
  33              		.loc 1 727 5 view .LVU2
  34              		.loc 1 727 7 is_stmt 0 view .LVU3
  35 0000 054B     		ldr	r3, .L6
  36 0002 9842     		cmp	r0, r3
  37 0004 01D0     		beq	.L5
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  38              		.loc 1 725 15 view .LVU4
  39 0006 0120     		movs	r0, #1
  40              	.LVL1:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  41              		.loc 1 725 15 view .LVU5
  42 0008 7047     		bx	lr
  43              	.LVL2:
  44              	.L5:
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         if(channelx > DMA_CH4){
  45              		.loc 1 729 9 is_stmt 1 view .LVU6
  46              		.loc 1 729 11 is_stmt 0 view .LVU7
  47 000a 0429     		cmp	r1, #4
  48 000c 01D8     		bhi	.L4
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
  49              		.loc 1 725 15 view .LVU8
  50 000e 0120     		movs	r0, #1
  51              	.LVL3:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
  52              		.loc 1 725 15 view .LVU9
  53 0010 7047     		bx	lr
  54              	.LVL4:
  55              	.L4:
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             val = ERROR;
  56              		.loc 1 730 17 view .LVU10
  57 0012 0020     		movs	r0, #0
  58              	.LVL5:
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return val;
  59              		.loc 1 734 5 is_stmt 1 view .LVU11
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  60              		.loc 1 735 1 is_stmt 0 view .LVU12
ARM GAS  /tmp/cc81Kd9O.s 			page 15


  61 0014 7047     		bx	lr
  62              	.L7:
  63 0016 00BF     		.align	2
  64              	.L6:
  65 0018 00040240 		.word	1073873920
  66              		.cfi_endproc
  67              	.LFE143:
  69              		.section	.text.dma_deinit,"ax",%progbits
  70              		.align	1
  71              		.global	dma_deinit
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	dma_deinit:
  77              	.LVL6:
  78              	.LFB116:
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  79              		.loc 1 57 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  83              		.loc 1 57 1 is_stmt 0 view .LVU14
  84 0000 38B5     		push	{r3, r4, r5, lr}
  85              	.LCFI0:
  86              		.cfi_def_cfa_offset 16
  87              		.cfi_offset 3, -16
  88              		.cfi_offset 4, -12
  89              		.cfi_offset 5, -8
  90              		.cfi_offset 14, -4
  91 0002 0546     		mov	r5, r0
  92 0004 0C46     		mov	r4, r1
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  93              		.loc 1 58 5 is_stmt 1 view .LVU15
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  94              		.loc 1 58 17 is_stmt 0 view .LVU16
  95 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
  96              	.LVL7:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  97              		.loc 1 58 7 view .LVU17
  98 000a 00B9     		cbnz	r0, .L9
  99              	.L10:
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 100              		.loc 1 59 9 is_stmt 1 discriminator 1 view .LVU18
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 101              		.loc 1 59 9 discriminator 1 view .LVU19
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 102              		.loc 1 59 9 discriminator 1 view .LVU20
 103 000c FEE7     		b	.L10
 104              	.L9:
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
 105              		.loc 1 63 5 view .LVU21
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
 106              		.loc 1 63 37 is_stmt 0 view .LVU22
 107 000e A100     		lsls	r1, r4, #2
 108 0010 04EB8404 		add	r4, r4, r4, lsl #2
 109 0014 05EB8403 		add	r3, r5, r4, lsl #2
ARM GAS  /tmp/cc81Kd9O.s 			page 16


 110 0018 9A68     		ldr	r2, [r3, #8]
 111 001a 22F00102 		bic	r2, r2, #1
 112 001e 9A60     		str	r2, [r3, #8]
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 113              		.loc 1 65 5 is_stmt 1 view .LVU23
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 114              		.loc 1 65 37 is_stmt 0 view .LVU24
 115 0020 0022     		movs	r2, #0
 116 0022 9A60     		str	r2, [r3, #8]
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 117              		.loc 1 66 5 is_stmt 1 view .LVU25
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 118              		.loc 1 66 37 is_stmt 0 view .LVU26
 119 0024 DA60     		str	r2, [r3, #12]
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 120              		.loc 1 67 5 is_stmt 1 view .LVU27
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 121              		.loc 1 67 39 is_stmt 0 view .LVU28
 122 0026 1A61     		str	r2, [r3, #16]
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 123              		.loc 1 68 5 is_stmt 1 view .LVU29
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 124              		.loc 1 68 39 is_stmt 0 view .LVU30
 125 0028 5A61     		str	r2, [r3, #20]
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 126              		.loc 1 69 5 is_stmt 1 view .LVU31
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 127              		.loc 1 69 26 is_stmt 0 view .LVU32
 128 002a 6B68     		ldr	r3, [r5, #4]
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 129              		.loc 1 69 29 view .LVU33
 130 002c 0F22     		movs	r2, #15
 131 002e 8A40     		lsls	r2, r2, r1
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 132              		.loc 1 69 26 view .LVU34
 133 0030 1343     		orrs	r3, r3, r2
 134 0032 6B60     		str	r3, [r5, #4]
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 135              		.loc 1 70 1 view .LVU35
 136 0034 38BD     		pop	{r3, r4, r5, pc}
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 137              		.loc 1 70 1 view .LVU36
 138              		.cfi_endproc
 139              	.LFE116:
 141              		.section	.text.dma_struct_para_init,"ax",%progbits
 142              		.align	1
 143              		.global	dma_struct_para_init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	dma_struct_para_init:
 149              	.LVL8:
 150              	.LFB117:
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(NULL == init_struct){
 151              		.loc 1 79 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc81Kd9O.s 			page 17


 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 156              		.loc 1 80 5 view .LVU38
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 157              		.loc 1 80 7 is_stmt 0 view .LVU39
 158 0000 50B1     		cbz	r0, .L14
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
 159              		.loc 1 85 5 is_stmt 1 view .LVU40
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
 160              		.loc 1 85 31 is_stmt 0 view .LVU41
 161 0002 0022     		movs	r2, #0
 162 0004 0260     		str	r2, [r0]
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 163              		.loc 1 86 5 is_stmt 1 view .LVU42
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 164              		.loc 1 86 31 is_stmt 0 view .LVU43
 165 0006 4260     		str	r2, [r0, #4]
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
 166              		.loc 1 87 5 is_stmt 1 view .LVU44
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
 167              		.loc 1 87 31 is_stmt 0 view .LVU45
 168 0008 0276     		strb	r2, [r0, #24]
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
 169              		.loc 1 88 5 is_stmt 1 view .LVU46
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
 170              		.loc 1 88 31 is_stmt 0 view .LVU47
 171 000a 8260     		str	r2, [r0, #8]
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 172              		.loc 1 89 5 is_stmt 1 view .LVU48
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 173              		.loc 1 89 31 is_stmt 0 view .LVU49
 174 000c C260     		str	r2, [r0, #12]
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
 175              		.loc 1 90 5 is_stmt 1 view .LVU50
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
 176              		.loc 1 90 31 is_stmt 0 view .LVU51
 177 000e 4276     		strb	r2, [r0, #25]
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 178              		.loc 1 91 5 is_stmt 1 view .LVU52
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 179              		.loc 1 91 31 is_stmt 0 view .LVU53
 180 0010 0261     		str	r2, [r0, #16]
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 181              		.loc 1 92 5 is_stmt 1 view .LVU54
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 182              		.loc 1 92 31 is_stmt 0 view .LVU55
 183 0012 8276     		strb	r2, [r0, #26]
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 184              		.loc 1 93 5 is_stmt 1 view .LVU56
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 185              		.loc 1 93 31 is_stmt 0 view .LVU57
 186 0014 4261     		str	r2, [r0, #20]
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 187              		.loc 1 94 1 view .LVU58
 188 0016 7047     		bx	lr
 189              	.L14:
ARM GAS  /tmp/cc81Kd9O.s 			page 18


  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 190              		.loc 1 81 9 is_stmt 1 discriminator 1 view .LVU59
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 191              		.loc 1 81 9 discriminator 1 view .LVU60
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 192              		.loc 1 81 9 discriminator 1 view .LVU61
 193 0018 FEE7     		b	.L14
 194              		.cfi_endproc
 195              	.LFE117:
 197              		.section	.text.dma_init,"ax",%progbits
 198              		.align	1
 199              		.global	dma_init
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	dma_init:
 205              	.LVL9:
 206              	.LFB118:
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 207              		.loc 1 117 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 211              		.loc 1 117 1 is_stmt 0 view .LVU63
 212 0000 70B5     		push	{r4, r5, r6, lr}
 213              	.LCFI1:
 214              		.cfi_def_cfa_offset 16
 215              		.cfi_offset 4, -16
 216              		.cfi_offset 5, -12
 217              		.cfi_offset 6, -8
 218              		.cfi_offset 14, -4
 219 0002 0646     		mov	r6, r0
 220 0004 0C46     		mov	r4, r1
 221 0006 1546     		mov	r5, r2
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 222              		.loc 1 118 5 is_stmt 1 view .LVU64
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 223              		.loc 1 120 5 view .LVU65
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 224              		.loc 1 120 17 is_stmt 0 view .LVU66
 225 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 226              	.LVL10:
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 227              		.loc 1 120 7 view .LVU67
 228 000c 00B9     		cbnz	r0, .L16
 229              	.L17:
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 230              		.loc 1 121 9 is_stmt 1 discriminator 1 view .LVU68
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 231              		.loc 1 121 9 discriminator 1 view .LVU69
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 232              		.loc 1 121 9 discriminator 1 view .LVU70
 233 000e FEE7     		b	.L17
 234              	.L16:
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 235              		.loc 1 125 5 view .LVU71
ARM GAS  /tmp/cc81Kd9O.s 			page 19


 236 0010 04EB8401 		add	r1, r4, r4, lsl #2
 237 0014 06EB8103 		add	r3, r6, r1, lsl #2
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 238              		.loc 1 125 52 is_stmt 0 view .LVU72
 239 0018 2A68     		ldr	r2, [r5]
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 240              		.loc 1 125 39 view .LVU73
 241 001a 1A61     		str	r2, [r3, #16]
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 242              		.loc 1 128 5 is_stmt 1 view .LVU74
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 243              		.loc 1 128 52 is_stmt 0 view .LVU75
 244 001c AA68     		ldr	r2, [r5, #8]
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 245              		.loc 1 128 39 view .LVU76
 246 001e 5A61     		str	r2, [r3, #20]
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 247              		.loc 1 131 5 is_stmt 1 view .LVU77
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 248              		.loc 1 131 60 is_stmt 0 view .LVU78
 249 0020 2A8A     		ldrh	r2, [r5, #16]
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 250              		.loc 1 131 37 view .LVU79
 251 0022 DA60     		str	r2, [r3, #12]
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 252              		.loc 1 134 5 is_stmt 1 view .LVU80
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 253              		.loc 1 134 9 is_stmt 0 view .LVU81
 254 0024 9A68     		ldr	r2, [r3, #8]
 255              	.LVL11:
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 256              		.loc 1 135 5 is_stmt 1 view .LVU82
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 257              		.loc 1 135 9 is_stmt 0 view .LVU83
 258 0026 22F47C52 		bic	r2, r2, #16128
 259              	.LVL12:
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 260              		.loc 1 136 5 is_stmt 1 view .LVU84
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 261              		.loc 1 136 24 is_stmt 0 view .LVU85
 262 002a 6968     		ldr	r1, [r5, #4]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 263              		.loc 1 136 52 view .LVU86
 264 002c E868     		ldr	r0, [r5, #12]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 265              		.loc 1 136 39 view .LVU87
 266 002e 0143     		orrs	r1, r1, r0
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 267              		.loc 1 136 80 view .LVU88
 268 0030 6869     		ldr	r0, [r5, #20]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 269              		.loc 1 136 67 view .LVU89
 270 0032 0143     		orrs	r1, r1, r0
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 271              		.loc 1 136 9 view .LVU90
 272 0034 1143     		orrs	r1, r1, r2
 273              	.LVL13:
ARM GAS  /tmp/cc81Kd9O.s 			page 20


 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 274              		.loc 1 137 5 is_stmt 1 view .LVU91
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 275              		.loc 1 137 37 is_stmt 0 view .LVU92
 276 0036 9960     		str	r1, [r3, #8]
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 277              		.loc 1 140 5 is_stmt 1 view .LVU93
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 278              		.loc 1 140 49 is_stmt 0 view .LVU94
 279 0038 2A7E     		ldrb	r2, [r5, #24]	@ zero_extendqisi2
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 280              		.loc 1 140 7 view .LVU95
 281 003a 012A     		cmp	r2, #1
 282 003c 11D0     		beq	.L25
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 283              		.loc 1 143 9 is_stmt 1 view .LVU96
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 284              		.loc 1 143 41 is_stmt 0 view .LVU97
 285 003e 9A68     		ldr	r2, [r3, #8]
 286 0040 22F04002 		bic	r2, r2, #64
 287 0044 9A60     		str	r2, [r3, #8]
 288              	.L19:
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 289              		.loc 1 147 5 is_stmt 1 view .LVU98
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 290              		.loc 1 147 49 is_stmt 0 view .LVU99
 291 0046 6A7E     		ldrb	r2, [r5, #25]	@ zero_extendqisi2
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 292              		.loc 1 147 7 view .LVU100
 293 0048 012A     		cmp	r2, #1
 294 004a 0FD0     		beq	.L26
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 295              		.loc 1 150 9 is_stmt 1 view .LVU101
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 296              		.loc 1 150 41 is_stmt 0 view .LVU102
 297 004c 9A68     		ldr	r2, [r3, #8]
 298 004e 22F08002 		bic	r2, r2, #128
 299 0052 9A60     		str	r2, [r3, #8]
 300              	.L21:
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 301              		.loc 1 154 5 is_stmt 1 view .LVU103
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 302              		.loc 1 154 47 is_stmt 0 view .LVU104
 303 0054 AA7E     		ldrb	r2, [r5, #26]	@ zero_extendqisi2
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 304              		.loc 1 154 7 view .LVU105
 305 0056 72B9     		cbnz	r2, .L22
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 306              		.loc 1 155 9 is_stmt 1 view .LVU106
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 307              		.loc 1 155 41 is_stmt 0 view .LVU107
 308 0058 9A68     		ldr	r2, [r3, #8]
 309 005a 22F01002 		bic	r2, r2, #16
 310 005e 9A60     		str	r2, [r3, #8]
 311              	.L15:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 312              		.loc 1 159 1 view .LVU108
ARM GAS  /tmp/cc81Kd9O.s 			page 21


 313 0060 70BD     		pop	{r4, r5, r6, pc}
 314              	.LVL14:
 315              	.L25:
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 316              		.loc 1 141 9 is_stmt 1 view .LVU109
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 317              		.loc 1 141 41 is_stmt 0 view .LVU110
 318 0062 9A68     		ldr	r2, [r3, #8]
 319 0064 42F04002 		orr	r2, r2, #64
 320 0068 9A60     		str	r2, [r3, #8]
 321 006a ECE7     		b	.L19
 322              	.L26:
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 323              		.loc 1 148 9 is_stmt 1 view .LVU111
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 324              		.loc 1 148 41 is_stmt 0 view .LVU112
 325 006c 9A68     		ldr	r2, [r3, #8]
 326 006e 42F08002 		orr	r2, r2, #128
 327 0072 9A60     		str	r2, [r3, #8]
 328 0074 EEE7     		b	.L21
 329              	.L22:
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 330              		.loc 1 157 9 is_stmt 1 view .LVU113
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 331              		.loc 1 157 41 is_stmt 0 view .LVU114
 332 0076 9A68     		ldr	r2, [r3, #8]
 333 0078 42F01002 		orr	r2, r2, #16
 334 007c 9A60     		str	r2, [r3, #8]
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 335              		.loc 1 159 1 view .LVU115
 336 007e EFE7     		b	.L15
 337              		.cfi_endproc
 338              	.LFE118:
 340              		.section	.text.dma_circulation_enable,"ax",%progbits
 341              		.align	1
 342              		.global	dma_circulation_enable
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	dma_circulation_enable:
 348              	.LVL15:
 349              	.LFB119:
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 350              		.loc 1 172 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 354              		.loc 1 172 1 is_stmt 0 view .LVU117
 355 0000 38B5     		push	{r3, r4, r5, lr}
 356              	.LCFI2:
 357              		.cfi_def_cfa_offset 16
 358              		.cfi_offset 3, -16
 359              		.cfi_offset 4, -12
 360              		.cfi_offset 5, -8
 361              		.cfi_offset 14, -4
 362 0002 0446     		mov	r4, r0
ARM GAS  /tmp/cc81Kd9O.s 			page 22


 363 0004 0D46     		mov	r5, r1
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 364              		.loc 1 173 5 is_stmt 1 view .LVU118
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 365              		.loc 1 173 17 is_stmt 0 view .LVU119
 366 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 367              	.LVL16:
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 368              		.loc 1 173 7 view .LVU120
 369 000a 00B9     		cbnz	r0, .L28
 370              	.L29:
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 371              		.loc 1 174 9 is_stmt 1 discriminator 1 view .LVU121
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 372              		.loc 1 174 9 discriminator 1 view .LVU122
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 373              		.loc 1 174 9 discriminator 1 view .LVU123
 374 000c FEE7     		b	.L29
 375              	.L28:
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 376              		.loc 1 177 5 view .LVU124
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 377              		.loc 1 177 37 is_stmt 0 view .LVU125
 378 000e 05EB8501 		add	r1, r5, r5, lsl #2
 379 0012 04EB8100 		add	r0, r4, r1, lsl #2
 380 0016 8368     		ldr	r3, [r0, #8]
 381 0018 43F02003 		orr	r3, r3, #32
 382 001c 8360     		str	r3, [r0, #8]
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 383              		.loc 1 178 1 view .LVU126
 384 001e 38BD     		pop	{r3, r4, r5, pc}
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 385              		.loc 1 178 1 view .LVU127
 386              		.cfi_endproc
 387              	.LFE119:
 389              		.section	.text.dma_circulation_disable,"ax",%progbits
 390              		.align	1
 391              		.global	dma_circulation_disable
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	dma_circulation_disable:
 397              	.LVL17:
 398              	.LFB120:
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 399              		.loc 1 191 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 403              		.loc 1 191 1 is_stmt 0 view .LVU129
 404 0000 38B5     		push	{r3, r4, r5, lr}
 405              	.LCFI3:
 406              		.cfi_def_cfa_offset 16
 407              		.cfi_offset 3, -16
 408              		.cfi_offset 4, -12
 409              		.cfi_offset 5, -8
ARM GAS  /tmp/cc81Kd9O.s 			page 23


 410              		.cfi_offset 14, -4
 411 0002 0446     		mov	r4, r0
 412 0004 0D46     		mov	r5, r1
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 413              		.loc 1 192 5 is_stmt 1 view .LVU130
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 414              		.loc 1 192 17 is_stmt 0 view .LVU131
 415 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 416              	.LVL18:
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 417              		.loc 1 192 7 view .LVU132
 418 000a 00B9     		cbnz	r0, .L32
 419              	.L33:
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 420              		.loc 1 193 9 is_stmt 1 discriminator 1 view .LVU133
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 421              		.loc 1 193 9 discriminator 1 view .LVU134
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 422              		.loc 1 193 9 discriminator 1 view .LVU135
 423 000c FEE7     		b	.L33
 424              	.L32:
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 425              		.loc 1 196 5 view .LVU136
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 426              		.loc 1 196 37 is_stmt 0 view .LVU137
 427 000e 05EB8501 		add	r1, r5, r5, lsl #2
 428 0012 04EB8100 		add	r0, r4, r1, lsl #2
 429 0016 8368     		ldr	r3, [r0, #8]
 430 0018 23F02003 		bic	r3, r3, #32
 431 001c 8360     		str	r3, [r0, #8]
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 432              		.loc 1 197 1 view .LVU138
 433 001e 38BD     		pop	{r3, r4, r5, pc}
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 434              		.loc 1 197 1 view .LVU139
 435              		.cfi_endproc
 436              	.LFE120:
 438              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 439              		.align	1
 440              		.global	dma_memory_to_memory_enable
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	dma_memory_to_memory_enable:
 446              	.LVL19:
 447              	.LFB121:
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 448              		.loc 1 210 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 452              		.loc 1 210 1 is_stmt 0 view .LVU141
 453 0000 38B5     		push	{r3, r4, r5, lr}
 454              	.LCFI4:
 455              		.cfi_def_cfa_offset 16
 456              		.cfi_offset 3, -16
ARM GAS  /tmp/cc81Kd9O.s 			page 24


 457              		.cfi_offset 4, -12
 458              		.cfi_offset 5, -8
 459              		.cfi_offset 14, -4
 460 0002 0446     		mov	r4, r0
 461 0004 0D46     		mov	r5, r1
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 462              		.loc 1 211 5 is_stmt 1 view .LVU142
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 463              		.loc 1 211 17 is_stmt 0 view .LVU143
 464 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 465              	.LVL20:
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 466              		.loc 1 211 7 view .LVU144
 467 000a 00B9     		cbnz	r0, .L36
 468              	.L37:
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 469              		.loc 1 212 9 is_stmt 1 discriminator 1 view .LVU145
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 470              		.loc 1 212 9 discriminator 1 view .LVU146
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 471              		.loc 1 212 9 discriminator 1 view .LVU147
 472 000c FEE7     		b	.L37
 473              	.L36:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 474              		.loc 1 215 5 view .LVU148
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 475              		.loc 1 215 37 is_stmt 0 view .LVU149
 476 000e 05EB8501 		add	r1, r5, r5, lsl #2
 477 0012 04EB8100 		add	r0, r4, r1, lsl #2
 478 0016 8368     		ldr	r3, [r0, #8]
 479 0018 43F48043 		orr	r3, r3, #16384
 480 001c 8360     		str	r3, [r0, #8]
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 481              		.loc 1 216 1 view .LVU150
 482 001e 38BD     		pop	{r3, r4, r5, pc}
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 483              		.loc 1 216 1 view .LVU151
 484              		.cfi_endproc
 485              	.LFE121:
 487              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 488              		.align	1
 489              		.global	dma_memory_to_memory_disable
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	dma_memory_to_memory_disable:
 495              	.LVL21:
 496              	.LFB122:
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 497              		.loc 1 229 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 501              		.loc 1 229 1 is_stmt 0 view .LVU153
 502 0000 38B5     		push	{r3, r4, r5, lr}
 503              	.LCFI5:
ARM GAS  /tmp/cc81Kd9O.s 			page 25


 504              		.cfi_def_cfa_offset 16
 505              		.cfi_offset 3, -16
 506              		.cfi_offset 4, -12
 507              		.cfi_offset 5, -8
 508              		.cfi_offset 14, -4
 509 0002 0446     		mov	r4, r0
 510 0004 0D46     		mov	r5, r1
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 511              		.loc 1 230 5 is_stmt 1 view .LVU154
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 512              		.loc 1 230 17 is_stmt 0 view .LVU155
 513 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 514              	.LVL22:
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 515              		.loc 1 230 7 view .LVU156
 516 000a 00B9     		cbnz	r0, .L40
 517              	.L41:
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 518              		.loc 1 231 9 is_stmt 1 discriminator 1 view .LVU157
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 519              		.loc 1 231 9 discriminator 1 view .LVU158
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 520              		.loc 1 231 9 discriminator 1 view .LVU159
 521 000c FEE7     		b	.L41
 522              	.L40:
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 523              		.loc 1 234 5 view .LVU160
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 524              		.loc 1 234 37 is_stmt 0 view .LVU161
 525 000e 05EB8501 		add	r1, r5, r5, lsl #2
 526 0012 04EB8100 		add	r0, r4, r1, lsl #2
 527 0016 8368     		ldr	r3, [r0, #8]
 528 0018 23F48043 		bic	r3, r3, #16384
 529 001c 8360     		str	r3, [r0, #8]
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 530              		.loc 1 235 1 view .LVU162
 531 001e 38BD     		pop	{r3, r4, r5, pc}
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 532              		.loc 1 235 1 view .LVU163
 533              		.cfi_endproc
 534              	.LFE122:
 536              		.section	.text.dma_channel_enable,"ax",%progbits
 537              		.align	1
 538              		.global	dma_channel_enable
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 543              	dma_channel_enable:
 544              	.LVL23:
 545              	.LFB123:
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 546              		.loc 1 248 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 550              		.loc 1 248 1 is_stmt 0 view .LVU165
ARM GAS  /tmp/cc81Kd9O.s 			page 26


 551 0000 38B5     		push	{r3, r4, r5, lr}
 552              	.LCFI6:
 553              		.cfi_def_cfa_offset 16
 554              		.cfi_offset 3, -16
 555              		.cfi_offset 4, -12
 556              		.cfi_offset 5, -8
 557              		.cfi_offset 14, -4
 558 0002 0446     		mov	r4, r0
 559 0004 0D46     		mov	r5, r1
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 560              		.loc 1 249 5 is_stmt 1 view .LVU166
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 561              		.loc 1 249 17 is_stmt 0 view .LVU167
 562 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 563              	.LVL24:
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 564              		.loc 1 249 7 view .LVU168
 565 000a 00B9     		cbnz	r0, .L44
 566              	.L45:
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 567              		.loc 1 250 9 is_stmt 1 discriminator 1 view .LVU169
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 568              		.loc 1 250 9 discriminator 1 view .LVU170
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 569              		.loc 1 250 9 discriminator 1 view .LVU171
 570 000c FEE7     		b	.L45
 571              	.L44:
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 572              		.loc 1 253 5 view .LVU172
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 573              		.loc 1 253 37 is_stmt 0 view .LVU173
 574 000e 05EB8501 		add	r1, r5, r5, lsl #2
 575 0012 04EB8100 		add	r0, r4, r1, lsl #2
 576 0016 8368     		ldr	r3, [r0, #8]
 577 0018 43F00103 		orr	r3, r3, #1
 578 001c 8360     		str	r3, [r0, #8]
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 579              		.loc 1 254 1 view .LVU174
 580 001e 38BD     		pop	{r3, r4, r5, pc}
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 581              		.loc 1 254 1 view .LVU175
 582              		.cfi_endproc
 583              	.LFE123:
 585              		.section	.text.dma_channel_disable,"ax",%progbits
 586              		.align	1
 587              		.global	dma_channel_disable
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 592              	dma_channel_disable:
 593              	.LVL25:
 594              	.LFB124:
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 595              		.loc 1 267 1 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc81Kd9O.s 			page 27


 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 599              		.loc 1 267 1 is_stmt 0 view .LVU177
 600 0000 38B5     		push	{r3, r4, r5, lr}
 601              	.LCFI7:
 602              		.cfi_def_cfa_offset 16
 603              		.cfi_offset 3, -16
 604              		.cfi_offset 4, -12
 605              		.cfi_offset 5, -8
 606              		.cfi_offset 14, -4
 607 0002 0446     		mov	r4, r0
 608 0004 0D46     		mov	r5, r1
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 609              		.loc 1 268 5 is_stmt 1 view .LVU178
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 610              		.loc 1 268 17 is_stmt 0 view .LVU179
 611 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 612              	.LVL26:
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 613              		.loc 1 268 7 view .LVU180
 614 000a 00B9     		cbnz	r0, .L48
 615              	.L49:
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 616              		.loc 1 269 9 is_stmt 1 discriminator 1 view .LVU181
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 617              		.loc 1 269 9 discriminator 1 view .LVU182
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 618              		.loc 1 269 9 discriminator 1 view .LVU183
 619 000c FEE7     		b	.L49
 620              	.L48:
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 621              		.loc 1 272 5 view .LVU184
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 622              		.loc 1 272 37 is_stmt 0 view .LVU185
 623 000e 05EB8501 		add	r1, r5, r5, lsl #2
 624 0012 04EB8100 		add	r0, r4, r1, lsl #2
 625 0016 8368     		ldr	r3, [r0, #8]
 626 0018 23F00103 		bic	r3, r3, #1
 627 001c 8360     		str	r3, [r0, #8]
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 628              		.loc 1 273 1 view .LVU186
 629 001e 38BD     		pop	{r3, r4, r5, pc}
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 630              		.loc 1 273 1 view .LVU187
 631              		.cfi_endproc
 632              	.LFE124:
 634              		.section	.text.dma_periph_address_config,"ax",%progbits
 635              		.align	1
 636              		.global	dma_periph_address_config
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	dma_periph_address_config:
 642              	.LVL27:
 643              	.LFB125:
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 644              		.loc 1 287 1 is_stmt 1 view -0
 645              		.cfi_startproc
ARM GAS  /tmp/cc81Kd9O.s 			page 28


 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 648              		.loc 1 287 1 is_stmt 0 view .LVU189
 649 0000 70B5     		push	{r4, r5, r6, lr}
 650              	.LCFI8:
 651              		.cfi_def_cfa_offset 16
 652              		.cfi_offset 4, -16
 653              		.cfi_offset 5, -12
 654              		.cfi_offset 6, -8
 655              		.cfi_offset 14, -4
 656 0002 0546     		mov	r5, r0
 657 0004 0C46     		mov	r4, r1
 658 0006 1646     		mov	r6, r2
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 659              		.loc 1 288 5 is_stmt 1 view .LVU190
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 660              		.loc 1 288 17 is_stmt 0 view .LVU191
 661 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 662              	.LVL28:
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 663              		.loc 1 288 7 view .LVU192
 664 000c 00B9     		cbnz	r0, .L52
 665              	.L53:
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 666              		.loc 1 289 9 is_stmt 1 discriminator 1 view .LVU193
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 667              		.loc 1 289 9 discriminator 1 view .LVU194
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 668              		.loc 1 289 9 discriminator 1 view .LVU195
 669 000e FEE7     		b	.L53
 670              	.L52:
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 671              		.loc 1 292 5 view .LVU196
 672 0010 04EB8401 		add	r1, r4, r4, lsl #2
 673 0014 05EB8101 		add	r1, r5, r1, lsl #2
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 674              		.loc 1 292 39 is_stmt 0 view .LVU197
 675 0018 0E61     		str	r6, [r1, #16]
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 676              		.loc 1 293 1 view .LVU198
 677 001a 70BD     		pop	{r4, r5, r6, pc}
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 678              		.loc 1 293 1 view .LVU199
 679              		.cfi_endproc
 680              	.LFE125:
 682              		.section	.text.dma_memory_address_config,"ax",%progbits
 683              		.align	1
 684              		.global	dma_memory_address_config
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	dma_memory_address_config:
 690              	.LVL29:
 691              	.LFB126:
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 692              		.loc 1 307 1 is_stmt 1 view -0
ARM GAS  /tmp/cc81Kd9O.s 			page 29


 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 696              		.loc 1 307 1 is_stmt 0 view .LVU201
 697 0000 70B5     		push	{r4, r5, r6, lr}
 698              	.LCFI9:
 699              		.cfi_def_cfa_offset 16
 700              		.cfi_offset 4, -16
 701              		.cfi_offset 5, -12
 702              		.cfi_offset 6, -8
 703              		.cfi_offset 14, -4
 704 0002 0546     		mov	r5, r0
 705 0004 0C46     		mov	r4, r1
 706 0006 1646     		mov	r6, r2
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 707              		.loc 1 308 5 is_stmt 1 view .LVU202
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 708              		.loc 1 308 17 is_stmt 0 view .LVU203
 709 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 710              	.LVL30:
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 711              		.loc 1 308 7 view .LVU204
 712 000c 00B9     		cbnz	r0, .L56
 713              	.L57:
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 714              		.loc 1 309 9 is_stmt 1 discriminator 1 view .LVU205
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 715              		.loc 1 309 9 discriminator 1 view .LVU206
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 716              		.loc 1 309 9 discriminator 1 view .LVU207
 717 000e FEE7     		b	.L57
 718              	.L56:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 719              		.loc 1 312 5 view .LVU208
 720 0010 04EB8401 		add	r1, r4, r4, lsl #2
 721 0014 05EB8101 		add	r1, r5, r1, lsl #2
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 722              		.loc 1 312 39 is_stmt 0 view .LVU209
 723 0018 4E61     		str	r6, [r1, #20]
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 724              		.loc 1 313 1 view .LVU210
 725 001a 70BD     		pop	{r4, r5, r6, pc}
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 726              		.loc 1 313 1 view .LVU211
 727              		.cfi_endproc
 728              	.LFE126:
 730              		.section	.text.dma_transfer_number_config,"ax",%progbits
 731              		.align	1
 732              		.global	dma_transfer_number_config
 733              		.syntax unified
 734              		.thumb
 735              		.thumb_func
 737              	dma_transfer_number_config:
 738              	.LVL31:
 739              	.LFB127:
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
ARM GAS  /tmp/cc81Kd9O.s 			page 30


 740              		.loc 1 327 1 is_stmt 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 744              		.loc 1 327 1 is_stmt 0 view .LVU213
 745 0000 70B5     		push	{r4, r5, r6, lr}
 746              	.LCFI10:
 747              		.cfi_def_cfa_offset 16
 748              		.cfi_offset 4, -16
 749              		.cfi_offset 5, -12
 750              		.cfi_offset 6, -8
 751              		.cfi_offset 14, -4
 752 0002 0546     		mov	r5, r0
 753 0004 0C46     		mov	r4, r1
 754 0006 1646     		mov	r6, r2
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 755              		.loc 1 328 5 is_stmt 1 view .LVU214
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 756              		.loc 1 328 17 is_stmt 0 view .LVU215
 757 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 758              	.LVL32:
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 759              		.loc 1 328 7 view .LVU216
 760 000c 00B9     		cbnz	r0, .L60
 761              	.L61:
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 762              		.loc 1 329 9 is_stmt 1 discriminator 1 view .LVU217
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 763              		.loc 1 329 9 discriminator 1 view .LVU218
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 764              		.loc 1 329 9 discriminator 1 view .LVU219
 765 000e FEE7     		b	.L61
 766              	.L60:
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 767              		.loc 1 332 5 view .LVU220
 768 0010 04EB8401 		add	r1, r4, r4, lsl #2
 769 0014 05EB8101 		add	r1, r5, r1, lsl #2
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 770              		.loc 1 332 47 is_stmt 0 view .LVU221
 771 0018 B6B2     		uxth	r6, r6
 772              	.LVL33:
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 773              		.loc 1 332 37 view .LVU222
 774 001a CE60     		str	r6, [r1, #12]
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 775              		.loc 1 333 1 view .LVU223
 776 001c 70BD     		pop	{r4, r5, r6, pc}
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 777              		.loc 1 333 1 view .LVU224
 778              		.cfi_endproc
 779              	.LFE127:
 781              		.section	.text.dma_transfer_number_get,"ax",%progbits
 782              		.align	1
 783              		.global	dma_transfer_number_get
 784              		.syntax unified
 785              		.thumb
ARM GAS  /tmp/cc81Kd9O.s 			page 31


 786              		.thumb_func
 788              	dma_transfer_number_get:
 789              	.LVL34:
 790              	.LFB128:
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 791              		.loc 1 346 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 795              		.loc 1 346 1 is_stmt 0 view .LVU226
 796 0000 38B5     		push	{r3, r4, r5, lr}
 797              	.LCFI11:
 798              		.cfi_def_cfa_offset 16
 799              		.cfi_offset 3, -16
 800              		.cfi_offset 4, -12
 801              		.cfi_offset 5, -8
 802              		.cfi_offset 14, -4
 803 0002 0546     		mov	r5, r0
 804 0004 0C46     		mov	r4, r1
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 805              		.loc 1 347 5 is_stmt 1 view .LVU227
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 806              		.loc 1 347 17 is_stmt 0 view .LVU228
 807 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 808              	.LVL35:
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 809              		.loc 1 347 7 view .LVU229
 810 000a 00B9     		cbnz	r0, .L64
 811              	.L65:
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 812              		.loc 1 348 9 is_stmt 1 discriminator 1 view .LVU230
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 813              		.loc 1 348 9 discriminator 1 view .LVU231
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 814              		.loc 1 348 9 discriminator 1 view .LVU232
 815 000c FEE7     		b	.L65
 816              	.L64:
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 817              		.loc 1 351 5 view .LVU233
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 818              		.loc 1 351 22 is_stmt 0 view .LVU234
 819 000e 04EB8401 		add	r1, r4, r4, lsl #2
 820 0012 05EB8101 		add	r1, r5, r1, lsl #2
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 821              		.loc 1 351 12 view .LVU235
 822 0016 C868     		ldr	r0, [r1, #12]
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 823              		.loc 1 352 1 view .LVU236
 824 0018 38BD     		pop	{r3, r4, r5, pc}
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 825              		.loc 1 352 1 view .LVU237
 826              		.cfi_endproc
 827              	.LFE128:
 829              		.section	.text.dma_priority_config,"ax",%progbits
 830              		.align	1
 831              		.global	dma_priority_config
ARM GAS  /tmp/cc81Kd9O.s 			page 32


 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	dma_priority_config:
 837              	.LVL36:
 838              	.LFB129:
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 839              		.loc 1 371 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 843              		.loc 1 371 1 is_stmt 0 view .LVU239
 844 0000 70B5     		push	{r4, r5, r6, lr}
 845              	.LCFI12:
 846              		.cfi_def_cfa_offset 16
 847              		.cfi_offset 4, -16
 848              		.cfi_offset 5, -12
 849              		.cfi_offset 6, -8
 850              		.cfi_offset 14, -4
 851 0002 0446     		mov	r4, r0
 852 0004 0D46     		mov	r5, r1
 853 0006 1646     		mov	r6, r2
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 854              		.loc 1 372 5 is_stmt 1 view .LVU240
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 855              		.loc 1 374 5 view .LVU241
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 856              		.loc 1 374 17 is_stmt 0 view .LVU242
 857 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 858              	.LVL37:
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 859              		.loc 1 374 7 view .LVU243
 860 000c 00B9     		cbnz	r0, .L68
 861              	.L69:
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 862              		.loc 1 375 9 is_stmt 1 discriminator 1 view .LVU244
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 863              		.loc 1 375 9 discriminator 1 view .LVU245
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 864              		.loc 1 375 9 discriminator 1 view .LVU246
 865 000e FEE7     		b	.L69
 866              	.L68:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 867              		.loc 1 379 5 view .LVU247
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 868              		.loc 1 379 11 is_stmt 0 view .LVU248
 869 0010 05EB8501 		add	r1, r5, r5, lsl #2
 870 0014 04EB8100 		add	r0, r4, r1, lsl #2
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 871              		.loc 1 379 9 view .LVU249
 872 0018 8268     		ldr	r2, [r0, #8]
 873              	.LVL38:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 874              		.loc 1 381 5 is_stmt 1 view .LVU250
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 875              		.loc 1 381 9 is_stmt 0 view .LVU251
ARM GAS  /tmp/cc81Kd9O.s 			page 33


 876 001a 22F44052 		bic	r2, r2, #12288
 877              	.LVL39:
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 878              		.loc 1 382 5 is_stmt 1 view .LVU252
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 879              		.loc 1 382 9 is_stmt 0 view .LVU253
 880 001e 3243     		orrs	r2, r2, r6
 881              	.LVL40:
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 882              		.loc 1 383 5 is_stmt 1 view .LVU254
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 883              		.loc 1 383 37 is_stmt 0 view .LVU255
 884 0020 8260     		str	r2, [r0, #8]
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 885              		.loc 1 384 1 view .LVU256
 886 0022 70BD     		pop	{r4, r5, r6, pc}
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 887              		.loc 1 384 1 view .LVU257
 888              		.cfi_endproc
 889              	.LFE129:
 891              		.section	.text.dma_memory_width_config,"ax",%progbits
 892              		.align	1
 893              		.global	dma_memory_width_config
 894              		.syntax unified
 895              		.thumb
 896              		.thumb_func
 898              	dma_memory_width_config:
 899              	.LVL41:
 900              	.LFB130:
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 901              		.loc 1 402 1 is_stmt 1 view -0
 902              		.cfi_startproc
 903              		@ args = 0, pretend = 0, frame = 0
 904              		@ frame_needed = 0, uses_anonymous_args = 0
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 905              		.loc 1 402 1 is_stmt 0 view .LVU259
 906 0000 70B5     		push	{r4, r5, r6, lr}
 907              	.LCFI13:
 908              		.cfi_def_cfa_offset 16
 909              		.cfi_offset 4, -16
 910              		.cfi_offset 5, -12
 911              		.cfi_offset 6, -8
 912              		.cfi_offset 14, -4
 913 0002 0446     		mov	r4, r0
 914 0004 0D46     		mov	r5, r1
 915 0006 1646     		mov	r6, r2
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 916              		.loc 1 403 5 is_stmt 1 view .LVU260
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 917              		.loc 1 405 5 view .LVU261
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 918              		.loc 1 405 17 is_stmt 0 view .LVU262
 919 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 920              	.LVL42:
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 921              		.loc 1 405 7 view .LVU263
 922 000c 00B9     		cbnz	r0, .L72
ARM GAS  /tmp/cc81Kd9O.s 			page 34


 923              	.L73:
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 924              		.loc 1 406 9 is_stmt 1 discriminator 1 view .LVU264
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 925              		.loc 1 406 9 discriminator 1 view .LVU265
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 926              		.loc 1 406 9 discriminator 1 view .LVU266
 927 000e FEE7     		b	.L73
 928              	.L72:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 929              		.loc 1 410 5 view .LVU267
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 930              		.loc 1 410 11 is_stmt 0 view .LVU268
 931 0010 05EB8501 		add	r1, r5, r5, lsl #2
 932 0014 04EB8100 		add	r0, r4, r1, lsl #2
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 933              		.loc 1 410 9 view .LVU269
 934 0018 8268     		ldr	r2, [r0, #8]
 935              	.LVL43:
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 936              		.loc 1 412 5 is_stmt 1 view .LVU270
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 937              		.loc 1 412 9 is_stmt 0 view .LVU271
 938 001a 22F44062 		bic	r2, r2, #3072
 939              	.LVL44:
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 940              		.loc 1 413 5 is_stmt 1 view .LVU272
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 941              		.loc 1 413 9 is_stmt 0 view .LVU273
 942 001e 3243     		orrs	r2, r2, r6
 943              	.LVL45:
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 944              		.loc 1 414 5 is_stmt 1 view .LVU274
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 945              		.loc 1 414 37 is_stmt 0 view .LVU275
 946 0020 8260     		str	r2, [r0, #8]
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 947              		.loc 1 415 1 view .LVU276
 948 0022 70BD     		pop	{r4, r5, r6, pc}
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 949              		.loc 1 415 1 view .LVU277
 950              		.cfi_endproc
 951              	.LFE130:
 953              		.section	.text.dma_periph_width_config,"ax",%progbits
 954              		.align	1
 955              		.global	dma_periph_width_config
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	dma_periph_width_config:
 961              	.LVL46:
 962              	.LFB131:
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 963              		.loc 1 433 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc81Kd9O.s 			page 35


 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 967              		.loc 1 433 1 is_stmt 0 view .LVU279
 968 0000 70B5     		push	{r4, r5, r6, lr}
 969              	.LCFI14:
 970              		.cfi_def_cfa_offset 16
 971              		.cfi_offset 4, -16
 972              		.cfi_offset 5, -12
 973              		.cfi_offset 6, -8
 974              		.cfi_offset 14, -4
 975 0002 0446     		mov	r4, r0
 976 0004 0D46     		mov	r5, r1
 977 0006 1646     		mov	r6, r2
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 978              		.loc 1 434 5 is_stmt 1 view .LVU280
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 979              		.loc 1 436 5 view .LVU281
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 980              		.loc 1 436 17 is_stmt 0 view .LVU282
 981 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 982              	.LVL47:
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 983              		.loc 1 436 7 view .LVU283
 984 000c 00B9     		cbnz	r0, .L76
 985              	.L77:
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 986              		.loc 1 437 9 is_stmt 1 discriminator 1 view .LVU284
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 987              		.loc 1 437 9 discriminator 1 view .LVU285
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 988              		.loc 1 437 9 discriminator 1 view .LVU286
 989 000e FEE7     		b	.L77
 990              	.L76:
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 991              		.loc 1 441 5 view .LVU287
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 992              		.loc 1 441 11 is_stmt 0 view .LVU288
 993 0010 05EB8501 		add	r1, r5, r5, lsl #2
 994 0014 04EB8100 		add	r0, r4, r1, lsl #2
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 995              		.loc 1 441 9 view .LVU289
 996 0018 8268     		ldr	r2, [r0, #8]
 997              	.LVL48:
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 998              		.loc 1 443 5 is_stmt 1 view .LVU290
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 999              		.loc 1 443 9 is_stmt 0 view .LVU291
 1000 001a 22F44072 		bic	r2, r2, #768
 1001              	.LVL49:
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1002              		.loc 1 444 5 is_stmt 1 view .LVU292
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1003              		.loc 1 444 9 is_stmt 0 view .LVU293
 1004 001e 3243     		orrs	r2, r2, r6
 1005              	.LVL50:
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1006              		.loc 1 445 5 is_stmt 1 view .LVU294
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
ARM GAS  /tmp/cc81Kd9O.s 			page 36


 1007              		.loc 1 445 37 is_stmt 0 view .LVU295
 1008 0020 8260     		str	r2, [r0, #8]
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1009              		.loc 1 446 1 view .LVU296
 1010 0022 70BD     		pop	{r4, r5, r6, pc}
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1011              		.loc 1 446 1 view .LVU297
 1012              		.cfi_endproc
 1013              	.LFE131:
 1015              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 1016              		.align	1
 1017              		.global	dma_memory_increase_enable
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	dma_memory_increase_enable:
 1023              	.LVL51:
 1024              	.LFB132:
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1025              		.loc 1 459 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1029              		.loc 1 459 1 is_stmt 0 view .LVU299
 1030 0000 38B5     		push	{r3, r4, r5, lr}
 1031              	.LCFI15:
 1032              		.cfi_def_cfa_offset 16
 1033              		.cfi_offset 3, -16
 1034              		.cfi_offset 4, -12
 1035              		.cfi_offset 5, -8
 1036              		.cfi_offset 14, -4
 1037 0002 0446     		mov	r4, r0
 1038 0004 0D46     		mov	r5, r1
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1039              		.loc 1 460 5 is_stmt 1 view .LVU300
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1040              		.loc 1 460 17 is_stmt 0 view .LVU301
 1041 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1042              	.LVL52:
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1043              		.loc 1 460 7 view .LVU302
 1044 000a 00B9     		cbnz	r0, .L80
 1045              	.L81:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1046              		.loc 1 461 9 is_stmt 1 discriminator 1 view .LVU303
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1047              		.loc 1 461 9 discriminator 1 view .LVU304
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1048              		.loc 1 461 9 discriminator 1 view .LVU305
 1049 000c FEE7     		b	.L81
 1050              	.L80:
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1051              		.loc 1 464 5 view .LVU306
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1052              		.loc 1 464 37 is_stmt 0 view .LVU307
 1053 000e 05EB8501 		add	r1, r5, r5, lsl #2
ARM GAS  /tmp/cc81Kd9O.s 			page 37


 1054 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1055 0016 8368     		ldr	r3, [r0, #8]
 1056 0018 43F08003 		orr	r3, r3, #128
 1057 001c 8360     		str	r3, [r0, #8]
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1058              		.loc 1 465 1 view .LVU308
 1059 001e 38BD     		pop	{r3, r4, r5, pc}
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1060              		.loc 1 465 1 view .LVU309
 1061              		.cfi_endproc
 1062              	.LFE132:
 1064              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 1065              		.align	1
 1066              		.global	dma_memory_increase_disable
 1067              		.syntax unified
 1068              		.thumb
 1069              		.thumb_func
 1071              	dma_memory_increase_disable:
 1072              	.LVL53:
 1073              	.LFB133:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1074              		.loc 1 478 1 is_stmt 1 view -0
 1075              		.cfi_startproc
 1076              		@ args = 0, pretend = 0, frame = 0
 1077              		@ frame_needed = 0, uses_anonymous_args = 0
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1078              		.loc 1 478 1 is_stmt 0 view .LVU311
 1079 0000 38B5     		push	{r3, r4, r5, lr}
 1080              	.LCFI16:
 1081              		.cfi_def_cfa_offset 16
 1082              		.cfi_offset 3, -16
 1083              		.cfi_offset 4, -12
 1084              		.cfi_offset 5, -8
 1085              		.cfi_offset 14, -4
 1086 0002 0446     		mov	r4, r0
 1087 0004 0D46     		mov	r5, r1
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1088              		.loc 1 479 5 is_stmt 1 view .LVU312
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1089              		.loc 1 479 17 is_stmt 0 view .LVU313
 1090 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1091              	.LVL54:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1092              		.loc 1 479 7 view .LVU314
 1093 000a 00B9     		cbnz	r0, .L84
 1094              	.L85:
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1095              		.loc 1 480 9 is_stmt 1 discriminator 1 view .LVU315
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1096              		.loc 1 480 9 discriminator 1 view .LVU316
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1097              		.loc 1 480 9 discriminator 1 view .LVU317
 1098 000c FEE7     		b	.L85
 1099              	.L84:
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1100              		.loc 1 483 5 view .LVU318
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
ARM GAS  /tmp/cc81Kd9O.s 			page 38


 1101              		.loc 1 483 37 is_stmt 0 view .LVU319
 1102 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1103 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1104 0016 8368     		ldr	r3, [r0, #8]
 1105 0018 23F08003 		bic	r3, r3, #128
 1106 001c 8360     		str	r3, [r0, #8]
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1107              		.loc 1 484 1 view .LVU320
 1108 001e 38BD     		pop	{r3, r4, r5, pc}
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1109              		.loc 1 484 1 view .LVU321
 1110              		.cfi_endproc
 1111              	.LFE133:
 1113              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 1114              		.align	1
 1115              		.global	dma_periph_increase_enable
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	dma_periph_increase_enable:
 1121              	.LVL55:
 1122              	.LFB134:
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1123              		.loc 1 497 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1127              		.loc 1 497 1 is_stmt 0 view .LVU323
 1128 0000 38B5     		push	{r3, r4, r5, lr}
 1129              	.LCFI17:
 1130              		.cfi_def_cfa_offset 16
 1131              		.cfi_offset 3, -16
 1132              		.cfi_offset 4, -12
 1133              		.cfi_offset 5, -8
 1134              		.cfi_offset 14, -4
 1135 0002 0446     		mov	r4, r0
 1136 0004 0D46     		mov	r5, r1
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1137              		.loc 1 498 5 is_stmt 1 view .LVU324
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1138              		.loc 1 498 17 is_stmt 0 view .LVU325
 1139 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1140              	.LVL56:
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1141              		.loc 1 498 7 view .LVU326
 1142 000a 00B9     		cbnz	r0, .L88
 1143              	.L89:
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1144              		.loc 1 499 9 is_stmt 1 discriminator 1 view .LVU327
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1145              		.loc 1 499 9 discriminator 1 view .LVU328
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1146              		.loc 1 499 9 discriminator 1 view .LVU329
 1147 000c FEE7     		b	.L89
 1148              	.L88:
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
ARM GAS  /tmp/cc81Kd9O.s 			page 39


 1149              		.loc 1 502 5 view .LVU330
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1150              		.loc 1 502 37 is_stmt 0 view .LVU331
 1151 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1152 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1153 0016 8368     		ldr	r3, [r0, #8]
 1154 0018 43F04003 		orr	r3, r3, #64
 1155 001c 8360     		str	r3, [r0, #8]
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1156              		.loc 1 503 1 view .LVU332
 1157 001e 38BD     		pop	{r3, r4, r5, pc}
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1158              		.loc 1 503 1 view .LVU333
 1159              		.cfi_endproc
 1160              	.LFE134:
 1162              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 1163              		.align	1
 1164              		.global	dma_periph_increase_disable
 1165              		.syntax unified
 1166              		.thumb
 1167              		.thumb_func
 1169              	dma_periph_increase_disable:
 1170              	.LVL57:
 1171              	.LFB135:
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1172              		.loc 1 516 1 is_stmt 1 view -0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 0
 1175              		@ frame_needed = 0, uses_anonymous_args = 0
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1176              		.loc 1 516 1 is_stmt 0 view .LVU335
 1177 0000 38B5     		push	{r3, r4, r5, lr}
 1178              	.LCFI18:
 1179              		.cfi_def_cfa_offset 16
 1180              		.cfi_offset 3, -16
 1181              		.cfi_offset 4, -12
 1182              		.cfi_offset 5, -8
 1183              		.cfi_offset 14, -4
 1184 0002 0446     		mov	r4, r0
 1185 0004 0D46     		mov	r5, r1
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1186              		.loc 1 517 5 is_stmt 1 view .LVU336
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1187              		.loc 1 517 17 is_stmt 0 view .LVU337
 1188 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1189              	.LVL58:
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1190              		.loc 1 517 7 view .LVU338
 1191 000a 00B9     		cbnz	r0, .L92
 1192              	.L93:
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1193              		.loc 1 518 9 is_stmt 1 discriminator 1 view .LVU339
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1194              		.loc 1 518 9 discriminator 1 view .LVU340
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1195              		.loc 1 518 9 discriminator 1 view .LVU341
 1196 000c FEE7     		b	.L93
ARM GAS  /tmp/cc81Kd9O.s 			page 40


 1197              	.L92:
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1198              		.loc 1 521 5 view .LVU342
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1199              		.loc 1 521 37 is_stmt 0 view .LVU343
 1200 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1201 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1202 0016 8368     		ldr	r3, [r0, #8]
 1203 0018 23F04003 		bic	r3, r3, #64
 1204 001c 8360     		str	r3, [r0, #8]
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1205              		.loc 1 522 1 view .LVU344
 1206 001e 38BD     		pop	{r3, r4, r5, pc}
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1207              		.loc 1 522 1 view .LVU345
 1208              		.cfi_endproc
 1209              	.LFE135:
 1211              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1212              		.align	1
 1213              		.global	dma_transfer_direction_config
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	dma_transfer_direction_config:
 1219              	.LVL59:
 1220              	.LFB136:
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1221              		.loc 1 539 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1225              		.loc 1 539 1 is_stmt 0 view .LVU347
 1226 0000 70B5     		push	{r4, r5, r6, lr}
 1227              	.LCFI19:
 1228              		.cfi_def_cfa_offset 16
 1229              		.cfi_offset 4, -16
 1230              		.cfi_offset 5, -12
 1231              		.cfi_offset 6, -8
 1232              		.cfi_offset 14, -4
 1233 0002 0446     		mov	r4, r0
 1234 0004 0D46     		mov	r5, r1
 1235 0006 1646     		mov	r6, r2
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1236              		.loc 1 540 5 is_stmt 1 view .LVU348
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1237              		.loc 1 540 17 is_stmt 0 view .LVU349
 1238 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1239              	.LVL60:
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1240              		.loc 1 540 7 view .LVU350
 1241 000c 00B9     		cbnz	r0, .L96
 1242              	.L97:
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1243              		.loc 1 541 9 is_stmt 1 discriminator 1 view .LVU351
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1244              		.loc 1 541 9 discriminator 1 view .LVU352
ARM GAS  /tmp/cc81Kd9O.s 			page 41


 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1245              		.loc 1 541 9 discriminator 1 view .LVU353
 1246 000e FEE7     		b	.L97
 1247              	.L96:
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1248              		.loc 1 544 5 view .LVU354
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1249              		.loc 1 544 7 is_stmt 0 view .LVU355
 1250 0010 46B9     		cbnz	r6, .L98
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 1251              		.loc 1 545 9 is_stmt 1 view .LVU356
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 1252              		.loc 1 545 41 is_stmt 0 view .LVU357
 1253 0012 05EB8500 		add	r0, r5, r5, lsl #2
 1254 0016 04EB8000 		add	r0, r4, r0, lsl #2
 1255 001a 8368     		ldr	r3, [r0, #8]
 1256 001c 23F01003 		bic	r3, r3, #16
 1257 0020 8360     		str	r3, [r0, #8]
 1258              	.L95:
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1259              		.loc 1 549 1 view .LVU358
 1260 0022 70BD     		pop	{r4, r5, r6, pc}
 1261              	.LVL61:
 1262              	.L98:
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1263              		.loc 1 547 9 is_stmt 1 view .LVU359
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1264              		.loc 1 547 41 is_stmt 0 view .LVU360
 1265 0024 05EB8500 		add	r0, r5, r5, lsl #2
 1266 0028 04EB8000 		add	r0, r4, r0, lsl #2
 1267 002c 8368     		ldr	r3, [r0, #8]
 1268 002e 43F01003 		orr	r3, r3, #16
 1269 0032 8360     		str	r3, [r0, #8]
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1270              		.loc 1 549 1 view .LVU361
 1271 0034 F5E7     		b	.L95
 1272              		.cfi_endproc
 1273              	.LFE136:
 1275              		.section	.text.dma_flag_get,"ax",%progbits
 1276              		.align	1
 1277              		.global	dma_flag_get
 1278              		.syntax unified
 1279              		.thumb
 1280              		.thumb_func
 1282              	dma_flag_get:
 1283              	.LVL62:
 1284              	.LFB137:
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     FlagStatus reval;
 1285              		.loc 1 568 1 is_stmt 1 view -0
 1286              		.cfi_startproc
 1287              		@ args = 0, pretend = 0, frame = 0
 1288              		@ frame_needed = 0, uses_anonymous_args = 0
 1289              		@ link register save eliminated.
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1290              		.loc 1 569 5 view .LVU363
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1291              		.loc 1 571 5 view .LVU364
ARM GAS  /tmp/cc81Kd9O.s 			page 42


 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1292              		.loc 1 571 18 is_stmt 0 view .LVU365
 1293 0000 0368     		ldr	r3, [r0]
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1294              		.loc 1 571 41 view .LVU366
 1295 0002 8900     		lsls	r1, r1, #2
 1296              	.LVL63:
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1297              		.loc 1 571 41 view .LVU367
 1298 0004 8A40     		lsls	r2, r2, r1
 1299              	.LVL64:
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1300              		.loc 1 571 7 view .LVU368
 1301 0006 1342     		tst	r3, r2
 1302 0008 01D0     		beq	.L103
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1303              		.loc 1 572 15 view .LVU369
 1304 000a 0120     		movs	r0, #1
 1305              	.LVL65:
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1306              		.loc 1 572 15 view .LVU370
 1307 000c 7047     		bx	lr
 1308              	.LVL66:
 1309              	.L103:
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1310              		.loc 1 574 15 view .LVU371
 1311 000e 0020     		movs	r0, #0
 1312              	.LVL67:
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1313              		.loc 1 577 5 is_stmt 1 view .LVU372
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1314              		.loc 1 578 1 is_stmt 0 view .LVU373
 1315 0010 7047     		bx	lr
 1316              		.cfi_endproc
 1317              	.LFE137:
 1319              		.section	.text.dma_flag_clear,"ax",%progbits
 1320              		.align	1
 1321              		.global	dma_flag_clear
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	dma_flag_clear:
 1327              	.LVL68:
 1328              	.LFB138:
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1329              		.loc 1 597 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1334              		.loc 1 598 5 view .LVU375
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1335              		.loc 1 598 26 is_stmt 0 view .LVU376
 1336 0000 4368     		ldr	r3, [r0, #4]
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1337              		.loc 1 598 29 view .LVU377
ARM GAS  /tmp/cc81Kd9O.s 			page 43


 1338 0002 8900     		lsls	r1, r1, #2
 1339              	.LVL69:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1340              		.loc 1 598 29 view .LVU378
 1341 0004 8A40     		lsls	r2, r2, r1
 1342              	.LVL70:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1343              		.loc 1 598 26 view .LVU379
 1344 0006 1343     		orrs	r3, r3, r2
 1345 0008 4360     		str	r3, [r0, #4]
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1346              		.loc 1 599 1 view .LVU380
 1347 000a 7047     		bx	lr
 1348              		.cfi_endproc
 1349              	.LFE138:
 1351              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1352              		.align	1
 1353              		.global	dma_interrupt_flag_get
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1358              	dma_interrupt_flag_get:
 1359              	.LVL71:
 1360              	.LFB139:
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1361              		.loc 1 617 1 is_stmt 1 view -0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 0
 1364              		@ frame_needed = 0, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1366              		.loc 1 617 1 is_stmt 0 view .LVU382
 1367 0000 10B4     		push	{r4}
 1368              	.LCFI20:
 1369              		.cfi_def_cfa_offset 4
 1370              		.cfi_offset 4, -4
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1371              		.loc 1 618 5 is_stmt 1 view .LVU383
 1372              	.LVL72:
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_FTF:
 1373              		.loc 1 620 5 view .LVU384
 1374 0002 042A     		cmp	r2, #4
 1375 0004 12D0     		beq	.L106
 1376 0006 082A     		cmp	r2, #8
 1377 0008 1BD0     		beq	.L107
 1378 000a 022A     		cmp	r2, #2
 1379 000c 00D0     		beq	.L114
 1380              	.L108:
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 1381              		.loc 1 634 13 discriminator 1 view .LVU385
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 1382              		.loc 1 634 13 discriminator 1 view .LVU386
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 1383              		.loc 1 634 13 discriminator 1 view .LVU387
 1384 000e FEE7     		b	.L108
 1385              	.L114:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
ARM GAS  /tmp/cc81Kd9O.s 			page 44


 1386              		.loc 1 622 13 view .LVU388
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1387              		.loc 1 622 30 is_stmt 0 view .LVU389
 1388 0010 0468     		ldr	r4, [r0]
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1389              		.loc 1 622 53 view .LVU390
 1390 0012 8B00     		lsls	r3, r1, #2
 1391 0014 9A40     		lsls	r2, r2, r3
 1392              	.LVL73:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1393              		.loc 1 622 28 view .LVU391
 1394 0016 2240     		ands	r2, r2, r4
 1395              	.LVL74:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1396              		.loc 1 623 13 is_stmt 1 view .LVU392
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1397              		.loc 1 623 32 is_stmt 0 view .LVU393
 1398 0018 0B44     		add	r3, r3, r1
 1399 001a 00EB8300 		add	r0, r0, r3, lsl #2
 1400              	.LVL75:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1401              		.loc 1 623 32 view .LVU394
 1402 001e 8368     		ldr	r3, [r0, #8]
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1403              		.loc 1 623 30 view .LVU395
 1404 0020 03F00203 		and	r3, r3, #2
 1405              	.LVL76:
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_HTF:
 1406              		.loc 1 624 13 is_stmt 1 view .LVU396
 1407              	.L109:
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1408              		.loc 1 637 5 view .LVU397
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1409              		.loc 1 637 7 is_stmt 0 view .LVU398
 1410 0024 C2B1     		cbz	r2, .L111
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1411              		.loc 1 637 23 discriminator 1 view .LVU399
 1412 0026 D3B9     		cbnz	r3, .L112
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1413              		.loc 1 640 16 view .LVU400
 1414 0028 0020     		movs	r0, #0
 1415 002a 16E0     		b	.L110
 1416              	.LVL77:
 1417              	.L106:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1418              		.loc 1 626 13 is_stmt 1 view .LVU401
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1419              		.loc 1 626 30 is_stmt 0 view .LVU402
 1420 002c 0468     		ldr	r4, [r0]
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1421              		.loc 1 626 53 view .LVU403
 1422 002e 8B00     		lsls	r3, r1, #2
 1423 0030 9A40     		lsls	r2, r2, r3
 1424              	.LVL78:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1425              		.loc 1 626 28 view .LVU404
 1426 0032 2240     		ands	r2, r2, r4
ARM GAS  /tmp/cc81Kd9O.s 			page 45


 1427              	.LVL79:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1428              		.loc 1 627 13 is_stmt 1 view .LVU405
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1429              		.loc 1 627 32 is_stmt 0 view .LVU406
 1430 0034 0B44     		add	r3, r3, r1
 1431 0036 00EB8300 		add	r0, r0, r3, lsl #2
 1432              	.LVL80:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1433              		.loc 1 627 32 view .LVU407
 1434 003a 8368     		ldr	r3, [r0, #8]
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1435              		.loc 1 627 30 view .LVU408
 1436 003c 03F00403 		and	r3, r3, #4
 1437              	.LVL81:
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_ERR:
 1438              		.loc 1 628 13 is_stmt 1 view .LVU409
 1439 0040 F0E7     		b	.L109
 1440              	.LVL82:
 1441              	.L107:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1442              		.loc 1 630 13 view .LVU410
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1443              		.loc 1 630 30 is_stmt 0 view .LVU411
 1444 0042 0468     		ldr	r4, [r0]
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1445              		.loc 1 630 53 view .LVU412
 1446 0044 8B00     		lsls	r3, r1, #2
 1447 0046 9A40     		lsls	r2, r2, r3
 1448              	.LVL83:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1449              		.loc 1 630 28 view .LVU413
 1450 0048 2240     		ands	r2, r2, r4
 1451              	.LVL84:
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1452              		.loc 1 631 13 is_stmt 1 view .LVU414
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1453              		.loc 1 631 32 is_stmt 0 view .LVU415
 1454 004a 0B44     		add	r3, r3, r1
 1455 004c 00EB8300 		add	r0, r0, r3, lsl #2
 1456              	.LVL85:
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1457              		.loc 1 631 32 view .LVU416
 1458 0050 8368     		ldr	r3, [r0, #8]
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1459              		.loc 1 631 30 view .LVU417
 1460 0052 03F00803 		and	r3, r3, #8
 1461              	.LVL86:
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         default:
 1462              		.loc 1 632 13 is_stmt 1 view .LVU418
 1463 0056 E5E7     		b	.L109
 1464              	.L111:
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1465              		.loc 1 640 16 is_stmt 0 view .LVU419
 1466 0058 0020     		movs	r0, #0
 1467              	.L110:
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
ARM GAS  /tmp/cc81Kd9O.s 			page 46


 1468              		.loc 1 642 1 view .LVU420
 1469 005a 10BC     		pop	{r4}
 1470              	.LCFI21:
 1471              		.cfi_remember_state
 1472              		.cfi_restore 4
 1473              		.cfi_def_cfa_offset 0
 1474 005c 7047     		bx	lr
 1475              	.L112:
 1476              	.LCFI22:
 1477              		.cfi_restore_state
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1478              		.loc 1 638 16 view .LVU421
 1479 005e 0120     		movs	r0, #1
 1480 0060 FBE7     		b	.L110
 1481              		.cfi_endproc
 1482              	.LFE139:
 1484              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1485              		.align	1
 1486              		.global	dma_interrupt_flag_clear
 1487              		.syntax unified
 1488              		.thumb
 1489              		.thumb_func
 1491              	dma_interrupt_flag_clear:
 1492              	.LVL87:
 1493              	.LFB140:
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1494              		.loc 1 661 1 is_stmt 1 view -0
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 0, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1499              		.loc 1 662 5 view .LVU423
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1500              		.loc 1 662 26 is_stmt 0 view .LVU424
 1501 0000 4368     		ldr	r3, [r0, #4]
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1502              		.loc 1 662 29 view .LVU425
 1503 0002 8900     		lsls	r1, r1, #2
 1504              	.LVL88:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1505              		.loc 1 662 29 view .LVU426
 1506 0004 8A40     		lsls	r2, r2, r1
 1507              	.LVL89:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1508              		.loc 1 662 26 view .LVU427
 1509 0006 1343     		orrs	r3, r3, r2
 1510 0008 4360     		str	r3, [r0, #4]
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1511              		.loc 1 663 1 view .LVU428
 1512 000a 7047     		bx	lr
 1513              		.cfi_endproc
 1514              	.LFE140:
 1516              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1517              		.align	1
 1518              		.global	dma_interrupt_enable
 1519              		.syntax unified
ARM GAS  /tmp/cc81Kd9O.s 			page 47


 1520              		.thumb
 1521              		.thumb_func
 1523              	dma_interrupt_enable:
 1524              	.LVL90:
 1525              	.LFB141:
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1526              		.loc 1 681 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1530              		.loc 1 681 1 is_stmt 0 view .LVU430
 1531 0000 70B5     		push	{r4, r5, r6, lr}
 1532              	.LCFI23:
 1533              		.cfi_def_cfa_offset 16
 1534              		.cfi_offset 4, -16
 1535              		.cfi_offset 5, -12
 1536              		.cfi_offset 6, -8
 1537              		.cfi_offset 14, -4
 1538 0002 0446     		mov	r4, r0
 1539 0004 0D46     		mov	r5, r1
 1540 0006 1646     		mov	r6, r2
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1541              		.loc 1 682 5 is_stmt 1 view .LVU431
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1542              		.loc 1 682 17 is_stmt 0 view .LVU432
 1543 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1544              	.LVL91:
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1545              		.loc 1 682 7 view .LVU433
 1546 000c 00B9     		cbnz	r0, .L117
 1547              	.L118:
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1548              		.loc 1 683 9 is_stmt 1 discriminator 1 view .LVU434
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1549              		.loc 1 683 9 discriminator 1 view .LVU435
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1550              		.loc 1 683 9 discriminator 1 view .LVU436
 1551 000e FEE7     		b	.L118
 1552              	.L117:
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1553              		.loc 1 686 5 view .LVU437
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1554              		.loc 1 686 37 is_stmt 0 view .LVU438
 1555 0010 05EB8501 		add	r1, r5, r5, lsl #2
 1556 0014 04EB8100 		add	r0, r4, r1, lsl #2
 1557 0018 8268     		ldr	r2, [r0, #8]
 1558 001a 3243     		orrs	r2, r2, r6
 1559 001c 8260     		str	r2, [r0, #8]
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1560              		.loc 1 687 1 view .LVU439
 1561 001e 70BD     		pop	{r4, r5, r6, pc}
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1562              		.loc 1 687 1 view .LVU440
 1563              		.cfi_endproc
 1564              	.LFE141:
 1566              		.section	.text.dma_interrupt_disable,"ax",%progbits
ARM GAS  /tmp/cc81Kd9O.s 			page 48


 1567              		.align	1
 1568              		.global	dma_interrupt_disable
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1573              	dma_interrupt_disable:
 1574              	.LVL92:
 1575              	.LFB142:
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1576              		.loc 1 705 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1580              		.loc 1 705 1 is_stmt 0 view .LVU442
 1581 0000 70B5     		push	{r4, r5, r6, lr}
 1582              	.LCFI24:
 1583              		.cfi_def_cfa_offset 16
 1584              		.cfi_offset 4, -16
 1585              		.cfi_offset 5, -12
 1586              		.cfi_offset 6, -8
 1587              		.cfi_offset 14, -4
 1588 0002 0446     		mov	r4, r0
 1589 0004 0D46     		mov	r5, r1
 1590 0006 1646     		mov	r6, r2
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1591              		.loc 1 706 5 is_stmt 1 view .LVU443
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1592              		.loc 1 706 17 is_stmt 0 view .LVU444
 1593 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1594              	.LVL93:
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1595              		.loc 1 706 7 view .LVU445
 1596 000c 00B9     		cbnz	r0, .L121
 1597              	.L122:
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1598              		.loc 1 707 9 is_stmt 1 discriminator 1 view .LVU446
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1599              		.loc 1 707 9 discriminator 1 view .LVU447
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1600              		.loc 1 707 9 discriminator 1 view .LVU448
 1601 000e FEE7     		b	.L122
 1602              	.L121:
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1603              		.loc 1 710 5 view .LVU449
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1604              		.loc 1 710 37 is_stmt 0 view .LVU450
 1605 0010 05EB8501 		add	r1, r5, r5, lsl #2
 1606 0014 04EB8100 		add	r0, r4, r1, lsl #2
 1607 0018 8268     		ldr	r2, [r0, #8]
 1608 001a 22EA0602 		bic	r2, r2, r6
 1609 001e 8260     		str	r2, [r0, #8]
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1610              		.loc 1 711 1 view .LVU451
 1611 0020 70BD     		pop	{r4, r5, r6, pc}
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1612              		.loc 1 711 1 view .LVU452
ARM GAS  /tmp/cc81Kd9O.s 			page 49


 1613              		.cfi_endproc
 1614              	.LFE142:
 1616              		.text
 1617              	.Letext0:
 1618              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 1619              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 1620              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1621              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_dma.h"
ARM GAS  /tmp/cc81Kd9O.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_dma.c
     /tmp/cc81Kd9O.s:18     .text.dma_periph_and_channel_check:0000000000000000 $t
     /tmp/cc81Kd9O.s:23     .text.dma_periph_and_channel_check:0000000000000000 dma_periph_and_channel_check
     /tmp/cc81Kd9O.s:65     .text.dma_periph_and_channel_check:0000000000000018 $d
     /tmp/cc81Kd9O.s:70     .text.dma_deinit:0000000000000000 $t
     /tmp/cc81Kd9O.s:76     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/cc81Kd9O.s:142    .text.dma_struct_para_init:0000000000000000 $t
     /tmp/cc81Kd9O.s:148    .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
     /tmp/cc81Kd9O.s:198    .text.dma_init:0000000000000000 $t
     /tmp/cc81Kd9O.s:204    .text.dma_init:0000000000000000 dma_init
     /tmp/cc81Kd9O.s:341    .text.dma_circulation_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:347    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/cc81Kd9O.s:390    .text.dma_circulation_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:396    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/cc81Kd9O.s:439    .text.dma_memory_to_memory_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:445    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
     /tmp/cc81Kd9O.s:488    .text.dma_memory_to_memory_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:494    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
     /tmp/cc81Kd9O.s:537    .text.dma_channel_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:543    .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/cc81Kd9O.s:586    .text.dma_channel_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:592    .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/cc81Kd9O.s:635    .text.dma_periph_address_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:641    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/cc81Kd9O.s:683    .text.dma_memory_address_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:689    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/cc81Kd9O.s:731    .text.dma_transfer_number_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:737    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/cc81Kd9O.s:782    .text.dma_transfer_number_get:0000000000000000 $t
     /tmp/cc81Kd9O.s:788    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/cc81Kd9O.s:830    .text.dma_priority_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:836    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/cc81Kd9O.s:892    .text.dma_memory_width_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:898    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/cc81Kd9O.s:954    .text.dma_periph_width_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:960    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/cc81Kd9O.s:1016   .text.dma_memory_increase_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1022   .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
     /tmp/cc81Kd9O.s:1065   .text.dma_memory_increase_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1071   .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
     /tmp/cc81Kd9O.s:1114   .text.dma_periph_increase_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1120   .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
     /tmp/cc81Kd9O.s:1163   .text.dma_periph_increase_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1169   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
     /tmp/cc81Kd9O.s:1212   .text.dma_transfer_direction_config:0000000000000000 $t
     /tmp/cc81Kd9O.s:1218   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/cc81Kd9O.s:1276   .text.dma_flag_get:0000000000000000 $t
     /tmp/cc81Kd9O.s:1282   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/cc81Kd9O.s:1320   .text.dma_flag_clear:0000000000000000 $t
     /tmp/cc81Kd9O.s:1326   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/cc81Kd9O.s:1352   .text.dma_interrupt_flag_get:0000000000000000 $t
     /tmp/cc81Kd9O.s:1358   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/cc81Kd9O.s:1485   .text.dma_interrupt_flag_clear:0000000000000000 $t
     /tmp/cc81Kd9O.s:1491   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
     /tmp/cc81Kd9O.s:1517   .text.dma_interrupt_enable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1523   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
ARM GAS  /tmp/cc81Kd9O.s 			page 51


     /tmp/cc81Kd9O.s:1567   .text.dma_interrupt_disable:0000000000000000 $t
     /tmp/cc81Kd9O.s:1573   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable

NO UNDEFINED SYMBOLS
