{
    "id": "1555192661",
    "title": "Mapping statecharts to verilog for hardware/software co-specification",
    "venue": "formal methods",
    "year": 2003,
    "authors": [
        {
            "name": "Shengchao Qin",
            "id": "2142556870",
            "org": "National University of Singapore"
        },
        {
            "name": "Wei-Ngan Chin",
            "id": "2027861108",
            "org": "National University of Singapore"
        }
    ],
    "fields_of_study": [
        "Computer hardware",
        "Verilog",
        "Theoretical computer science",
        "Software development",
        "Software",
        "Computer science",
        "State diagram",
        "Formal grammar",
        "Operational semantics",
        "Formalism (philosophy)",
        "Programming language"
    ],
    "references": [
        "113804017",
        "1491103651",
        "1505618619",
        "1539086092",
        "1545032493",
        "1551331198",
        "1583399563",
        "1590410909",
        "1875539103",
        "2000882627",
        "2064650227",
        "2087075535",
        "2099529102",
        "2100500368",
        "2104057616",
        "2107517480",
        "2124523220",
        "2129276634",
        "2129395888",
        "2156027773",
        "2570991051",
        "2574861985"
    ]
}