# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ex_3.srcs/sources_1/new/LED_pack.vhd" \
"../../../../Ex_3.srcs/sources_1/new/LED_Display.vhd" \
"../../../../Ex_3.srcs/sources_1/new/translator.vhd" \
"../../../../Ex_3.srcs/sim_1/new/LED_tb.vhd" \

# Do not sort compile order
nosort
