// Seed: 1046405184
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  logic id_3;
  ;
  parameter id_4 = 1 * 1;
  assign id_3 = -1;
  parameter id_5 = id_4;
  assign module_1.id_0 = 0;
  always_ff begin : LABEL_0
    id_3 <= id_3;
  end
  final id_3 <= id_4;
  parameter id_6 = id_5#(
      .id_5(id_5),
      .id_4(1)
  );
  logic id_7 = id_5;
  logic id_8;
  ;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input supply0 id_7
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_0
  );
  wire id_9;
  parameter id_10 = 1;
endmodule
