ROM[0] = 0xCAFEBABE
ROM[1] = 0x8BADF00D
ROM[2] = 0xC0DECAFE
=== RUN   TestROMLoadAndRead
--- PASS: TestROMLoadAndRead (0.00s)
=== RUN   TestRAMWrite
--- PASS: TestRAMWrite (0.00s)
=== RUN   TestInstruction
Execute: ADDI  rd=20  rs1=0x1020304  imm=2 -> 0x1020306
Execute: ADDI  rd=20  rs1=0x1020304  imm=-1 -> 0x1020303
Execute: ADDI  rd=20  rs1=0x1020304  imm=0 -> 0x1020304
Execute: ADDI  rd= 0  rs1=0x1020304  imm=123 -> 0x102037F (discarded)
Execute: ADDI  rd=20  rs1=0x1020304  imm=2047 -> 0x1020B03
Execute: ADDI  rd=20  rs1=0x1020304  imm=-2048 -> 0x101FB04
Execute: ADDI  rd=20  rs1=0xFFFFFFFF  imm=1 -> 0x0
Execute: ADD   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x3050709
Execute: ADD   rd=20  rs1=0x1020304  rs2=0x0 -> 0x1020304
Execute: ADD   rd=20  rs1=0xFFFFFFFF  rs2=0x1 -> 0x0
Execute: ADD   rd=20  rs1=0x1  rs2=0xFFFFFFFF -> 0x0
Execute: ADD   rd= 0  rs1=0x1020304  rs2=0x2030405 -> 0x3050709 (discarded)
Execute: ADD   rd=20  rs1=0x80000000  rs2=0x80000000 -> 0x0
Execute: SUB   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0xFEFEFEFF
Execute: SUB   rd=20  rs1=0x1020304  rs2=0x0 -> 0x1020304
Execute: SUB   rd=20  rs1=0x1020304  rs2=0x1020304 -> 0x0
Execute: SUB   rd=20  rs1=0x0  rs2=0x1 -> 0xFFFFFFFF
Execute: SLL   rd=20  rs1=0x1020304  rs2=0x1 -> 0x2040608
Execute: SLL   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x20406080
Execute: SLL   rd=20  rs1=0x1020304  rs2=0x0 -> 0x1020304
Execute: SLL   rd= 0  rs1=0x1020304  rs2=0x1 -> 0x2040608 (discarded)
Execute: SLLI  rd=20  rs1=0x1020304  shamt=2 -> 0x4080C10
Execute: SLLI  rd=20  rs1=0x1  shamt=31 -> 0x80000000
Execute: SLLI  rd=20  rs1=0x1  shamt=0 -> 0x1
Execute: SLT   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x1
Execute: SLT   rd=20  rs1=0xFFFFFFFF  rs2=0x1 -> 0x1
Execute: SLT   rd=20  rs1=0x1  rs2=0xFFFFFFFF -> 0x0
Execute: SLT   rd=20  rs1=0x1020304  rs2=0x1020304 -> 0x0
Execute: SLTI  rd=20  rs1=0xFFFFFFFF  imm=2 -> 0x1
Execute: SLTI  rd=20  rs1=0x1  imm=-1 -> 0x0
Execute: SLTU  rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x1
Execute: SLTU  rd=20  rs1=0xFFFFFFFF  rs2=0x1 -> 0x0
Execute: SLTU  rd=20  rs1=0x1  rs2=0xFFFFFFFF -> 0x1
Execute: SLTIU rd=20  rs1=0xFFFFFFFF  imm=2 -> 0x0
Execute: SLTIU rd=20  rs1=0x1  imm=-1 -> 0x1
Execute: SLTIU rd=20  rs1=0xFFFFFFFF  imm=-1 -> 0x0
Execute: XOR   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x3010701
Execute: XORI  rd=20  rs1=0x1020304  imm=3 -> 0x1020307
Execute: SRL   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x81018
Execute: SRLI  rd=20  rs1=0x1020304  shamt=3 -> 0x204060
Execute: OR    rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x3030705
Execute: ORI   rd=20  rs1=0x1020304  imm=3 -> 0x1020307
Execute: AND   rd=20  rs1=0x1020304  rs2=0x2030405 -> 0x20004
Execute: ANDI  rd=20  rs1=0x1020304  imm=3 -> 0x0
STORE  : SB    Addr=0x20000000, Value=0x1, <nil> 
STORE  : SB    Addr=0x20000001, Value=0x1, <nil> 
STORE  : SB    Addr=0x20000002, Value=0x1, <nil> 
STORE  : SB    Addr=0x20000003, Value=0x1, <nil> 
STORE  : SH    Addr=0x20000000, Value=0x304, <nil> 
STORE  : SH    Addr=0x20000001, Value=0x304, Unaligned halfword write at address 0x1 
STORE  : SH    Addr=0x20000002, Value=0x304, <nil> 
STORE  : SH    Addr=0x20000003, Value=0x304, Unaligned halfword write at address 0x3 
STORE  : SW    Addr=0x20000000, Value=0x1020304, <nil> 
STORE  : SW    Addr=0x20000001, Value=0x1020304, Unaligned word write at address 0x1 
STORE  : SW    Addr=0x20000002, Value=0x1020304, Unaligned word write at address 0x2 
STORE  : SW    Addr=0x20000003, Value=0x1020304, Unaligned word write at address 0x3 
LOAD   : LB    Addr=0x20000000, Value=0x12 -> R20
LOAD   : LB    Addr=0x20000001, Value=0x34 -> R20
LOAD   : LB    Addr=0x20000002, Value=0x56 -> R20
LOAD   : LB    Addr=0x20000003, Value=0x78 -> R20
LOAD   : LBU   Addr=0x20000004, Value=0xF1 -> R20
LOAD   : LBU   Addr=0x20000005, Value=0xF2 -> R20
LOAD   : LBU   Addr=0x20000006, Value=0xF3 -> R20
LOAD   : LBU   Addr=0x20000007, Value=0xF4 -> R20
LOAD   : LH    Addr=0x20000000, Value=0x1234 -> R20
LOAD   : LH/U  ERROR: Unaligned halfword read at address 0x1
LOAD   : LH    Addr=0x20000002, Value=0x5678 -> R20
LOAD   : LH/U  ERROR: Unaligned halfword read at address 0x3
LOAD   : LHU   Addr=0x20000004, Value=0xF1F2 -> R20
LOAD   : LHU   Addr=0x20000006, Value=0xF3F4 -> R20
LOAD   : LW    Addr=0x20000000, Value=0x12345678 -> R20
LOAD   : LW    ERROR: Unaligned word read at address 0x1
LOAD   : LW    ERROR: Unaligned word read at address 0x2
LOAD   : LW    ERROR: Unaligned word read at address 0x3
--- PASS: TestInstruction (0.00s)
PASS
ok  	riscv	(cached)
?   	riscv/pipeline	[no test files]
?   	riscv/system_interface	[no test files]
