# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:58 on Feb 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module full_adder
# -- Compiling module four_bit_ra
# 
# Top level modules:
# 	ripple_adder
# End time: 01:34:58 on Feb 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:58 on Feb 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:34:58 on Feb 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:59 on Feb 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv 
# -- Compiling module carry_select_adder
# -- Compiling module four_bit_csa
# 
# Top level modules:
# 	carry_select_adder
# End time: 01:34:59 on Feb 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:59 on Feb 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 01:34:59 on Feb 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:59 on Feb 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:34:59 on Feb 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:34:59 on Feb 14,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.carry_select_adder
# Loading work.four_bit_csa
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA0 File: C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA0/FRA0 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(31): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA0/FRA1 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA1/FRA0 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(31): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA1/FRA1 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA2/FRA0 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(31): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA2/FRA1 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA3/FRA0 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/2Bit_Adder/carry_select_adder.sv(31): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/carry_select_adder_inst/FCSA3/FRA1 File: C:/intelFPGA_lite/18.1/2Bit_Adder/ripple_adder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 01:37:22 on Feb 14,2020, Elapsed time: 0:02:23
# Errors: 0, Warnings: 9
