
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 16:09:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:06:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:26:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 18:37:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 18:43:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 12:04:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:12:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] port 'zone' is not defined (VERI-1171) (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:625)
[EFX-0010 VERI-ERROR] port declaration not allowed in 'T35_Sensor_DDR3_LCD_Test' with formal port declaration list (VERI-1197) (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:625)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:708)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:13:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:26:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:41:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:49:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:54:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:58:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 11:40:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:36:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'reg' (VERI-1137) (D:\code\learning\a241111\Source\state_machine.v:12)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'reg' used in incorrect context (VERI-2344) (D:\code\learning\a241111\Source\state_machine.v:12)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\code\learning\a241111\Source\state_machine.v:16)
[EFX-0010 VERI-ERROR] 'typedef' is an unknown type (VERI-1556) (D:\code\learning\a241111\Source\state_machine.v:16)
[EFX-0010 VERI-ERROR] 'state_t' is an unknown type (VERI-1556) (D:\code\learning\a241111\Source\state_machine.v:18)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:18)
[EFX-0010 VERI-ERROR] 'state_t' is an unknown type (VERI-1556) (D:\code\learning\a241111\Source\state_machine.v:19)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:29)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:34)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:48)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:51)
[EFX-0010 VERI-ERROR] 'IDLE' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:58)
[EFX-0010 VERI-ERROR] module 'state_machine' is ignored due to previous errors (VERI-1072) (D:\code\learning\a241111\Source\state_machine.v:64)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:38:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'led[7]' is constantly driven from multiple places (VDB-1000) (D:\code\learning\a241111\Source\state_machine.v:51)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\code\learning\a241111\Source\state_machine.v:60)
[EFX-0021 ERROR] Verific elaboration of module 'T35_Sensor_DDR3_LCD_Test' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:39:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'zone_bit0' is constantly driven from multiple places (VDB-1000) (D:\code\learning\a241111\Source\state_machine.v:52)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (D:\code\learning\a241111\Source\state_machine.v:63)
[EFX-0021 ERROR] Verific elaboration of module 'T35_Sensor_DDR3_LCD_Test' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:40:40
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'reg' (VERI-1137) (D:\code\learning\a241111\Source\state_machine.v:12)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'reg' used in incorrect context (VERI-2344) (D:\code\learning\a241111\Source\state_machine.v:12)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\code\learning\a241111\Source\state_machine.v:15)
[EFX-0010 VERI-ERROR] 'typedef' is an unknown type (VERI-1556) (D:\code\learning\a241111\Source\state_machine.v:15)
[EFX-0010 VERI-ERROR] 'state_t' is an unknown type (VERI-1556) (D:\code\learning\a241111\Source\state_machine.v:17)
[EFX-0010 VERI-ERROR] 'WAITING' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:17)
[EFX-0010 VERI-ERROR] 'WAITING' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:37)
[EFX-0010 VERI-ERROR] 'WAITING' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:48)
[EFX-0010 VERI-ERROR] 'WAITING' is not declared (VERI-1128) (D:\code\learning\a241111\Source\state_machine.v:59)
[EFX-0010 VERI-ERROR] module 'state_machine' is ignored due to previous errors (VERI-1072) (D:\code\learning\a241111\Source\state_machine.v:65)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:43:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 15:08:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 18:30:18
///////////////////////////////////

