////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: cpu_top_synthesis.v
// /___/   /\     Timestamp: Wed Dec 16 20:36:36 2015
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim cpu_top.ngc cpu_top_synthesis.v 
// Device	: xc6slx100-3-fgg676
// Input file	: cpu_top.ngc
// Output file	: C:\Users\Administrator-\Desktop\OpenMIPS_test\cpu\netgen\synthesis\cpu_top_synthesis.v
// # of Modules	: 1
// Design Name	: cpu_top
// Xilinx        : D:\Xilinx\14.2\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module cpu_top (
  clk, rst, clk_key, com_RxD, baseram_ce, baseram_oe, baseram_we, extram_ce, extram_oe, extram_we, com_TxD, sw_dip, led, baseram_addr, baseram_data, 
extram_addr, extram_data, flash_addr, flash_data, flash_ctl, segdisp0, segdisp1
);
  input clk;
  input rst;
  input clk_key;
  input com_RxD;
  output baseram_ce;
  output baseram_oe;
  output baseram_we;
  output extram_ce;
  output extram_oe;
  output extram_we;
  output com_TxD;
  input [31 : 0] sw_dip;
  output [15 : 0] led;
  output [19 : 0] baseram_addr;
  inout [31 : 0] baseram_data;
  output [19 : 0] extram_addr;
  inout [31 : 0] extram_data;
  output [22 : 0] flash_addr;
  inout [15 : 0] flash_data;
  output [7 : 0] flash_ctl;
  output [0 : 6] segdisp0;
  output [0 : 6] segdisp1;
  wire sw_dip_31_IBUF_BUFG_0;
  wire sw_dip_10_IBUF_1;
  wire sw_dip_9_IBUF_2;
  wire sw_dip_8_IBUF_3;
  wire sw_dip_7_IBUF_4;
  wire clk_BUFGP_5;
  wire rst_IBUF_BUFG_6;
  wire clk_key_IBUF_7;
  wire com_RxD_IBUF_8;
  wire flash_addr_22_OBUF_112;
  wire flash_addr_21_OBUF_113;
  wire flash_addr_20_OBUF_114;
  wire flash_addr_19_OBUF_115;
  wire flash_addr_18_OBUF_116;
  wire flash_addr_17_OBUF_117;
  wire flash_addr_16_OBUF_118;
  wire flash_addr_15_OBUF_119;
  wire flash_addr_14_OBUF_120;
  wire flash_addr_13_OBUF_121;
  wire flash_addr_12_OBUF_122;
  wire flash_addr_11_OBUF_123;
  wire flash_addr_10_OBUF_124;
  wire flash_addr_9_OBUF_125;
  wire flash_addr_8_OBUF_126;
  wire flash_addr_7_OBUF_127;
  wire flash_addr_6_OBUF_128;
  wire flash_addr_5_OBUF_129;
  wire flash_addr_4_OBUF_130;
  wire flash_addr_3_OBUF_131;
  wire flash_addr_2_OBUF_132;
  wire flash_addr_1_OBUF_133;
  wire \sopc/bus_top0/flash0/flash_driver0/flash_oe_150 ;
  wire \sopc/bus_top0/flash0/flash_driver0/flash_we_151 ;
  wire segdisp0_0_OBUF_152;
  wire segdisp0_1_OBUF_153;
  wire segdisp0_2_OBUF_154;
  wire segdisp0_3_OBUF_155;
  wire segdisp0_4_OBUF_156;
  wire segdisp0_5_OBUF_157;
  wire segdisp0_6_OBUF_158;
  wire segdisp1_0_OBUF_159;
  wire segdisp1_1_OBUF_160;
  wire segdisp1_2_OBUF_161;
  wire segdisp1_3_OBUF_162;
  wire segdisp1_4_OBUF_163;
  wire segdisp1_5_OBUF_164;
  wire segdisp1_6_OBUF_165;
  wire \sopc/data_o_15_166 ;
  wire \sopc/data_o_14_167 ;
  wire \sopc/data_o_13_168 ;
  wire \sopc/data_o_12_169 ;
  wire \sopc/data_o_11_170 ;
  wire \sopc/data_o_10_171 ;
  wire \sopc/data_o_9_172 ;
  wire \sopc/data_o_8_173 ;
  wire \sopc/data_o_7_174 ;
  wire \sopc/data_o_6_175 ;
  wire \sopc/data_o_5_176 ;
  wire \sopc/data_o_4_177 ;
  wire \sopc/data_o_3_178 ;
  wire \sopc/data_o_2_179 ;
  wire \sopc/data_o_1_180 ;
  wire \sopc/data_o_0_181 ;
  wire \sopc/bus_top0/ram0/ram_driver0/baseram_ce_182 ;
  wire \sopc/bus_top0/ram0/ram_driver0/baseram_oe_183 ;
  wire \sopc/bus_top0/ram0/ram_driver0/baseram_we_184 ;
  wire \sopc/bus_top0/ram0/ram_driver0/extram_ce_185 ;
  wire \sopc/bus_top0/ram0/ram_driver0/extram_oe_186 ;
  wire \sopc/bus_top0/ram0/ram_driver0/extram_we_187 ;
  wire com_TxD_OBUF_188;
  wire led_15_189;
  wire led_14_190;
  wire led_13_191;
  wire led_12_192;
  wire led_11_193;
  wire led_10_194;
  wire led_9_195;
  wire led_8_196;
  wire led_7_197;
  wire led_6_198;
  wire led_5_199;
  wire led_4_200;
  wire led_3_201;
  wire led_2_202;
  wire led_1_203;
  wire led_0_204;
  wire \sopc/bus_top0/uart0/u0/ack_205 ;
  wire \sopc/bus_top0/uart0/u1/ack_206 ;
  wire \sopc/bus_top0/uart0/rst_INV_408_o ;
  wire \sopc/wishbone_select_o[4] ;
  wire \sopc/wishbone_we_o ;
  wire \sopc/wishbone_select_o[6] ;
  wire \sopc/bus_top0/digseg_ack_o ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<0> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<1> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<2> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<3> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<4> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<5> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<6> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<7> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<8> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<9> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<10> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<11> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<12> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<13> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<14> ;
  wire \sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<15> ;
  wire \sopc/select[7]_select[8]_OR_3_o ;
  wire \sopc/clk_tmp_BUFG_291 ;
  wire \sopc/wishbone_ack_i_BUFG_292 ;
  wire \sopc/bus_top0/bus0/m_data_o_0_293 ;
  wire \sopc/bus_top0/bus0/m_data_o_1_294 ;
  wire \sopc/bus_top0/bus0/m_data_o_2_295 ;
  wire \sopc/bus_top0/bus0/m_data_o_3_296 ;
  wire \sopc/bus_top0/bus0/m_data_o_4_297 ;
  wire \sopc/bus_top0/bus0/m_data_o_5_298 ;
  wire \sopc/bus_top0/bus0/m_data_o_6_299 ;
  wire \sopc/bus_top0/bus0/m_data_o_7_300 ;
  wire \sopc/bus_top0/bus0/m_data_o_8_301 ;
  wire \sopc/bus_top0/bus0/m_data_o_9_302 ;
  wire \sopc/bus_top0/bus0/m_data_o_10_303 ;
  wire \sopc/bus_top0/bus0/m_data_o_11_304 ;
  wire \sopc/bus_top0/bus0/m_data_o_12_305 ;
  wire \sopc/bus_top0/bus0/m_data_o_13_306 ;
  wire \sopc/bus_top0/bus0/m_data_o_14_307 ;
  wire \sopc/bus_top0/bus0/m_data_o_15_308 ;
  wire \sopc/bus_top0/bus0/m_data_o_16_309 ;
  wire \sopc/bus_top0/bus0/m_data_o_17_310 ;
  wire \sopc/bus_top0/bus0/m_data_o_18_311 ;
  wire \sopc/bus_top0/bus0/m_data_o_19_312 ;
  wire \sopc/bus_top0/bus0/m_data_o_20_313 ;
  wire \sopc/bus_top0/bus0/m_data_o_21_314 ;
  wire \sopc/bus_top0/bus0/m_data_o_22_315 ;
  wire \sopc/bus_top0/bus0/m_data_o_23_316 ;
  wire \sopc/bus_top0/bus0/m_data_o_24_317 ;
  wire \sopc/bus_top0/bus0/m_data_o_25_318 ;
  wire \sopc/bus_top0/bus0/m_data_o_26_319 ;
  wire \sopc/bus_top0/bus0/m_data_o_27_320 ;
  wire \sopc/bus_top0/bus0/m_data_o_28_321 ;
  wire \sopc/bus_top0/bus0/m_data_o_29_322 ;
  wire \sopc/bus_top0/bus0/m_data_o_30_323 ;
  wire \sopc/bus_top0/bus0/m_data_o_31_324 ;
  wire \sopc/clk_2_325 ;
  wire \sopc/openmips0/cp0_reg0/timer_int_o_326 ;
  wire \sopc/wishbone_select_o[2] ;
  wire \sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/addr<20>_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0213_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0230_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0209_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0194_inv ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0169 ;
  wire \sopc/bus_top0/ram0/ram_driver0/_n0170 ;
  wire \sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2257_o ;
  wire \sopc/bus_top0/ram0/ram_driver0/PWR_89_o_read_enable_MUX_2256_o ;
  wire \sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2255_o ;
  wire \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt2 ;
  wire \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt1 ;
  wire \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0193_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0137_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0177_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0234_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0240_inv ;
  wire \sopc/bus_top0/flash0/flash_driver0/_n0249 ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<0> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<1>_481 ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<2> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<3> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_flash_oe_Mux_22_o ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<0> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<1> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<2> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<3> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<4> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<5> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<6> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<7> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<8> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<9> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<10> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<11> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<12> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<13> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<14> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<15> ;
  wire \sopc/bus_top0/flash0/flash_driver0/state[3]_flash_we_Mux_18_o ;
  wire \sopc/openmips0/ctrl0/Mmux_new_pc110 ;
  wire \sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ;
  wire \sopc/openmips0/flush ;
  wire \sopc/openmips0/ram_ce_o ;
  wire \sopc/openmips0/ram_we_o ;
  wire \sopc/openmips0/mem_excepttype_o[0] ;
  wire \sopc/openmips0/mem_excepttype_o[2] ;
  wire \sopc/openmips0/mem_excepttype_o[3] ;
  wire \sopc/openmips0/mem0/mem_addr_o_0_605 ;
  wire \sopc/openmips0/mem0/mem_addr_o_1_606 ;
  wire \sopc/openmips0/mem0/mem_addr_o_2_607 ;
  wire \sopc/openmips0/mem0/mem_addr_o_3_608 ;
  wire \sopc/openmips0/mem0/mem_addr_o_4_609 ;
  wire \sopc/openmips0/mem0/mem_addr_o_5_610 ;
  wire \sopc/openmips0/mem0/mem_addr_o_6_611 ;
  wire \sopc/openmips0/mem0/mem_addr_o_7_612 ;
  wire \sopc/openmips0/mem0/mem_addr_o_8_613 ;
  wire \sopc/openmips0/mem0/mem_addr_o_9_614 ;
  wire \sopc/openmips0/mem0/mem_addr_o_10_615 ;
  wire \sopc/openmips0/mem0/mem_addr_o_11_616 ;
  wire \sopc/openmips0/mem0/mem_addr_o_12_617 ;
  wire \sopc/openmips0/mem0/mem_addr_o_13_618 ;
  wire \sopc/openmips0/mem0/mem_addr_o_14_619 ;
  wire \sopc/openmips0/mem0/mem_addr_o_15_620 ;
  wire \sopc/openmips0/mem0/mem_addr_o_16_621 ;
  wire \sopc/openmips0/mem0/mem_addr_o_17_622 ;
  wire \sopc/openmips0/mem0/mem_addr_o_18_623 ;
  wire \sopc/openmips0/mem0/mem_addr_o_19_624 ;
  wire \sopc/openmips0/mem0/mem_addr_o_20_625 ;
  wire \sopc/openmips0/mem0/mem_addr_o_21_626 ;
  wire \sopc/openmips0/mem0/mem_addr_o_22_627 ;
  wire \sopc/openmips0/mem0/mem_addr_o_23_628 ;
  wire \sopc/openmips0/mem0/mem_addr_o_24_629 ;
  wire \sopc/openmips0/mem0/mem_addr_o_25_630 ;
  wire \sopc/openmips0/mem0/mem_addr_o_26_631 ;
  wire \sopc/openmips0/mem0/mem_addr_o_27_632 ;
  wire \sopc/openmips0/mem0/mem_addr_o_28_633 ;
  wire \sopc/openmips0/mem0/mem_addr_o_29_634 ;
  wire \sopc/openmips0/mem0/mem_addr_o_30_635 ;
  wire \sopc/openmips0/mem0/mem_addr_o_31_636 ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[1] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[2] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[3] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[4] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[5] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[6] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[7] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[8] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[9] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[10] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[11] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[12] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[13] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[14] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[15] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[16] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[17] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[18] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[19] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[20] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[21] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[22] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[23] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[24] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[25] ;
  wire \sopc/openmips0/mem_cp0_reg_data_o[31] ;
  wire \sopc/openmips0/ex_wreg_o ;
  wire \sopc/openmips0/id_branch_flag_o ;
  wire \sopc/openmips0/reg2_read ;
  wire \sopc/openmips0/reg1_read ;
  wire \sopc/openmips0/id_reg1_o[0] ;
  wire \sopc/openmips0/id_reg1_o[1] ;
  wire \sopc/openmips0/id_reg1_o[2] ;
  wire \sopc/openmips0/id_reg1_o[3] ;
  wire \sopc/openmips0/id_reg1_o[4] ;
  wire \sopc/openmips0/id_reg1_o[5] ;
  wire \sopc/openmips0/id_reg1_o[6] ;
  wire \sopc/openmips0/id_reg1_o[7] ;
  wire \sopc/openmips0/id_reg1_o[8] ;
  wire \sopc/openmips0/id_reg1_o[9] ;
  wire \sopc/openmips0/id_reg1_o[10] ;
  wire \sopc/openmips0/id_reg1_o[11] ;
  wire \sopc/openmips0/id_reg1_o[12] ;
  wire \sopc/openmips0/id_reg1_o[13] ;
  wire \sopc/openmips0/id_reg1_o[14] ;
  wire \sopc/openmips0/id_reg1_o[15] ;
  wire \sopc/openmips0/id_reg1_o[16] ;
  wire \sopc/openmips0/id_reg1_o[18] ;
  wire \sopc/openmips0/id_reg1_o[19] ;
  wire \sopc/openmips0/id_reg1_o[20] ;
  wire \sopc/openmips0/id_reg1_o[21] ;
  wire \sopc/openmips0/id_reg1_o[22] ;
  wire \sopc/openmips0/id_reg1_o[23] ;
  wire \sopc/openmips0/id_reg1_o[24] ;
  wire \sopc/openmips0/id_reg1_o[25] ;
  wire \sopc/openmips0/id_reg1_o[26] ;
  wire \sopc/openmips0/id_reg1_o[27] ;
  wire \sopc/openmips0/id_reg1_o[28] ;
  wire \sopc/openmips0/id_reg1_o[29] ;
  wire \sopc/openmips0/id_reg1_o[30] ;
  wire \sopc/openmips0/id_reg1_o[31] ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_0_941 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_1_942 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_2_943 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_3_944 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_4_945 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_5_946 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_6_947 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_7_948 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_8_949 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_9_950 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_10_951 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_11_952 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_12_953 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_13_954 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_14_955 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_15_956 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_16_957 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_17_958 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_18_959 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_19_960 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_20_961 ;
  wire \sopc/openmips0/mmu0/mmu_addr_o_21_962 ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ;
  wire \sopc/openmips0/mem_wb0/wb_whilo_1028 ;
  wire \sopc/openmips0/mem_wb0/wb_wreg_1029 ;
  wire \sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_we_1169 ;
  wire \sopc/openmips0/ex_mem0/mem_whilo_1170 ;
  wire \sopc/openmips0/ex_mem0/mem_wreg_1171 ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype[8] ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype[10] ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype[11] ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype[12] ;
  wire \sopc/openmips0/id_ex0/is_in_delayslot_o_1418 ;
  wire \sopc/openmips0/id_ex0/ex_is_in_delayslot_1419 ;
  wire \sopc/openmips0/id_ex0/ex_wreg_1420 ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[8] ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[10] ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[11] ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[12] ;
  wire \sopc/openmips0/stallreq_from_mem ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_7_1658 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ;
  wire \sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_0_1683 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_1_1684 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_2_1685 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_3_1686 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_4_1687 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_5_1688 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_6_1689 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_7_1690 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_8_1691 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_9_1692 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_10_1693 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_11_1694 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_12_1695 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_13_1696 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_14_1697 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_15_1698 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_16_1699 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_17_1700 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_18_1701 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_19_1702 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_20_1703 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_21_1704 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_22_1705 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_23_1706 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_24_1707 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_25_1708 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_26_1709 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_27_1710 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_28_1711 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_29_1712 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_30_1713 ;
  wire \sopc/openmips0/wishbone_bus0/if_data_o_31_1714 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_2_1747 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_3_1748 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_4_1749 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_5_1750 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_8_1751 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_9_1752 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_10_1753 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_22_1754 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_23_1755 ;
  wire \sopc/openmips0/cp0_reg0/cause_o_31_1756 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_0_1789 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_1_1790 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_2_1791 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_3_1792 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_4_1793 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_5_1794 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_6_1795 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_7_1796 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_13_1797 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_14_1798 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_15_1799 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_16_1800 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_17_1801 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_18_1802 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_19_1803 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_20_1804 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_21_1805 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_22_1806 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_23_1807 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_24_1808 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_25_1809 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_26_1810 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_27_1811 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_28_1812 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_29_1813 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_30_1814 ;
  wire \sopc/openmips0/cp0_reg0/entry_hi_o_31_1815 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_0_1848 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_1_1849 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_2_1850 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_3_1851 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_4_1852 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_5_1853 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_6_1854 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_7_1855 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_8_1856 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_9_1857 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_10_1858 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_11_1859 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_12_1860 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_13_1861 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_14_1862 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_15_1863 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_16_1864 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_17_1865 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_18_1866 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_19_1867 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_20_1868 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_21_1869 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_22_1870 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_23_1871 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_24_1872 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_1_o_25_1873 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_0_1874 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_1_1875 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_2_1876 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_3_1877 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_4_1878 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_5_1879 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_6_1880 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_7_1881 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_8_1882 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_9_1883 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_10_1884 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_11_1885 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_12_1886 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_13_1887 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_14_1888 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_15_1889 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_16_1890 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_17_1891 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_18_1892 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_19_1893 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_20_1894 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_21_1895 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_22_1896 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_23_1897 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_24_1898 ;
  wire \sopc/openmips0/cp0_reg0/entry_lo_0_o_25_1899 ;
  wire \sopc/openmips0/cp0_reg0/index_o_0_1900 ;
  wire \sopc/openmips0/cp0_reg0/index_o_1_1901 ;
  wire \sopc/openmips0/cp0_reg0/index_o_2_1902 ;
  wire \sopc/openmips0/cp0_reg0/index_o_3_1903 ;
  wire \sopc/openmips0/cp0_reg0/index_o_4_1904 ;
  wire \sopc/openmips0/cp0_reg0/index_o_5_1905 ;
  wire \sopc/openmips0/cp0_reg0/_n12991_1906 ;
  wire \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ;
  wire \sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ;
  wire \sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<10>_1914 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<9>_1915 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<9>_1916 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<8>_1917 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<8>_1918 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<7>_1919 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<7>_1920 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<6>_1921 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<6>_1922 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<5>_1923 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<5>_1924 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<4>_1925 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<4>_1926 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<3>_1927 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<3>_1928 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<2>_1929 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<2>_1930 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<1>_1931 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<1>_1932 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<0>_1933 ;
  wire \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<0>_1934 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_1935 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_1936 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_1937 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_1938 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_1939 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_1940 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_1941 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_1942 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_1943 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_1944 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_1945 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_1946 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_1947 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_1948 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_1949 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_1950 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_1951 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_1952 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_1953 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_1954 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_1955 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_1956 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_1957 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_1958 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_1959 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_1960 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_1961 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_1962 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_1963 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_1964 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<0>_1965 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_lut<0> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<31> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<30>_1968 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<30> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<29>_1970 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<29> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<28>_1972 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<28> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<27>_1974 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<27> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<26>_1976 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<26> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<25>_1978 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<25> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<24>_1980 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<24> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<23>_1982 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<23> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<22>_1984 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<22> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<21>_1986 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<21> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<20>_1988 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<20> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<19>_1990 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<19> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<18>_1992 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<18> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<17>_1994 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<17> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<16>_1996 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<16> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<15>_1998 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<15> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<14>_2000 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<14> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<13>_2002 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<13> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<12>_2004 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<12> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<11>_2006 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<11> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<10>_2008 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<10> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<9>_2010 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<9> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<8>_2012 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<8> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<7>_2014 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<7> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<6>_2016 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<6> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<5>_2018 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<5> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<4>_2020 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<4> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<3>_2022 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<3> ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_2024 ;
  wire \sopc/openmips0/cp0_reg0/_n1048_inv_2025 ;
  wire \sopc/openmips0/cp0_reg0/Reset_OR_DriverANDClockEnable ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o1 ;
  wire \sopc/openmips0/cp0_reg0/_n1180_inv ;
  wire \sopc/openmips0/cp0_reg0/_n1164_inv ;
  wire \sopc/openmips0/cp0_reg0/_n1052_inv ;
  wire \sopc/openmips0/cp0_reg0/_n0942_inv ;
  wire \sopc/openmips0/cp0_reg0/_n0838_inv ;
  wire \sopc/openmips0/cp0_reg0/_n0814_inv ;
  wire \sopc/openmips0/cp0_reg0/_n1160_inv ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_PWR_48_o_Select_224_o ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_222_o ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_219_o ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_216_o ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_213_o ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>_2040 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<1>_2041 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<2>_2042 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<3>_2043 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<4>_2044 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<5>_2045 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<6>_2046 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<7>_2047 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<8>_2048 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<9>_2049 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<10>_2050 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<11>_2051 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<12>_2052 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<13>_2053 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<14>_2054 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<15>_2055 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<16>_2056 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<17>_2057 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<18>_2058 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<19>_2059 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<20>_2060 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<21>_2061 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<22>_2062 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<23>_2063 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<24>_2064 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<25>_2065 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<26>_2066 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<27>_2067 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<28>_2068 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<29>_2069 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<30>_2070 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<31>_2071 ;
  wire \sopc/openmips0/cp0_reg0/_n0804 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o ;
  wire \sopc/openmips0/cp0_reg0/_n1299 ;
  wire \sopc/openmips0/cp0_reg0/excepttype_i[31]_is_in_delayslot_i_Select_208_o ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<0> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<1> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<2> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<3> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<4> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<5> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<6> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<7> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<8> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<9> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<10> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<11> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<12> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<13> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<14> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<15> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<16> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<17> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<18> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<19> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<20> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<21> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<22> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<23> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<24> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<25> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<26> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<27> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<28> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<29> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<30> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<31> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_compare_o[31]_equal_5_o ;
  wire \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ;
  wire \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_13_o ;
  wire \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ;
  wire \sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<0> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<2> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<3> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<4> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<5> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<6> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<7> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<8> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<9> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<10> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<11> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<12> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<13> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<14> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<15> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<16> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<17> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<18> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<19> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<20> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<21> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<22> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<23> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<24> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<25> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<26> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<27> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<28> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<29> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<30> ;
  wire \sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<31> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<0> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<1> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<2> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<3> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<4> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<5> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<6> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<7> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<8> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<9> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<10> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<11> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<12> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<13> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<14> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<15> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<16> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<17> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<18> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<19> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<20> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<21> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<22> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<23> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<24> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<25> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<26> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<27> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<28> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<29> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<30> ;
  wire \sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<31> ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_31_2176 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_0_2177 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_1_2178 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_2_2179 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_3_2180 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_4_2181 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_5_2182 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_6_2183 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_7_2184 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_8_2185 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_9_2186 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_12_2187 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_13_2188 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_14_2189 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_15_2190 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_16_2191 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_17_2192 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_18_2193 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_19_2194 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_20_2195 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_21_2196 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_22_2197 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_23_2198 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_24_2199 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_25_2200 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_26_2201 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_27_2202 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_28_2203 ;
  wire \sopc/openmips0/cp0_reg0/ebase_o_29_2204 ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<2> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<3> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<4> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<5> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<6> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<7> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<8> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<9> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<10> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<11> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<12> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<13> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<14> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<15> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<16> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<17> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<18> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<19> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<20> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<21> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<22> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<23> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<24> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<25> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<26> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<27> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<28> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<29> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<30> ;
  wire \sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<31> ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ;
  wire \sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ;
  wire \sopc/openmips0/wishbone_bus0/_n0237_inv ;
  wire \sopc/openmips0/wishbone_bus0/state[3]_PWR_53_o_Select_37_o_2335 ;
  wire \sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ;
  wire \sopc/openmips0/wishbone_bus0/if_ack_2337 ;
  wire \sopc/openmips0/wishbone_bus0/memr_ack_2338 ;
  wire \sopc/openmips0/wishbone_bus0/memw_ack_2339 ;
  wire \sopc/openmips0/wishbone_bus0/if_cancel_2340 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_2341 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_2342 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_2343 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_2344 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_2345 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_2346 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_2347 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_2348 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_2349 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_2350 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_2351 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_2352 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_2353 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_2354 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_2355 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_2356 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_2357 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_2358 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_2359 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_2360 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_2361 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_2362 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_2363 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_2364 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_2365 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_2366 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_2367 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_2368 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<2>_2369 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_lut<2> ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<2> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<3> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<4> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<5> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<6> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<7> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<8> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<9> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<10> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<11> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<12> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<13> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<14> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<15> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<16> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<17> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<18> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<19> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<20> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<21> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<22> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<23> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<24> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<25> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<26> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<27> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<28> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<29> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<30> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<31> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<0> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<1> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<2> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<3> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<4> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<5> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<6> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<7> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<8> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<9> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<10> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<11> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<12> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<13> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<14> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<15> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<16> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<17> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<18> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<19> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<20> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<21> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<22> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<23> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<24> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<25> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<26> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<27> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<28> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<29> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<30> ;
  wire \sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<31> ;
  wire \sopc/openmips0/regfile1/Mmux_rdata1110 ;
  wire \sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ;
  wire \sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ;
  wire \sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ;
  wire \sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ;
  wire \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<0> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<1> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<2> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<3> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<4> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<5> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<6> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<7> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<8> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<9> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<10> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<11> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<12> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<13> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<14> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<15> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<16> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<17> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<18> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<19> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<20> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<21> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<22> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<23> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<24> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<25> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<26> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<27> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<28> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<29> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<30> ;
  wire \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<31> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<0> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<1> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<2> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<3> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<4> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<5> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<6> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<7> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<8> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<9> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<10> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<11> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<12> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<13> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<14> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<15> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<16> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<17> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<18> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<19> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<20> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<21> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<22> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<23> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<24> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<25> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<26> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<27> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<28> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<29> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<30> ;
  wire \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<31> ;
  wire \sopc/openmips0/id_ex0/_n0127_inv1 ;
  wire \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o ;
  wire \sopc/openmips0/id_ex0/ex_is_in_delayslot_GND_72_o_MUX_151_o ;
  wire \sopc/openmips0/id_ex0/ex_wreg_GND_72_o_MUX_150_o ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<7> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<9> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<13> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<14> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<15> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<16> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<17> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<18> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<19> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<20> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<21> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<22> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<23> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<24> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<25> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<26> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<27> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<28> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<29> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<30> ;
  wire \sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<31> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<7> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<9> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<13> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<14> ;
  wire \sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<15> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<7> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<9> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<13> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<14> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<15> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<16> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<17> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<18> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<19> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<20> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<21> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<22> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<23> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<24> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<25> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<26> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<27> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<28> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<29> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<30> ;
  wire \sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<31> ;
  wire \sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<7> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<9> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<13> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<14> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<15> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<16> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<17> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<18> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<19> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<20> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<21> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<22> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<23> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<24> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<25> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<26> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<27> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<28> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<29> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<30> ;
  wire \sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<31> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<7> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<8> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<9> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<10> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<11> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<12> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<13> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<14> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<15> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<16> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<17> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<18> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<19> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<20> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<21> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<22> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<23> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<24> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<25> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<26> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<27> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<28> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<29> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<30> ;
  wire \sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<31> ;
  wire \sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<0> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<1> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<2> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<3> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<4> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<5> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<6> ;
  wire \sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<7> ;
  wire \sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv1 ;
  wire baseram_addr_19_OBUF_2674;
  wire \sopc/openmips0/ex_mem0/mem_whilo_GND_76_o_MUX_785_o ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<0> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<1> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<2> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<3> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<4> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<5> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<6> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<7> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<8> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<9> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<10> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<11> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<12> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<13> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<14> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<15> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<16> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<17> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<18> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<19> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<20> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<21> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<22> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<23> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<24> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<25> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<26> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<27> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<28> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<29> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<30> ;
  wire \sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<31> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_we_GND_110_o_MUX_879_o ;
  wire \sopc/openmips0/mem_wb0/wb_whilo_GND_110_o_MUX_878_o ;
  wire \sopc/openmips0/mem_wb0/wb_wreg_GND_110_o_MUX_877_o ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<4> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<5> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<6> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<7> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<8> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<9> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<10> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<11> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<12> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<13> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<14> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<15> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<16> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<17> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<18> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<19> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<20> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<21> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<22> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<23> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<24> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<25> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<26> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<27> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<28> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<29> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<30> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<31> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<4> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<4> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<5> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<6> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<7> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<8> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<9> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<10> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<11> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<12> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<13> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<14> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<15> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<16> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<17> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<18> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<19> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<20> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<21> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<22> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<23> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<24> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<25> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<26> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<27> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<28> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<29> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<30> ;
  wire \sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<31> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<4> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<5> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<6> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<7> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<8> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<9> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<10> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<11> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<12> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<13> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<14> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<15> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<16> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<17> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<18> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<19> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<20> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<21> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<22> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<23> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<24> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<25> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<26> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<27> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<28> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<29> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<30> ;
  wire \sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<31> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<4> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<5> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<6> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<7> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<8> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<9> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<10> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<11> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<12> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<13> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<14> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<15> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<16> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<17> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<18> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<19> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<20> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<21> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<22> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<23> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<24> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<25> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<26> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<27> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<28> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<29> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<30> ;
  wire \sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<31> ;
  wire \sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<0> ;
  wire \sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<1> ;
  wire \sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<2> ;
  wire \sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<3> ;
  wire \sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<4> ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ;
  wire \sopc/openmips0/mmu0/Mmux_mmu_select_o71 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<6>_2855 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<5>_2856 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<5>_2857 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi2_2858 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<4>_2859 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<4>_2860 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<3>_2861 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<3>_2862 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi1_2863 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<2>_2864 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<2>_2865 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi_2866 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<1>_2867 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<1>_2868 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<0>_2869 ;
  wire \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<0>_2870 ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ;
  wire \sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ;
  wire \sopc/openmips0/id0/Mmux_wd_o15_2876 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1128111 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>12 ;
  wire \sopc/openmips0/id0/Mmux_alusel_o321_2879 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o713 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_2881 ;
  wire \sopc/openmips0/id0/Mmux_wd_o14 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o712 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o33 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011_2886 ;
  wire \sopc/openmips0/id0/Mmux_wd_o12_2887 ;
  wire \sopc/openmips0/id0/Mmux_branch_target_address_o111 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_48_o11 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_49_o111 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o711 ;
  wire \sopc/openmips0/id0/op3[5]_INV_171_o1 ;
  wire \sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>1 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>2 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o41 ;
  wire \sopc/openmips0/id0/out92 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>3 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>11 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>3 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o11 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ;
  wire \sopc/openmips0/id0/op3[5]_INV_170_o1 ;
  wire \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o11 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o81 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>1 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ;
  wire \sopc/openmips0/id0/Mmux_wreg_o111 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_2915 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o32 ;
  wire \sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>2 ;
  wire \sopc/openmips0/id0/_n12261 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1761 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981_2920 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11201 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11261 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11281 ;
  wire \sopc/openmips0/id0/Mmux_cp0_reg_addr11 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ;
  wire \sopc/openmips0/id0/Mmux_aluop_o31 ;
  wire \sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<10>_2928 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<9>_2929 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<9>_2930 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<8>_2931 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<8>_2932 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<7>_2933 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<7>_2934 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<6>_2935 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<6>_2936 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<5>_2937 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<5>_2938 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<4>_2939 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<4>_2940 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<3>_2941 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<3>_2942 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<2>_2943 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<2>_2944 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<1>_2945 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<1>_2946 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<0>_2947 ;
  wire \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<0>_2948 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<31>_2949 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<30>_2950 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<30>_2951 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<29>_2952 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<29>_2953 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<28>_2954 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<28>_2955 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<27>_2956 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<27>_2957 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<26>_2958 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<26>_2959 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<25>_2960 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<25>_2961 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<24>_2962 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<24>_2963 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<23>_2964 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<23>_2965 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<22>_2966 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<22>_2967 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<21>_2968 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<21>_2969 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<20>_2970 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<20>_2971 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<19>_2972 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<19>_2973 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<18>_2974 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<18>_2975 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<17>_2976 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<17>_2977 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<16>_2978 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<16>_2979 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<15>_2980 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<15>_2981 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<14>_2982 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<14>_2983 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<13>_2984 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<13>_2985 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<12>_2986 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<12>_2987 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<11>_2988 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<11>_2989 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<10>_2990 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<10>_2991 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<9>_2992 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<9>_2993 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<8>_2994 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<8>_2995 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<7>_2996 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<7>_2997 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<6>_2998 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<6>_2999 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<5>_3000 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<5>_3001 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<4>_3002 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<4>_3003 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<3>_3004 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<3>_3005 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<2>_3006 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<2>_3007 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out2 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out3 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out4 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out5 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out6 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out7 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out8 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out9 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out10 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out11 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out12 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out13 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out14 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out17 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out18 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out25 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out26 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out27 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out28 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<3> ;
  wire \sopc/openmips0/id0/op3[5]_INV_187_o ;
  wire \sopc/openmips0/id0/n0029 ;
  wire \sopc/openmips0/id0/n0110 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<17> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<18> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<19> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<20> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<21> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<22> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<23> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<24> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<25> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<26> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<27> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<28> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<29> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<30> ;
  wire \sopc/openmips0/id0/_n1145 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ;
  wire \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ;
  wire \sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ;
  wire \sopc/openmips0/id0/op3[5]_PWR_6_o_equal_39_o ;
  wire \sopc/openmips0/id0/op3[5]_PWR_6_o_equal_38_o ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ;
  wire \sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ;
  wire \sopc/openmips0/id0/_n0959 ;
  wire \sopc/openmips0/id0/_n0935 ;
  wire \sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<13> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<14> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<16> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<17> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<19> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<20> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<21> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<22> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<25> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<26> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<27> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<28> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ;
  wire \sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<31> ;
  wire \sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ;
  wire \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ;
  wire \sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ;
  wire \sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ;
  wire \sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ;
  wire \sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o16141 ;
  wire \sopc/openmips0/ex0/Sh2251 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o10141 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o30132 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2111 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT6111 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT6111 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4111 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4111 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT321 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT321 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT62 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT62 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT3112 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT413 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT3112 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT413 ;
  wire \sopc/openmips0/ex0/Sh1551 ;
  wire \sopc/openmips0/ex0/Sh1541 ;
  wire \sopc/openmips0/ex0/Sh1531 ;
  wire \sopc/openmips0/ex0/Sh1521 ;
  wire \sopc/openmips0/ex0/Sh591_3246 ;
  wire \sopc/openmips0/ex0/Sh581_3247 ;
  wire \sopc/openmips0/ex0/Sh571_3248 ;
  wire \sopc/openmips0/ex0/Sh561_3249 ;
  wire \sopc/openmips0/ex0/Sh301 ;
  wire \sopc/openmips0/ex0/Sh287 ;
  wire \sopc/openmips0/ex0/Sh1431 ;
  wire \sopc/openmips0/ex0/Sh1421 ;
  wire \sopc/openmips0/ex0/Sh1411 ;
  wire \sopc/openmips0/ex0/Sh1401 ;
  wire \sopc/openmips0/ex0/Sh1351 ;
  wire \sopc/openmips0/ex0/Sh1341 ;
  wire \sopc/openmips0/ex0/Sh1331 ;
  wire \sopc/openmips0/ex0/Sh1321 ;
  wire \sopc/openmips0/ex0/Sh1012 ;
  wire \sopc/openmips0/ex0/Sh1002 ;
  wire \sopc/openmips0/ex0/Sh1941 ;
  wire \sopc/openmips0/ex0/Sh2331 ;
  wire \sopc/openmips0/ex0/Sh2371 ;
  wire \sopc/openmips0/ex0/Sh2361 ;
  wire \sopc/openmips0/ex0/Sh1391_3266 ;
  wire \sopc/openmips0/ex0/Sh1381 ;
  wire \sopc/openmips0/ex0/Sh1371 ;
  wire \sopc/openmips0/ex0/Sh1361 ;
  wire \sopc/openmips0/ex0/Sh1311 ;
  wire \sopc/openmips0/ex0/Sh1301 ;
  wire \sopc/openmips0/ex0/Sh1291 ;
  wire \sopc/openmips0/ex0/Sh1281 ;
  wire \sopc/openmips0/ex0/Sh1021 ;
  wire \sopc/openmips0/ex0/Sh1001 ;
  wire \sopc/openmips0/ex0/Sh981 ;
  wire \sopc/openmips0/ex0/Sh961 ;
  wire \sopc/openmips0/ex0/Sh551 ;
  wire \sopc/openmips0/ex0/Sh541 ;
  wire \sopc/openmips0/ex0/Sh531 ;
  wire \sopc/openmips0/ex0/Sh521 ;
  wire \sopc/openmips0/ex0/Sh511 ;
  wire \sopc/openmips0/ex0/Sh501 ;
  wire \sopc/openmips0/ex0/Sh491 ;
  wire \sopc/openmips0/ex0/Sh481 ;
  wire \sopc/openmips0/ex0/Sh471 ;
  wire \sopc/openmips0/ex0/Sh461 ;
  wire \sopc/openmips0/ex0/Sh451_3288 ;
  wire \sopc/openmips0/ex0/Sh441_3289 ;
  wire \sopc/openmips0/ex0/Sh291 ;
  wire \sopc/openmips0/ex0/Sh2710 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o115_3292 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o114_3293 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o113_3294 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o112_3296 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT611_3299 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT611_3300 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT411 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT411 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o111_3303 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT61 ;
  wire \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT61 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o110 ;
  wire \sopc/openmips0/ex0/Mmux_HI11061 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<62>_3372 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<61>_3373 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<60>_3374 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<59>_3375 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<58>_3376 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<57>_3377 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<56>_3378 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<55>_3379 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<54>_3380 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<53>_3381 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<52>_3382 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<51>_3383 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<50>_3384 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<49>_3385 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<48>_3386 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<47>_3387 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<46>_3388 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<45>_3389 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<44>_3390 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<43>_3391 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<42>_3392 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<41>_3393 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<40>_3394 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<39>_3395 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<38>_3396 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<37>_3397 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<36>_3398 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<35>_3399 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<34>_3400 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<33>_3401 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<32>_3402 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<31>_3403 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<30>_3404 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<29>_3405 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<28>_3406 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<27>_3407 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<26>_3408 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<25>_3409 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<24>_3410 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<23>_3411 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<22>_3412 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<21>_3413 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<20>_3414 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<19>_3415 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<18>_3416 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<17>_3417 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<16>_3418 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<15>_3419 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<14>_3420 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<13>_3421 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<12>_3422 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<11>_3423 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<10>_3424 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<9>_3425 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<8>_3426 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<7>_3427 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<6>_3428 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<5>_3429 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<4>_3430 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<3>_3431 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<2>_3432 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<1>_3433 ;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_3434 ;
  wire \sopc/openmips0/ex0/reg1_i_not<7>_mmx_out ;
  wire \sopc/openmips0/ex0/reg1_i_not<3>_mmx_out ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<30>_3438 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<29>_3439 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<28>_3440 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<27>_3441 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<26>_3442 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<25>_3443 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<24>_3444 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<23>_3445 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<22>_3446 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<21>_3447 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<20>_3448 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<19>_3449 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<18>_3450 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<17>_3451 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<16>_3452 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<15>_3453 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<14>_3454 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<13>_3455 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<12>_3456 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<11>_3457 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<10>_3458 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<9>_3459 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<8>_3460 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<7>_3461 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<6>_3462 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<5>_3463 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<4>_3464 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<3>_3465 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<2>_3466 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<1>_3467 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_3468 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<30>_3469 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<29>_3470 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<28>_3471 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<27>_3472 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<26>_3473 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<25>_3474 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<24>_3475 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<23>_3476 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<22>_3477 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<21>_3478 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<20>_3479 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<19>_3480 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<18>_3481 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<17>_3482 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<16>_3483 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<15>_3484 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<14>_3485 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<13>_3486 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<12>_3487 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<11>_3488 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<10>_3489 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<9>_3490 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<8>_3491 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<7>_3492 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<6>_3493 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<5>_3494 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<4>_3495 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<3>_3496 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<2>_3497 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<1>_3498 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_3499 ;
  wire \sopc/openmips0/ex0/reg1_i<7>_mmx_out ;
  wire \sopc/openmips0/ex0/reg1_i<3>_mmx_out ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<15>_3502 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<14>_3503 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<14>_3504 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi14_3505 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<13>_3506 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<13>_3507 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi13_3508 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<12>_3509 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<12>_3510 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi12_3511 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<11>_3512 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<11>_3513 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi11_3514 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<10>_3515 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<10>_3516 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi10_3517 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<9>_3518 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<9>_3519 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi9_3520 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<8>_3521 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<8>_3522 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi8_3523 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<7>_3524 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<7>_3525 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi7_3526 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<6>_3527 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<6>_3528 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi6_3529 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<5>_3530 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<5>_3531 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi5_3532 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<4>_3533 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<4>_3534 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi4_3535 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<3>_3536 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<3>_3537 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi3_3538 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<2>_3539 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<2>_3540 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi2_3541 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<1>_3542 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<1>_3543 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi1_3544 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<0>_3545 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<0>_3546 ;
  wire \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi_3547 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out1 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out2 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out3 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out4 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out5 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out6 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out7 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out8 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out9 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out10 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out11 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out12 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out13 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out14 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out15 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out16 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out1 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out17 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out2 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out3 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out4 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out5 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out6 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out7 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out8 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out9 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out10 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out11 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out12 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out13 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out18 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out14 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out15 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out16 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out17 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out18 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out19 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out20 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out21 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out22 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out23 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out24 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out25 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out19 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out26 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out27 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out28 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out29 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out30 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out31 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out20 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out21 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out22 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out23 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out24 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out25 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out26 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out27 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out28 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out29 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out30 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out31 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out32 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out33 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out34 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out35 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out36 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out37 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out38 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out39 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out40 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out41 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out42 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out43 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out44 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out45 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out46 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out47 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out48 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out49 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out50 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out51 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out52 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out53 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out54 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out55 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out56 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out57 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out58 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out59 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out60 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out61 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out62 ;
  wire \sopc/openmips0/ex0/mem_whilo_i_mmx_out63 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P46_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P45_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P44_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P43_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P42_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P41_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P40_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P39_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P38_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P37_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P36_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P35_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P34_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P33_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P32_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P31_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P30_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P29_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P28_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P27_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P26_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P25_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P24_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P23_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P21_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P20_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P19_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P18_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_P17_to_Mmult_hilo_temp3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_17 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_16 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_15 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_14 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_13 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_12 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_11 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_10 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_9 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_8 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_7 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_6 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_5 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_4 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_2 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_0 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_47 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_46 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_45 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_44 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_43 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_42 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_41 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_40 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_39 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_38 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_37 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_36 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_35 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_34 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_33 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_32 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_31 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_30 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_29 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_28 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_27 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_26 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_25 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_24 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_23 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_22 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_21 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_20 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_19 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_18 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_17 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_16 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_15 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_14 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_13 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_12 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_11 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_10 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_8 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_7 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_6 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_5 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_4 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_2 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P46_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P45_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P44_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P43_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P42_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P41_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P40_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P39_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P38_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P37_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P36_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P35_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P34_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P33_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P32_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P31_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P30_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P29_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P27_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P26_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P25_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P24_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P23_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P22_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P21_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P20_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P19_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P18_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_17 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_16 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_15 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_14 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_13 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_12 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_11 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_10 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_9 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_8 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_7 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_6 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_5 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_4 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_3 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_2 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_1 ;
  wire \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_0 ;
  wire \sopc/openmips0/ex0/Sh238 ;
  wire \sopc/openmips0/ex0/Sh236 ;
  wire \sopc/openmips0/ex0/Sh234 ;
  wire \sopc/openmips0/ex0/Sh232 ;
  wire \sopc/openmips0/ex0/Sh230 ;
  wire \sopc/openmips0/ex0/Sh229 ;
  wire \sopc/openmips0/ex0/Sh228 ;
  wire \sopc/openmips0/ex0/Sh226 ;
  wire \sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<3>1 ;
  wire \sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<2>1 ;
  wire \sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<1>1 ;
  wire \sopc/openmips0/ex0/Sh159 ;
  wire \sopc/openmips0/ex0/Sh158 ;
  wire \sopc/openmips0/ex0/Sh157 ;
  wire \sopc/openmips0/ex0/Sh156 ;
  wire \sopc/openmips0/ex0/Sh151 ;
  wire \sopc/openmips0/ex0/Sh150 ;
  wire \sopc/openmips0/ex0/Sh149 ;
  wire \sopc/openmips0/ex0/Sh148 ;
  wire \sopc/openmips0/ex0/Sh147 ;
  wire \sopc/openmips0/ex0/Sh146 ;
  wire \sopc/openmips0/ex0/Sh145 ;
  wire \sopc/openmips0/ex0/Sh144 ;
  wire \sopc/openmips0/ex0/Sh127_3876 ;
  wire \sopc/openmips0/ex0/Sh126 ;
  wire \sopc/openmips0/ex0/Sh125 ;
  wire \sopc/openmips0/ex0/Sh124 ;
  wire \sopc/openmips0/ex0/Sh123 ;
  wire \sopc/openmips0/ex0/Sh122 ;
  wire \sopc/openmips0/ex0/Sh121 ;
  wire \sopc/openmips0/ex0/Sh120 ;
  wire \sopc/openmips0/ex0/Sh119 ;
  wire \sopc/openmips0/ex0/Sh118 ;
  wire \sopc/openmips0/ex0/Sh117 ;
  wire \sopc/openmips0/ex0/Sh116 ;
  wire \sopc/openmips0/ex0/Sh115 ;
  wire \sopc/openmips0/ex0/Sh114 ;
  wire \sopc/openmips0/ex0/Sh113 ;
  wire \sopc/openmips0/ex0/Sh112 ;
  wire \sopc/openmips0/ex0/Sh110 ;
  wire \sopc/openmips0/ex0/Sh109 ;
  wire \sopc/openmips0/ex0/Sh108 ;
  wire \sopc/openmips0/ex0/Sh107 ;
  wire \sopc/openmips0/ex0/Sh106 ;
  wire \sopc/openmips0/ex0/Sh105 ;
  wire \sopc/openmips0/ex0/Sh104 ;
  wire \sopc/openmips0/ex0/Sh47 ;
  wire \sopc/openmips0/ex0/Sh46 ;
  wire \sopc/openmips0/ex0/Sh45 ;
  wire \sopc/openmips0/ex0/Sh44 ;
  wire \sopc/openmips0/ex0/Sh43 ;
  wire \sopc/openmips0/ex0/Sh42 ;
  wire \sopc/openmips0/ex0/Sh41_3905 ;
  wire \sopc/openmips0/ex0/Sh40 ;
  wire \sopc/openmips0/ex0/Sh35 ;
  wire \sopc/openmips0/ex0/Sh34 ;
  wire \sopc/openmips0/ex0/Sh33 ;
  wire \sopc/openmips0/ex0/Sh32 ;
  wire \sopc/openmips0/ex0/Sh23 ;
  wire \sopc/openmips0/ex0/Sh22 ;
  wire \sopc/openmips0/ex0/Sh21_3913 ;
  wire \sopc/openmips0/ex0/Sh20 ;
  wire \sopc/openmips0/ex0/Sh19 ;
  wire \sopc/openmips0/ex0/Sh18 ;
  wire \sopc/openmips0/ex0/Sh17 ;
  wire \sopc/openmips0/ex0/Sh16 ;
  wire \sopc/openmips0/ex0/Sh15 ;
  wire \sopc/openmips0/ex0/Sh14 ;
  wire \sopc/openmips0/ex0/Sh13 ;
  wire \sopc/openmips0/ex0/Sh12 ;
  wire \sopc/openmips0/ex0/Sh11 ;
  wire \sopc/openmips0/ex0/Sh10 ;
  wire \sopc/openmips0/ex0/Sh9 ;
  wire \sopc/openmips0/ex0/Sh8 ;
  wire \sopc/openmips0/ex0/Sh7 ;
  wire \sopc/openmips0/ex0/Sh6 ;
  wire \sopc/openmips0/ex0/Sh5 ;
  wire \sopc/openmips0/ex0/Sh4 ;
  wire \sopc/openmips0/ex0/Sh3 ;
  wire \sopc/openmips0/ex0/Sh2 ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<0> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<1> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<2> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<3> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<4> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<5> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<6> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<7> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<8> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<9> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<10> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<11> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<12> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<13> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<14> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<15> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<16> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<32> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<33> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<34> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<35> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<36> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<37> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<38> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<39> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<40> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<41> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<42> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<43> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<44> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<45> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<46> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<47> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<48> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<49> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<50> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<51> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<52> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<53> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<54> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<55> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<56> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<57> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<58> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<59> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<60> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<61> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<62> ;
  wire \sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<63> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ;
  wire \sopc/openmips0/ex0/_n0413_4061 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ;
  wire \sopc/openmips0/ex0/_n0423 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<0> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<1> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<2> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<3> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<4> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<5> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<6> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<7> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<8> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<9> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<10> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<11> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<12> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<13> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<14> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<15> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<16> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<17> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<18> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<19> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<20> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<21> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<22> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<23> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<24> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<25> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<26> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<27> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<28> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<29> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<30> ;
  wire \sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<31> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<0> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<1> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<2> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<3> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<4> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<5> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<6> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<7> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<8> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<9> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<10> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<11> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<12> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<13> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<14> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<15> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<16> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<17> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<18> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<19> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<20> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<21> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<22> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<23> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<24> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<25> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<26> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<27> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<28> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<29> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<30> ;
  wire \sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<31> ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ;
  wire \sopc/openmips0/ex0/_n0397 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ;
  wire \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ;
  wire \sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ;
  wire \sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o1721 ;
  wire \sopc/openmips0/mem0/_n06432 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o102_4366 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o211 ;
  wire \sopc/openmips0/mem0/Mmux_mem_sel_o21_4368 ;
  wire \sopc/openmips0/mem0/Mmux_mem_sel_o11_4369 ;
  wire \sopc/openmips0/mem0/Mmux_mem_data_o210 ;
  wire \sopc/openmips0/mem0/Mmux_mem_data_o171 ;
  wire \sopc/openmips0/mem0/Mmux_mem_data_o110 ;
  wire \sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ;
  wire \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT71 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ;
  wire \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT161 ;
  wire \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ;
  wire \sopc/openmips0/mem0/excepttype_i<10>_mmx_out ;
  wire \sopc/openmips0/mem0/mem_addr_i<0>_mmx_out73 ;
  wire \sopc/openmips0/mem0/mem_addr_i<0>_mmx_out72 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o ;
  wire \sopc/openmips0/mem0/_n0583_BUFG_4388 ;
  wire \sopc/openmips0/mem0/n0046 ;
  wire \sopc/openmips0/mem0/_n0668 ;
  wire \sopc/openmips0/mem0/_n0650 ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<31> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<2> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<3> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<4> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<5> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<6> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<7> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<8> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<9> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<11> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<12> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<13> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<14> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<15> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<16> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<17> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<18> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<19> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<20> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<21> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<22> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<23> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<24> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<25> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<26> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<27> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<28> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<29> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<30> ;
  wire \sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ;
  wire \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ;
  wire \sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ;
  wire \sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1388_o ;
  wire \sopc/openmips0/mem0/excepttype_is_ades ;
  wire \sopc/openmips0/mem0/excepttype_is_adel ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<0> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<1> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<2> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<3> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<4> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<5> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<6> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<24> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<25> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<26> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<27> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<28> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<29> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<30> ;
  wire \sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<31> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ;
  wire \sopc/bus_top0/bus0/_n0072_BUFG_4453 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<1>_4455 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<2>_4456 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<3>_4457 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<5>_4459 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<6>_4460 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<7>_4461 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<8>_4462 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<9>_4463 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<10>_4464 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<11>_4465 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<12>_4466 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<13>_4467 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<14> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<15> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<16> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<20> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<24> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<28> ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ;
  wire \sopc/bus_top0/bus0/_n0079[17] ;
  wire \sopc/bus_top0/bus0/_n0079[18] ;
  wire \sopc/bus_top0/bus0/_n0079[19] ;
  wire \sopc/bus_top0/bus0/_n0079[21] ;
  wire \sopc/bus_top0/bus0/_n0079[22] ;
  wire \sopc/bus_top0/bus0/_n0079[23] ;
  wire \sopc/bus_top0/bus0/_n0079[25] ;
  wire \sopc/bus_top0/bus0/_n0079[26] ;
  wire \sopc/bus_top0/bus0/_n0079[27] ;
  wire \sopc/bus_top0/bus0/_n0079[29] ;
  wire \sopc/bus_top0/bus0/_n0079[30] ;
  wire \sopc/bus_top0/bus0/_n0079[31] ;
  wire \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1-In ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2-In ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3-In ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4-In ;
  wire \sopc/bus_top0/uart0/u0/_n0080_inv ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ;
  wire \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<0> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<1> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<2> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<3> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<4> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<5> ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<6> ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[8] ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[5] ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[3] ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[2] ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[1] ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ;
  wire \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt2 ;
  wire \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt1 ;
  wire \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1-In ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2-In ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3-In ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In ;
  wire \sopc/bus_top0/uart0/u1/_n0165_inv ;
  wire \sopc/bus_top0/uart0/u1/_n0156_inv_4597 ;
  wire \sopc/bus_top0/uart0/u1/_n0135_inv ;
  wire \sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ;
  wire \sopc/bus_top0/uart0/u1/RxD_bit_4607 ;
  wire \sopc/bus_top0/uart0/u1/_n0136 ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ;
  wire \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[11] ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[8] ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[6] ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[5] ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[4] ;
  wire N0;
  wire N2;
  wire N4;
  wire N6;
  wire \sopc/openmips0/tlb0/Mmux_tlb_addr4 ;
  wire \sopc/openmips0/tlb0/Mmux_tlb_addr7 ;
  wire \sopc/openmips0/tlb0/Mmux_tlb_addr10 ;
  wire \sopc/openmips0/tlb0/Mmux_tlb_addr18 ;
  wire \sopc/openmips0/tlb0/Mmux_tlb_addr19 ;
  wire N10;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire N22;
  wire N24;
  wire N26;
  wire N28;
  wire N30;
  wire N32;
  wire N34;
  wire N36;
  wire N38;
  wire N40;
  wire N42;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire N72;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o11_4699 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o12_4700 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o13_4701 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o14_4702 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o15_4703 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o16_4704 ;
  wire \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o17_4705 ;
  wire N78;
  wire N80;
  wire N82;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o2 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o21 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o22 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o23_4712 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o3 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o31 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o32 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o33_4716 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o4 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o41_4718 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o42_4719 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o43_4720 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o5 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o51_4722 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o52_4723 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o53_4724 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o6 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o61_4726 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o62_4727 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o63_4728 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o7 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o71_4730 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o72_4731 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o73_4732 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o81 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82_4734 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o9 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o91_4736 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o92_4737 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o10 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o101_4739 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o102_4740 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o11 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o111_4742 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o112_4743 ;
  wire N84;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o13 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o131_4746 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o132_4747 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o14 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o141_4749 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o142_4750 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o15 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o151_4752 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o152_4753 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o16 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o161_4755 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o162_4756 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o17 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o171_4758 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o18 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o181_4760 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o19 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o191_4762 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o20 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o201_4764 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o211_4765 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o212_4766 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o221_4767 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o222_4768 ;
  wire N86;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o24 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o241_4771 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o25 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o251_4773 ;
  wire N88;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o311_4779 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o312_4780 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o313_4781 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o314_4782 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o321_4783 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o322_4784 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o323_4785 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o324_4786 ;
  wire N98;
  wire N100;
  wire \sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o1_4789 ;
  wire \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o1_4790 ;
  wire \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ;
  wire N102;
  wire \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o1 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o11_4794 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o14 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o16 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT21 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT22_4798 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23_4799 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_4800 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT31 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32_4802 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT1 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT11_4804 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT12_4805 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT2 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT3 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT31_4808 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT32_4809 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT1 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT12_4811 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT13_4812 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT14_4813 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT15_4814 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT16_4815 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT17_4816 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT18_4817 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT2 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT21_4819 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT22_4820 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT23_4821 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT24_4822 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT25_4823 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT3 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT31_4825 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT32_4826 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT33_4827 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT34_4828 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT4 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT41_4830 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT5 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT51_4832 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT52_4833 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT53_4834 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT54_4835 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT61 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT62_4837 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT63_4838 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT7 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT71_4840 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT8 ;
  wire \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT81_4842 ;
  wire N104;
  wire N106;
  wire N108;
  wire N110;
  wire N112;
  wire N114;
  wire N116;
  wire N118;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire N134;
  wire N136;
  wire N138;
  wire N140;
  wire N142;
  wire N144;
  wire N146;
  wire N148;
  wire N150;
  wire N152;
  wire N154;
  wire N156;
  wire N158;
  wire N160;
  wire N162;
  wire N164;
  wire N166;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT1 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT11 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT2 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT21 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT3 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT31 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT4 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT41_4882 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT5 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT51_4884 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT6 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT61_4886 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT7 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT71_4888 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT8 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT81_4890 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT9 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT91_4892 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT10 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT101_4894 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT111_4895 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT112 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT12 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT121_4898 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT13 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT131_4900 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT14 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT141_4902 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT15 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT151_4904 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT16 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT161_4906 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT17 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT171_4908 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT18 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT181_4910 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT19 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT191_4912 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT20 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT201_4914 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT211_4915 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT212 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT22 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT221_4918 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT23 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT231_4920 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT24 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT241_4922 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT25 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT251_4924 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT26 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT261_4926 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT27 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT271_4928 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT28 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT281_4930 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT29 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT291_4932 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT30 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT301_4934 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT311_4935 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT312_4936 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT32 ;
  wire \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT321_4938 ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N184;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT175 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1751 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1752_4948 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1753_4949 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1754_4950 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1755_4951 ;
  wire N188;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o1 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ;
  wire N194;
  wire \sopc/openmips0/id0/Mmux_reg2_read_o13 ;
  wire N198;
  wire N200;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o92 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o82 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o262 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o252 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o242 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o232 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o222 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o172 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o162 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o152 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o142 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o132 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o122 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1112 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o113_4977 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o114_4979 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT177 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1771_4981 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT199 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1991_4983 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1121 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11211_4985 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1127 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11271_4987 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1129 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11291_4989 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4> ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>1 ;
  wire \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>2_4992 ;
  wire N204;
  wire N206;
  wire \sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o1_4995 ;
  wire \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o1_4996 ;
  wire \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o72 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o62 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o52 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o42 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o312 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o302 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_5004 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o292 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o282 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o272 ;
  wire \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_5008 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1125 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11251_5010 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11252_5011 ;
  wire N208;
  wire N210;
  wire N212;
  wire N214;
  wire N216;
  wire N218;
  wire N220;
  wire N222;
  wire N224;
  wire N226;
  wire N228;
  wire N230;
  wire N232;
  wire N234;
  wire N236;
  wire N238;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire \sopc/openmips0/id0/Mmux_branch_target_address_o10 ;
  wire \sopc/openmips0/id0/Mmux_branch_target_address_o101_5042 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT191 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1911_5044 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT193 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1931_5046 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT195 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1951_5048 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT197 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1971_5050 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1101 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11011_5052 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1103 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11031_5054 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1105 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11051_5056 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1107 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11071_5058 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1109 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11091_5060 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1111 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11111_5062 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1113 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11131_5064 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1115 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11151_5066 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1117 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11171_5068 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1119 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11191_5070 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1123 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11231_5072 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT179 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1791_5074 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT181 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1811_5076 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT183 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1831_5078 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT185 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1851_5080 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT187 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1871_5082 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT189 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1891_5084 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1131 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11311_5086 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1133 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11331_5088 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1135 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11351_5090 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1137 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11371_5092 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1139 ;
  wire \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11391_5094 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>12_5095 ;
  wire \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>13_5096 ;
  wire N268;
  wire \sopc/openmips0/id0/n0029<31>1_5099 ;
  wire \sopc/openmips0/id0/n0029<31>2_5100 ;
  wire \sopc/openmips0/id0/n0029<31>3_5101 ;
  wire \sopc/openmips0/id0/n0029<31>4_5102 ;
  wire \sopc/openmips0/id0/n0029<31>5_5103 ;
  wire \sopc/openmips0/id0/n01103_5104 ;
  wire \sopc/openmips0/id0/n01104_5105 ;
  wire \sopc/openmips0/id0/n01106_5106 ;
  wire N272;
  wire N274;
  wire N276;
  wire N278;
  wire N280;
  wire N282;
  wire N284;
  wire \sopc/openmips0/ex0/_n04231_5114 ;
  wire N286;
  wire N288;
  wire \sopc/openmips0/ex0/Mmux_wdata_o12_5117 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o121_5118 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o122_5119 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o123_5120 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o124_5121 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o125_5122 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o126_5123 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o127_5124 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1210 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1214 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1217 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1219 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1220_5129 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1221_5130 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1222_5131 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1223_5132 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1229 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1232 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1234 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1235_5136 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1236_5137 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1237_5138 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1238_5139 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1240 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1243 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1244_5142 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1245_5143 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o13 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o14 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o15 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o16 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o17 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o18 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o19 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o116_5152 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o117_5153 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o118_5154 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o119_5155 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o120_5156 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o130_5157 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o131_5158 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o132_5159 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o133_5160 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o134_5161 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o135_5162 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o136_5163 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o137_5164 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o138_5165 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o139_5166 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o140_5167 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o141_5168 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o142_5169 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o143_5170 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o146 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o147 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o148_5173 ;
  wire N290;
  wire \sopc/openmips0/ex0/Mmux_wdata_o4 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o41_5176 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o42_5177 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o43_5178 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o44_5179 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o45_5180 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o46_5181 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o47_5182 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o48_5183 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o49_5184 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o410_5185 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o411_5186 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o412_5187 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o6 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o61_5189 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o62_5190 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o63_5191 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o64_5192 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o65_5193 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o66_5194 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o67_5195 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o68_5196 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o69_5197 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o610_5198 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o611_5199 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o7 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o71_5201 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o72_5202 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o73_5203 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o74_5204 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o75_5205 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o76_5206 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o77_5207 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o78_5208 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o79_5209 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o710_5210 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o711_5211 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o21 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o22 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o23 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o24 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o25 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o26 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o27 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o28 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o29 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o210_5222 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o211_5223 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o212_5224 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o5 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o51_5226 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o52_5227 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o53_5228 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o54_5229 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o55_5230 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o56_5231 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o57_5232 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o58_5233 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o59_5234 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o510_5235 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o511_5236 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o512_5237 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o291_5238 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o292_5239 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o293_5240 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o294_5241 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o295_5242 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o296_5243 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o297_5244 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2910_5245 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2912_5246 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2914_5247 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2915_5248 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o31_5249 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o311_5250 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o312_5251 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o313_5252 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o314_5253 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o315_5254 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o316_5255 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o317_5256 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o318_5257 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o319_5258 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3110_5259 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3111_5260 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3112_5261 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3113_5262 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o32 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o33_5265 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o34_5266 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o35_5267 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o36_5268 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o37_5269 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o38_5270 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o39_5271 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o310_5272 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o320_5273 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o321_5274 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o30 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o301_5276 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o302_5277 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o303_5278 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o304_5279 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o305_5280 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o306_5281 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o307_5282 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o308_5283 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o309_5284 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3010_5285 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3011_5286 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3012_5287 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3013_5288 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o322_5289 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o323_5290 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o325_5291 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o327_5292 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o328 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o329_5294 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3210_5295 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3211_5296 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3212_5297 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3213_5298 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3214_5299 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o3215_5300 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o171_5301 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o172_5302 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o173_5303 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o174_5304 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o175_5305 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o176_5306 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o177_5307 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o178_5308 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o179_5309 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1710_5310 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1711_5311 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1712_5312 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1713_5313 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1714_5314 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o181_5315 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o182_5316 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o184_5317 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o185_5318 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o186_5319 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o187_5320 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o188_5321 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o189_5322 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1810_5323 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1811_5324 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1812_5325 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1813_5326 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1814_5327 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o191_5328 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o193_5329 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o194_5330 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o197_5331 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o199_5332 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1910_5333 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1911_5334 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1912_5335 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1913_5336 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1914_5337 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1915_5338 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o20 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o202 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o203_5341 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o206 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o209 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2010_5344 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2011_5345 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2012_5346 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2013_5347 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2014_5348 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o8 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o81_5350 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o82_5351 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o83_5352 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o84_5353 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o85_5354 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o86_5355 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o87_5356 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o88_5357 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o89_5358 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o810_5359 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o811_5360 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o812_5361 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o9 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o91_5363 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o92_5364 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o93_5365 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o94_5366 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o95_5367 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o96_5368 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o97_5369 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o98_5370 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o99_5371 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o910_5372 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o911_5373 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o912_5374 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o10 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o101_5376 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o102_5377 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o103_5378 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o104_5379 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o105_5380 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o106_5381 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o107_5382 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o108_5383 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o109_5384 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1010_5385 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1011_5386 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1012_5387 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1110_5388 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1111_5389 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1112_5390 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1113_5391 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1114_5392 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1115_5393 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1116_5394 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1117_5395 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1118_5396 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1119_5397 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1120_5398 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1121_5399 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1122_5400 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1310_5401 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1311_5402 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1312_5403 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1313_5404 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1314_5405 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1315_5406 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1316_5407 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1317_5408 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1318_5409 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1319_5410 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1320_5411 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1321_5412 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1322_5413 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1323_5414 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o149_5415 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1410_5416 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1411_5417 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1412_5418 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1413_5419 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1414_5420 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1415_5421 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1416_5422 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1417_5423 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1418_5424 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1419_5425 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1420_5426 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1421_5427 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1422_5428 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o151_5429 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o152_5430 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o153_5431 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o154_5432 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o155_5433 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o156_5434 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o157_5435 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o158_5436 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o159_5437 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1510_5438 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1511_5439 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1513 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1514_5441 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1515_5442 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1516_5443 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o161_5444 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o162_5445 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o163_5446 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o164_5447 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o165_5448 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o166_5449 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o167_5450 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o168_5451 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o169_5452 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1610_5453 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1611_5454 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1612_5455 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1613_5456 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1615_5457 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o1616_5458 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o251_5459 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o252_5460 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o253_5461 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o254_5462 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o255_5463 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o257_5464 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o258_5465 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o259_5466 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2510_5467 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2511_5468 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2512_5469 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2513_5470 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2514_5471 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o281_5473 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o282_5474 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o283_5475 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o284_5476 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o287_5477 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o288_5478 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o289_5479 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2810_5480 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2811_5481 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2812_5482 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2814_5483 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2815_5484 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2816_5485 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2817_5486 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2818_5487 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2819_5488 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2820_5489 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o213_5490 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o215_5491 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o216_5492 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o218_5493 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o219_5494 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2113_5495 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2114 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2115_5497 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2116_5498 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2117 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2118 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o221_5501 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o222_5502 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o223_5503 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o224_5504 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o225_5505 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o226_5506 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o229_5507 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2210 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2211 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2212_5510 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2213_5511 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2214_5512 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o241_5513 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o242_5514 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o243_5515 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o244_5516 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o245_5517 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o246_5518 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o249 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2410_5520 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2411_5521 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2412_5522 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2413_5523 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2414_5524 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o271_5525 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o272_5526 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o273_5527 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o274_5528 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o277_5529 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o278_5530 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o279_5531 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2710_5532 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2711_5533 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2712_5534 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2714_5535 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2715_5536 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2716_5537 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2717_5538 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2718_5539 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2719_5540 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2720_5541 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o261_5542 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o262_5543 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o263_5544 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o264_5545 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o265_5546 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o267_5547 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o268_5548 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o269_5549 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2610_5550 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2611_5551 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2612_5552 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2614_5553 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2615_5554 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2616_5555 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2617_5556 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2618_5557 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2619_5558 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2620_5559 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o231_5560 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o232_5561 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o234_5562 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o235_5563 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o236_5564 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o237_5565 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o238_5566 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o239_5567 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2310_5568 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2311_5569 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2312_5570 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2313_5571 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2314_5572 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2315_5573 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2317_5574 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2318_5575 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2319_5576 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2320_5577 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2321_5578 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2322_5579 ;
  wire \sopc/openmips0/ex0/Mmux_wdata_o2323_5580 ;
  wire \sopc/openmips0/mem0/Mmux_mem_ce_o1 ;
  wire \sopc/openmips0/mem0/Mmux_mem_ce_o11_5582 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o30 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o301_5584 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o302_5585 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o303_5586 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o29_5587 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o291_5588 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o292_5589 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o293_5590 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o294_5591 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o28_5592 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o281_5593 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o282_5594 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o283_5595 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o284_5596 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o27_5597 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o271_5598 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o272_5599 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o273_5600 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o274_5601 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o26_5602 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o261_5603 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o262_5604 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o263_5605 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o264_5606 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o12_5607 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o121_5608 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o122_5609 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o123_5610 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o124_5611 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o1 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o11 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o13 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o14 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o15 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o23_5617 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o231_5618 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o232_5619 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o233_5620 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o234_5621 ;
  wire \sopc/openmips0/mem0/mem_we_o1 ;
  wire N292;
  wire \sopc/openmips0/mem0/Mmux_wdata_o6 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o61_5625 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o62_5626 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o63_5627 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o5 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o51_5629 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o52_5630 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o53_5631 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o4 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o41_5633 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o42_5634 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o43_5635 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o3 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o31 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o32 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o33_5639 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o321_5640 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o322_5641 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o323_5642 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o324_5643 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o311_5644 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o312_5645 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o313_5646 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o314_5647 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o2 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o21_5649 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o22_5650 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o24_5651 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o9 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o91_5653 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o92_5654 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o93_5655 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o8 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o81_5657 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o82_5658 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o83_5659 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o151_5660 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o152_5661 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o153_5662 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o154_5663 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o141_5664 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o142_5665 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o143_5666 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o144_5667 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o131_5668 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o132_5669 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o133_5670 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o134_5671 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o111_5672 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o112_5673 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o113_5674 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o114_5675 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o10 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o101_5677 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o103_5678 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o104_5679 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o25 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o251_5681 ;
  wire N294;
  wire \sopc/openmips0/mem0/Mmux_wdata_o16 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o162 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o163_5685 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o7 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o71_5687 ;
  wire \sopc/openmips0/mem0/Mmux_wdata_o72_5688 ;
  wire N296;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12312_5690 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12313_5691 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12314_5692 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12315_5693 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12316_5694 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12317_5695 ;
  wire \sopc/openmips0/mem0/Mmux_excepttype_is_ades12318_5696 ;
  wire N298;
  wire N300;
  wire N302;
  wire N304;
  wire N306;
  wire N308;
  wire N310;
  wire N312;
  wire N314;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o1_5706 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o2_5707 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o3_5708 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o4_5709 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o5_5710 ;
  wire \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o6_5711 ;
  wire \sopc/bus_top0/bus0/out ;
  wire N316;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>1_5714 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>2_5715 ;
  wire N318;
  wire N320;
  wire N322;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>1_5719 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>2_5720 ;
  wire N324;
  wire N326;
  wire N328;
  wire N330;
  wire N332;
  wire N334;
  wire N336;
  wire N338;
  wire N340;
  wire N342;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N370;
  wire N371;
  wire N372;
  wire N373;
  wire N374;
  wire N375;
  wire N376;
  wire N377;
  wire N378;
  wire N379;
  wire N380;
  wire N381;
  wire N382;
  wire N383;
  wire N384;
  wire N385;
  wire N386;
  wire N387;
  wire N388;
  wire N389;
  wire N390;
  wire N391;
  wire N392;
  wire N393;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_rt_5928 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_rt_5929 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_rt_5930 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_rt_5931 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_rt_5932 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_rt_5933 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_rt_5934 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_rt_5935 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_rt_5936 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_rt_5937 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_rt_5938 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_rt_5939 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_rt_5940 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_rt_5941 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_rt_5942 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_rt_5943 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_rt_5944 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_rt_5945 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_rt_5946 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_rt_5947 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_rt_5948 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_rt_5949 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_rt_5950 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_rt_5951 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_rt_5952 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_rt_5953 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_rt_5954 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_rt_5955 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_rt_5956 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_rt_5957 ;
  wire \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_rt_5958 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_rt_5959 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_rt_5960 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_rt_5961 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_rt_5962 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_rt_5963 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_rt_5964 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_rt_5965 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_rt_5966 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_rt_5967 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_rt_5968 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_rt_5969 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_rt_5970 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_rt_5971 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_rt_5972 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_rt_5973 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_rt_5974 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_rt_5975 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_rt_5976 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_rt_5977 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_rt_5978 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_rt_5979 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_rt_5980 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_rt_5981 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_rt_5982 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_rt_5983 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_rt_5984 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_rt_5985 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_rt_5986 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<30>_rt_5987 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<29>_rt_5988 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<28>_rt_5989 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<27>_rt_5990 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<26>_rt_5991 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<25>_rt_5992 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<24>_rt_5993 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<23>_rt_5994 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<22>_rt_5995 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<21>_rt_5996 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<20>_rt_5997 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<19>_rt_5998 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<18>_rt_5999 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<17>_rt_6000 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<16>_rt_6001 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<15>_rt_6002 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<14>_rt_6003 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<13>_rt_6004 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<12>_rt_6005 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<11>_rt_6006 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<10>_rt_6007 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<9>_rt_6008 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<8>_rt_6009 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<7>_rt_6010 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<6>_rt_6011 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<5>_rt_6012 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<4>_rt_6013 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_cy<3>_rt_6014 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<30>_rt_6015 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<29>_rt_6016 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<28>_rt_6017 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<27>_rt_6018 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<26>_rt_6019 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<25>_rt_6020 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<24>_rt_6021 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<23>_rt_6022 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<22>_rt_6023 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<21>_rt_6024 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<20>_rt_6025 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<19>_rt_6026 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<18>_rt_6027 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<17>_rt_6028 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<16>_rt_6029 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<15>_rt_6030 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<14>_rt_6031 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<13>_rt_6032 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<12>_rt_6033 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<11>_rt_6034 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<10>_rt_6035 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<9>_rt_6036 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<8>_rt_6037 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<7>_rt_6038 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<6>_rt_6039 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<5>_rt_6040 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_cy<4>_rt_6041 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>_rt_6042 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>_rt_6043 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>_rt_6044 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>_rt_6045 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>_rt_6046 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>_rt_6047 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>_rt_6048 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>_rt_6049 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>_rt_6050 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>_rt_6051 ;
  wire \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>_rt_6052 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>_rt_6053 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>_rt_6054 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>_rt_6055 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>_rt_6056 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>_rt_6057 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>_rt_6058 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>_rt_6059 ;
  wire \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>_rt_6060 ;
  wire \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<31>_rt_6061 ;
  wire \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<31>_rt_6062 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_4_xor<31>_rt_6063 ;
  wire \sopc/openmips0/id0/Madd_pc_plus_8_xor<31>_rt_6064 ;
  wire N504;
  wire \sopc/openmips0/ex_mem0/mem_wd_4_rstpot_6066 ;
  wire \sopc/openmips0/ex_mem0/mem_wd_3_rstpot_6067 ;
  wire \sopc/openmips0/ex_mem0/mem_wd_2_rstpot_6068 ;
  wire \sopc/openmips0/ex_mem0/mem_wd_1_rstpot_6069 ;
  wire \sopc/openmips0/ex_mem0/mem_wd_0_rstpot_6070 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_31_rstpot_6071 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_30_rstpot_6072 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_29_rstpot_6073 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_28_rstpot_6074 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_27_rstpot_6075 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_26_rstpot_6076 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_25_rstpot_6077 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_24_rstpot_6078 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_23_rstpot_6079 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_22_rstpot_6080 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_21_rstpot_6081 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_20_rstpot_6082 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_19_rstpot_6083 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_18_rstpot_6084 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_17_rstpot_6085 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_16_rstpot_6086 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_15_rstpot_6087 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_14_rstpot_6088 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_13_rstpot_6089 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_12_rstpot_6090 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_11_rstpot_6091 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_10_rstpot_6092 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_9_rstpot_6093 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_8_rstpot_6094 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_7_rstpot_6095 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_6_rstpot_6096 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_5_rstpot_6097 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_4_rstpot_6098 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_3_rstpot_6099 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_2_rstpot_6100 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_1_rstpot_6101 ;
  wire \sopc/openmips0/ex_mem0/mem_current_inst_address_0_rstpot_6102 ;
  wire \sopc/openmips0/ex_mem0/mem_is_in_delayslot_rstpot_6103 ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype_12_rstpot_6104 ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype_11_rstpot_6105 ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype_10_rstpot_6106 ;
  wire \sopc/openmips0/ex_mem0/mem_excepttype_8_rstpot_6107 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_we_rstpot_6108 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_31_rstpot_6109 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_30_rstpot_6110 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_29_rstpot_6111 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_28_rstpot_6112 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_27_rstpot_6113 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_26_rstpot_6114 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_25_rstpot_6115 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_24_rstpot_6116 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_23_rstpot_6117 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_22_rstpot_6118 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_21_rstpot_6119 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_20_rstpot_6120 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_19_rstpot_6121 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_18_rstpot_6122 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_17_rstpot_6123 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_16_rstpot_6124 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_15_rstpot_6125 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_14_rstpot_6126 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_13_rstpot_6127 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_12_rstpot_6128 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_11_rstpot_6129 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_10_rstpot_6130 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_9_rstpot_6131 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_8_rstpot_6132 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_7_rstpot_6133 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_6_rstpot_6134 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_5_rstpot_6135 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_4_rstpot_6136 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_3_rstpot_6137 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_2_rstpot_6138 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_1_rstpot_6139 ;
  wire \sopc/openmips0/ex_mem0/mem_reg2_0_rstpot_6140 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_31_rstpot_6141 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_30_rstpot_6142 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_29_rstpot_6143 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_28_rstpot_6144 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_27_rstpot_6145 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_26_rstpot_6146 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_25_rstpot_6147 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_24_rstpot_6148 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_23_rstpot_6149 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_22_rstpot_6150 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_21_rstpot_6151 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_20_rstpot_6152 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_19_rstpot_6153 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_18_rstpot_6154 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_17_rstpot_6155 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_16_rstpot_6156 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_15_rstpot_6157 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_14_rstpot_6158 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_13_rstpot_6159 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_12_rstpot_6160 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_11_rstpot_6161 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_10_rstpot_6162 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_9_rstpot_6163 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_8_rstpot_6164 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_7_rstpot_6165 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_6_rstpot_6166 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_5_rstpot_6167 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_4_rstpot_6168 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_3_rstpot_6169 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_2_rstpot_6170 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_1_rstpot_6171 ;
  wire \sopc/openmips0/ex_mem0/mem_mem_addr_0_rstpot_6172 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_7_rstpot_6173 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_6_rstpot_6174 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_5_rstpot_6175 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_4_rstpot_6176 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_3_rstpot_6177 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_2_rstpot_6178 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_1_rstpot_6179 ;
  wire \sopc/openmips0/ex_mem0/mem_aluop_0_rstpot_6180 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_31_rstpot_6181 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_30_rstpot_6182 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_29_rstpot_6183 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_28_rstpot_6184 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_27_rstpot_6185 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_26_rstpot_6186 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_25_rstpot_6187 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_24_rstpot_6188 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_23_rstpot_6189 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_22_rstpot_6190 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_21_rstpot_6191 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_20_rstpot_6192 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_19_rstpot_6193 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_18_rstpot_6194 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_17_rstpot_6195 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_16_rstpot_6196 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_15_rstpot_6197 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_14_rstpot_6198 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_13_rstpot_6199 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_12_rstpot_6200 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_11_rstpot_6201 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_10_rstpot_6202 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_9_rstpot_6203 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_8_rstpot_6204 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_7_rstpot_6205 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_6_rstpot_6206 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_5_rstpot_6207 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_4_rstpot_6208 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_3_rstpot_6209 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_2_rstpot_6210 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_1_rstpot_6211 ;
  wire \sopc/openmips0/ex_mem0/mem_wdata_0_rstpot_6212 ;
  wire \sopc/openmips0/ex_mem0/mem_wreg_rstpot_6213 ;
  wire \sopc/bus_top0/uart0/u0/ack_rstpot_6214 ;
  wire \sopc/bus_top0/uart0/u0/TxD_shift_7_rstpot_6215 ;
  wire N506;
  wire N510;
  wire N512;
  wire N514;
  wire N516;
  wire N518;
  wire N520;
  wire N522;
  wire N524;
  wire N526;
  wire N528;
  wire N530;
  wire N532;
  wire N534;
  wire N536;
  wire N538;
  wire N540;
  wire N542;
  wire N544;
  wire N546;
  wire N548;
  wire N550;
  wire N552;
  wire N554;
  wire N556;
  wire N558;
  wire N560;
  wire N562;
  wire N564;
  wire N566;
  wire N568;
  wire N570;
  wire N572;
  wire N574;
  wire N576;
  wire N578;
  wire N580;
  wire N582;
  wire N584;
  wire N586;
  wire N588;
  wire N590;
  wire N592;
  wire N594;
  wire N596;
  wire N598;
  wire N600;
  wire N602;
  wire N604;
  wire N606;
  wire N608;
  wire N610;
  wire N612;
  wire N614;
  wire N616;
  wire N618;
  wire N620;
  wire N622;
  wire N624;
  wire N626;
  wire N628;
  wire N630;
  wire N632;
  wire N634;
  wire N636;
  wire N638;
  wire N640;
  wire N642;
  wire N646;
  wire N648;
  wire N650;
  wire N652;
  wire N658;
  wire N660;
  wire N662;
  wire N664;
  wire N666;
  wire N668;
  wire N669;
  wire N671;
  wire N672;
  wire N674;
  wire N675;
  wire N677;
  wire N678;
  wire N680;
  wire N681;
  wire N683;
  wire N684;
  wire N686;
  wire N689;
  wire N694;
  wire N696;
  wire N700;
  wire N701;
  wire N703;
  wire N704;
  wire N706;
  wire N707;
  wire N709;
  wire N710;
  wire N712;
  wire N713;
  wire N715;
  wire N716;
  wire N718;
  wire N719;
  wire N721;
  wire N722;
  wire N724;
  wire N725;
  wire N727;
  wire N728;
  wire N730;
  wire N731;
  wire N733;
  wire N734;
  wire N736;
  wire N737;
  wire N739;
  wire N740;
  wire N742;
  wire N743;
  wire N745;
  wire N746;
  wire N748;
  wire N749;
  wire N751;
  wire N752;
  wire N754;
  wire N755;
  wire N757;
  wire N759;
  wire N761;
  wire N763;
  wire N765;
  wire N767;
  wire N769;
  wire N771;
  wire N773;
  wire N775;
  wire N777;
  wire N779;
  wire N781;
  wire N783;
  wire N785;
  wire N787;
  wire N789;
  wire N790;
  wire N796;
  wire N797;
  wire N799;
  wire N800;
  wire N802;
  wire N803;
  wire N805;
  wire N806;
  wire N808;
  wire N809;
  wire N811;
  wire N812;
  wire N820;
  wire N823;
  wire N826;
  wire N829;
  wire N832;
  wire N835;
  wire N838;
  wire N839;
  wire N841;
  wire N842;
  wire N844;
  wire N847;
  wire N850;
  wire N853;
  wire N856;
  wire N859;
  wire N862;
  wire N865;
  wire N868;
  wire N871;
  wire N874;
  wire N877;
  wire N880;
  wire N883;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_31_rstpot_6401 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_30_rstpot_6402 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_29_rstpot_6403 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_28_rstpot_6404 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_27_rstpot_6405 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_26_rstpot_6406 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_25_rstpot_6407 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_24_rstpot_6408 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_23_rstpot_6409 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_22_rstpot_6410 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_21_rstpot_6411 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_20_rstpot_6412 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_19_rstpot_6413 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_18_rstpot_6414 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_17_rstpot_6415 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_16_rstpot_6416 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_15_rstpot_6417 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_14_rstpot_6418 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_13_rstpot_6419 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_12_rstpot_6420 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_11_rstpot_6421 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_10_rstpot_6422 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_9_rstpot_6423 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_8_rstpot_6424 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_7_rstpot_6425 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_6_rstpot_6426 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_5_rstpot_6427 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_4_rstpot_6428 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_3_rstpot_6429 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_2_rstpot_6430 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_1_rstpot_6431 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_data_0_rstpot_6432 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_4_rstpot_6433 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_3_rstpot_6434 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_2_rstpot_6435 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_1_rstpot_6436 ;
  wire \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_0_rstpot_6437 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_31_rstpot_6438 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_30_rstpot_6439 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_29_rstpot_6440 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_28_rstpot_6441 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_27_rstpot_6442 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_26_rstpot_6443 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_25_rstpot_6444 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_24_rstpot_6445 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_23_rstpot_6446 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_22_rstpot_6447 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_21_rstpot_6448 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_20_rstpot_6449 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_19_rstpot_6450 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_18_rstpot_6451 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_17_rstpot_6452 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_16_rstpot_6453 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_15_rstpot_6454 ;
  wire N886;
  wire N887;
  wire N888;
  wire N894;
  wire N896;
  wire N898;
  wire N899;
  wire N901;
  wire N902;
  wire N904;
  wire N905;
  wire N907;
  wire N908;
  wire N910;
  wire N911;
  wire N913;
  wire N914;
  wire N916;
  wire N917;
  wire N919;
  wire N922;
  wire N925;
  wire N928;
  wire N931;
  wire N934;
  wire N937;
  wire N940;
  wire N943;
  wire N946;
  wire N949;
  wire N952;
  wire N955;
  wire N958;
  wire N959;
  wire N961;
  wire N962;
  wire N963;
  wire N965;
  wire N966;
  wire N967;
  wire N969;
  wire N970;
  wire N971;
  wire N973;
  wire N974;
  wire N975;
  wire N977;
  wire N978;
  wire N979;
  wire N981;
  wire N982;
  wire N983;
  wire N985;
  wire N986;
  wire N987;
  wire N989;
  wire N990;
  wire N991;
  wire N993;
  wire N994;
  wire N995;
  wire N997;
  wire N998;
  wire N999;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1009;
  wire N1010;
  wire N1011;
  wire N1013;
  wire N1014;
  wire N1015;
  wire N1017;
  wire N1018;
  wire N1019;
  wire N1021;
  wire N1022;
  wire N1023;
  wire N1025;
  wire N1026;
  wire N1027;
  wire N1029;
  wire N1030;
  wire N1031;
  wire N1033;
  wire N1034;
  wire N1035;
  wire N1037;
  wire N1038;
  wire N1039;
  wire N1041;
  wire N1042;
  wire N1043;
  wire N1045;
  wire N1046;
  wire N1047;
  wire N1049;
  wire N1050;
  wire N1051;
  wire N1053;
  wire N1054;
  wire N1055;
  wire N1057;
  wire N1058;
  wire N1059;
  wire N1061;
  wire N1062;
  wire N1063;
  wire N1065;
  wire N1066;
  wire N1069;
  wire N1070;
  wire N1072;
  wire N1073;
  wire N1074;
  wire N1078;
  wire N1079;
  wire N1081;
  wire N1082;
  wire N1083;
  wire N1086;
  wire N1087;
  wire N1089;
  wire N1090;
  wire N1091;
  wire N1092;
  wire \sopc/openmips0/ex_mem0/mem_hi_14_rstpot_6585 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_13_rstpot_6586 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_12_rstpot_6587 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_11_rstpot_6588 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_10_rstpot_6589 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_9_rstpot_6590 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_8_rstpot_6591 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_7_rstpot_6592 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_6_rstpot_6593 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_5_rstpot_6594 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_4_rstpot_6595 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_3_rstpot_6596 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_2_rstpot_6597 ;
  wire N1111;
  wire N1112;
  wire N1114;
  wire N1115;
  wire N1117;
  wire N1118;
  wire N1120;
  wire N1121;
  wire N1123;
  wire N1124;
  wire N1126;
  wire N1127;
  wire N1129;
  wire N1130;
  wire N1131;
  wire N1132;
  wire N1134;
  wire N1135;
  wire N1143;
  wire N1144;
  wire N1146;
  wire N1149;
  wire N1150;
  wire N1152;
  wire N1153;
  wire N1155;
  wire N1156;
  wire N1158;
  wire N1159;
  wire N1161;
  wire N1162;
  wire N1164;
  wire N1165;
  wire N1167;
  wire N1168;
  wire N1170;
  wire N1171;
  wire \sopc/openmips0/ex_mem0/mem_hi_1_rstpot_6635 ;
  wire \sopc/openmips0/ex_mem0/mem_hi_0_rstpot_6636 ;
  wire \sopc/openmips0/pc_reg0/pc_31_rstpot_6637 ;
  wire \sopc/openmips0/pc_reg0/pc_30_rstpot_6638 ;
  wire \sopc/openmips0/pc_reg0/pc_29_rstpot_6639 ;
  wire \sopc/openmips0/pc_reg0/pc_28_rstpot_6640 ;
  wire \sopc/openmips0/pc_reg0/pc_27_rstpot_6641 ;
  wire \sopc/openmips0/pc_reg0/pc_26_rstpot_6642 ;
  wire \sopc/openmips0/pc_reg0/pc_25_rstpot_6643 ;
  wire \sopc/openmips0/pc_reg0/pc_24_rstpot_6644 ;
  wire \sopc/openmips0/pc_reg0/pc_23_rstpot_6645 ;
  wire \sopc/openmips0/pc_reg0/pc_22_rstpot_6646 ;
  wire \sopc/openmips0/pc_reg0/pc_21_rstpot_6647 ;
  wire \sopc/openmips0/pc_reg0/pc_20_rstpot_6648 ;
  wire \sopc/openmips0/pc_reg0/pc_19_rstpot_6649 ;
  wire \sopc/openmips0/pc_reg0/pc_18_rstpot_6650 ;
  wire \sopc/openmips0/pc_reg0/pc_17_rstpot_6651 ;
  wire \sopc/openmips0/pc_reg0/pc_16_rstpot_6652 ;
  wire \sopc/openmips0/pc_reg0/pc_15_rstpot_6653 ;
  wire \sopc/openmips0/pc_reg0/pc_14_rstpot_6654 ;
  wire \sopc/openmips0/pc_reg0/pc_13_rstpot_6655 ;
  wire \sopc/openmips0/pc_reg0/pc_12_rstpot_6656 ;
  wire \sopc/openmips0/pc_reg0/pc_11_rstpot_6657 ;
  wire \sopc/openmips0/pc_reg0/pc_10_rstpot_6658 ;
  wire \sopc/openmips0/pc_reg0/pc_9_rstpot_6659 ;
  wire \sopc/openmips0/pc_reg0/pc_8_rstpot_6660 ;
  wire \sopc/openmips0/pc_reg0/pc_7_rstpot_6661 ;
  wire \sopc/openmips0/pc_reg0/pc_6_rstpot_6662 ;
  wire \sopc/openmips0/pc_reg0/pc_5_rstpot_6663 ;
  wire \sopc/openmips0/pc_reg0/pc_4_rstpot_6664 ;
  wire \sopc/openmips0/pc_reg0/pc_3_rstpot_6665 ;
  wire \sopc/openmips0/pc_reg0/pc_2_rstpot_6666 ;
  wire \sopc/openmips0/pc_reg0/pc_1_rstpot_6667 ;
  wire \sopc/openmips0/pc_reg0/pc_0_rstpot_6668 ;
  wire \sopc/openmips0/if_id0/id_pc_31_rstpot_6669 ;
  wire \sopc/openmips0/if_id0/id_pc_30_rstpot_6670 ;
  wire \sopc/openmips0/if_id0/id_pc_29_rstpot_6671 ;
  wire \sopc/openmips0/if_id0/id_pc_28_rstpot_6672 ;
  wire \sopc/openmips0/if_id0/id_pc_27_rstpot_6673 ;
  wire \sopc/openmips0/if_id0/id_pc_26_rstpot_6674 ;
  wire \sopc/openmips0/if_id0/id_pc_25_rstpot_6675 ;
  wire \sopc/openmips0/if_id0/id_pc_24_rstpot_6676 ;
  wire \sopc/openmips0/if_id0/id_pc_23_rstpot_6677 ;
  wire \sopc/openmips0/if_id0/id_pc_22_rstpot_6678 ;
  wire \sopc/openmips0/if_id0/id_pc_21_rstpot_6679 ;
  wire \sopc/openmips0/if_id0/id_pc_20_rstpot_6680 ;
  wire \sopc/openmips0/if_id0/id_pc_19_rstpot_6681 ;
  wire \sopc/openmips0/if_id0/id_pc_18_rstpot_6682 ;
  wire \sopc/openmips0/if_id0/id_pc_17_rstpot_6683 ;
  wire \sopc/openmips0/if_id0/id_pc_16_rstpot_6684 ;
  wire \sopc/openmips0/if_id0/id_pc_15_rstpot_6685 ;
  wire \sopc/openmips0/if_id0/id_pc_14_rstpot_6686 ;
  wire \sopc/openmips0/if_id0/id_pc_13_rstpot_6687 ;
  wire \sopc/openmips0/if_id0/id_pc_12_rstpot_6688 ;
  wire \sopc/openmips0/if_id0/id_pc_11_rstpot_6689 ;
  wire \sopc/openmips0/if_id0/id_pc_10_rstpot_6690 ;
  wire \sopc/openmips0/if_id0/id_pc_9_rstpot_6691 ;
  wire \sopc/openmips0/if_id0/id_pc_8_rstpot_6692 ;
  wire \sopc/openmips0/if_id0/id_pc_7_rstpot_6693 ;
  wire \sopc/openmips0/if_id0/id_pc_6_rstpot_6694 ;
  wire \sopc/openmips0/if_id0/id_pc_5_rstpot_6695 ;
  wire \sopc/openmips0/if_id0/id_pc_4_rstpot_6696 ;
  wire \sopc/openmips0/if_id0/id_pc_3_rstpot_6697 ;
  wire \sopc/openmips0/if_id0/id_pc_2_rstpot_6698 ;
  wire \sopc/openmips0/if_id0/id_pc_1_rstpot_6699 ;
  wire \sopc/openmips0/if_id0/id_pc_0_rstpot_6700 ;
  wire \sopc/openmips0/if_id0/id_inst_31_rstpot_6701 ;
  wire \sopc/openmips0/if_id0/id_inst_30_rstpot_6702 ;
  wire \sopc/openmips0/if_id0/id_inst_29_rstpot_6703 ;
  wire \sopc/openmips0/if_id0/id_inst_28_rstpot_6704 ;
  wire \sopc/openmips0/if_id0/id_inst_27_rstpot_6705 ;
  wire \sopc/openmips0/if_id0/id_inst_26_rstpot_6706 ;
  wire \sopc/openmips0/if_id0/id_inst_25_rstpot_6707 ;
  wire \sopc/openmips0/if_id0/id_inst_24_rstpot_6708 ;
  wire \sopc/openmips0/if_id0/id_inst_23_rstpot_6709 ;
  wire \sopc/openmips0/if_id0/id_inst_22_rstpot_6710 ;
  wire \sopc/openmips0/if_id0/id_inst_21_rstpot_6711 ;
  wire \sopc/openmips0/if_id0/id_inst_20_rstpot_6712 ;
  wire \sopc/openmips0/if_id0/id_inst_19_rstpot_6713 ;
  wire \sopc/openmips0/if_id0/id_inst_18_rstpot_6714 ;
  wire \sopc/openmips0/if_id0/id_inst_17_rstpot_6715 ;
  wire \sopc/openmips0/if_id0/id_inst_16_rstpot_6716 ;
  wire \sopc/openmips0/if_id0/id_inst_15_rstpot_6717 ;
  wire \sopc/openmips0/if_id0/id_inst_14_rstpot_6718 ;
  wire \sopc/openmips0/if_id0/id_inst_13_rstpot_6719 ;
  wire \sopc/openmips0/if_id0/id_inst_12_rstpot_6720 ;
  wire \sopc/openmips0/if_id0/id_inst_11_rstpot_6721 ;
  wire \sopc/openmips0/if_id0/id_inst_10_rstpot_6722 ;
  wire \sopc/openmips0/if_id0/id_inst_9_rstpot_6723 ;
  wire \sopc/openmips0/if_id0/id_inst_8_rstpot_6724 ;
  wire \sopc/openmips0/if_id0/id_inst_7_rstpot_6725 ;
  wire \sopc/openmips0/if_id0/id_inst_6_rstpot_6726 ;
  wire \sopc/openmips0/if_id0/id_inst_5_rstpot_6727 ;
  wire \sopc/openmips0/if_id0/id_inst_4_rstpot_6728 ;
  wire \sopc/openmips0/if_id0/id_inst_3_rstpot_6729 ;
  wire \sopc/openmips0/if_id0/id_inst_2_rstpot_6730 ;
  wire \sopc/openmips0/if_id0/id_inst_1_rstpot_6731 ;
  wire \sopc/openmips0/if_id0/id_inst_0_rstpot_6732 ;
  wire \sopc/openmips0/id_ex0/is_in_delayslot_o_rstpot_6733 ;
  wire \sopc/openmips0/wishbone_bus0/if_ack_rstpot_6734 ;
  wire \sopc/openmips0/wishbone_bus0/memw_ack_rstpot_6735 ;
  wire \sopc/openmips0/ex_mem0/mem_whilo_rstpot_6736 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_31_rstpot_6737 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_30_rstpot_6738 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_29_rstpot_6739 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_28_rstpot_6740 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_27_rstpot_6741 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_26_rstpot_6742 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_25_rstpot_6743 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_24_rstpot_6744 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_23_rstpot_6745 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_22_rstpot_6746 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_21_rstpot_6747 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_20_rstpot_6748 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_19_rstpot_6749 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_18_rstpot_6750 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_17_rstpot_6751 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_16_rstpot_6752 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_15_rstpot_6753 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_14_rstpot_6754 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_13_rstpot_6755 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_12_rstpot_6756 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_11_rstpot_6757 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_10_rstpot_6758 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_9_rstpot_6759 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_8_rstpot_6760 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_7_rstpot_6761 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_6_rstpot_6762 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_5_rstpot_6763 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_4_rstpot_6764 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_3_rstpot_6765 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_2_rstpot_6766 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_1_rstpot_6767 ;
  wire \sopc/openmips0/ex_mem0/mem_lo_0_rstpot_6768 ;
  wire \sopc/openmips0/wishbone_bus0/memr_ack_rstpot_6769 ;
  wire N1173;
  wire N1176;
  wire N1178;
  wire N1180;
  wire N1184;
  wire N1186;
  wire N1187;
  wire N1188;
  wire N1190;
  wire N1191;
  wire N1192;
  wire N1194;
  wire N1195;
  wire N1196;
  wire N1198;
  wire N1199;
  wire N1200;
  wire N1201;
  wire N1203;
  wire N1204;
  wire N1205;
  wire N1206;
  wire N1208;
  wire N1209;
  wire N1210;
  wire N1211;
  wire N1213;
  wire N1214;
  wire N1215;
  wire N1216;
  wire N1218;
  wire N1219;
  wire N1220;
  wire N1221;
  wire N1223;
  wire N1224;
  wire N1225;
  wire N1226;
  wire N1228;
  wire N1229;
  wire N1230;
  wire N1231;
  wire N1233;
  wire N1234;
  wire N1235;
  wire N1236;
  wire N1238;
  wire N1239;
  wire N1240;
  wire N1241;
  wire N1243;
  wire N1244;
  wire N1245;
  wire N1246;
  wire N1248;
  wire N1249;
  wire N1250;
  wire N1251;
  wire N1253;
  wire N1254;
  wire N1255;
  wire N1256;
  wire N1258;
  wire N1259;
  wire N1260;
  wire N1261;
  wire N1263;
  wire N1264;
  wire N1265;
  wire N1266;
  wire N1268;
  wire N1269;
  wire N1270;
  wire N1271;
  wire N1273;
  wire N1274;
  wire N1275;
  wire N1276;
  wire N1278;
  wire N1279;
  wire N1280;
  wire N1281;
  wire N1283;
  wire N1284;
  wire N1285;
  wire N1286;
  wire N1288;
  wire N1289;
  wire N1291;
  wire N1293;
  wire N1295;
  wire N1297;
  wire N1299;
  wire N1301;
  wire N1303;
  wire N1305;
  wire N1307;
  wire N1309;
  wire N1310;
  wire N1311;
  wire N1315;
  wire N1317;
  wire N1319;
  wire N1321;
  wire N1322;
  wire N1323;
  wire N1324;
  wire N1326;
  wire N1327;
  wire N1329;
  wire N1330;
  wire N1332;
  wire N1333;
  wire N1335;
  wire N1336;
  wire N1338;
  wire N1342;
  wire N1344;
  wire N1345;
  wire N1347;
  wire N1348;
  wire N1350;
  wire N1351;
  wire N1353;
  wire N1354;
  wire N1356;
  wire N1358;
  wire N1359;
  wire N1363;
  wire N1365;
  wire N1367;
  wire N1368;
  wire N1369;
  wire N1370;
  wire N1372;
  wire N1373;
  wire N1375;
  wire N1376;
  wire N1378;
  wire N1379;
  wire N1381;
  wire N1382;
  wire N1384;
  wire N1385;
  wire N1387;
  wire N1388;
  wire N1390;
  wire N1391;
  wire N1395;
  wire N1396;
  wire N1398;
  wire N1399;
  wire N1401;
  wire N1402;
  wire N1404;
  wire N1405;
  wire N1409;
  wire N1410;
  wire N1412;
  wire N1413;
  wire N1417;
  wire N1418;
  wire N1420;
  wire N1421;
  wire N1423;
  wire N1424;
  wire N1426;
  wire N1427;
  wire N1429;
  wire N1430;
  wire N1432;
  wire N1433;
  wire N1435;
  wire N1436;
  wire N1438;
  wire N1439;
  wire N1441;
  wire N1442;
  wire N1443;
  wire N1444;
  wire N1446;
  wire N1447;
  wire N1449;
  wire N1450;
  wire N1452;
  wire N1453;
  wire N1455;
  wire N1456;
  wire N1458;
  wire N1459;
  wire N1460;
  wire N1461;
  wire N1463;
  wire N1464;
  wire N1466;
  wire N1467;
  wire N1469;
  wire N1471;
  wire N1472;
  wire N1474;
  wire N1475;
  wire N1477;
  wire N1478;
  wire N1480;
  wire N1481;
  wire N1483;
  wire N1484;
  wire N1486;
  wire N1487;
  wire N1489;
  wire N1490;
  wire N1492;
  wire N1493;
  wire N1495;
  wire N1496;
  wire N1498;
  wire N1499;
  wire N1504;
  wire N1506;
  wire N1507;
  wire N1511;
  wire N1512;
  wire N1514;
  wire N1515;
  wire N1517;
  wire N1518;
  wire N1520;
  wire N1521;
  wire N1523;
  wire N1524;
  wire N1526;
  wire N1527;
  wire N1529;
  wire N1530;
  wire N1531;
  wire N1532;
  wire N1534;
  wire N1535;
  wire N1536;
  wire N1537;
  wire N1539;
  wire N1540;
  wire N1542;
  wire N1543;
  wire N1545;
  wire N1546;
  wire N1548;
  wire N1549;
  wire N1551;
  wire N1552;
  wire N1553;
  wire N1555;
  wire N1557;
  wire N1559;
  wire N1561;
  wire N1563;
  wire \sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut_7026 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o_l1 ;
  wire \sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut1_7028 ;
  wire N1567;
  wire N1568;
  wire N1570;
  wire N1571;
  wire N1573;
  wire N1574;
  wire N1575;
  wire N1577;
  wire N1578;
  wire N1579;
  wire N1581;
  wire N1582;
  wire N1583;
  wire N1589;
  wire N1590;
  wire N1591;
  wire N1593;
  wire N1594;
  wire N1595;
  wire N1599;
  wire N1601;
  wire N1604;
  wire N1605;
  wire N1606;
  wire N1611;
  wire N1613;
  wire N1615;
  wire N1616;
  wire N1617;
  wire N1618;
  wire N1620;
  wire N1621;
  wire N1622;
  wire N1624;
  wire N1625;
  wire N1626;
  wire N1628;
  wire N1629;
  wire N1630;
  wire N1632;
  wire N1633;
  wire N1634;
  wire N1636;
  wire N1637;
  wire N1638;
  wire N1639;
  wire N1640;
  wire N1642;
  wire N1643;
  wire N1644;
  wire N1646;
  wire N1647;
  wire N1648;
  wire N1650;
  wire N1651;
  wire N1652;
  wire N1654;
  wire N1655;
  wire N1656;
  wire N1658;
  wire N1659;
  wire N1660;
  wire N1662;
  wire N1663;
  wire N1664;
  wire N1666;
  wire N1667;
  wire N1668;
  wire N1670;
  wire N1671;
  wire N1672;
  wire N1674;
  wire N1675;
  wire N1676;
  wire N1678;
  wire N1679;
  wire N1680;
  wire N1682;
  wire N1683;
  wire N1684;
  wire N1686;
  wire N1687;
  wire N1688;
  wire N1690;
  wire N1691;
  wire N1692;
  wire N1694;
  wire N1695;
  wire N1696;
  wire N1697;
  wire N1698;
  wire N1700;
  wire N1701;
  wire N1702;
  wire N1704;
  wire N1705;
  wire N1706;
  wire N1708;
  wire N1709;
  wire N1710;
  wire N1712;
  wire N1713;
  wire N1714;
  wire N1715;
  wire N1716;
  wire N1718;
  wire N1719;
  wire N1720;
  wire N1722;
  wire N1723;
  wire N1724;
  wire N1725;
  wire N1726;
  wire N1728;
  wire N1729;
  wire N1730;
  wire N1732;
  wire N1733;
  wire N1734;
  wire N1735;
  wire N1736;
  wire N1737;
  wire N1738;
  wire N1740;
  wire N1741;
  wire N1742;
  wire N1743;
  wire N1744;
  wire N1745;
  wire N1746;
  wire N1747;
  wire N1748;
  wire N1749;
  wire N1750;
  wire N1751;
  wire N1752;
  wire N1753;
  wire N1754;
  wire N1755;
  wire N1756;
  wire N1757;
  wire N1758;
  wire N1759;
  wire N1761;
  wire N1767;
  wire N1769;
  wire N1771;
  wire N1773;
  wire N1775;
  wire N1777;
  wire N1779;
  wire N1781;
  wire N1783;
  wire N1785;
  wire N1787;
  wire N1789;
  wire N1791;
  wire N1793;
  wire N1795;
  wire N1797;
  wire N1799;
  wire N1801;
  wire N1803;
  wire N1805;
  wire N1807;
  wire N1809;
  wire N1811;
  wire N1813;
  wire N1815;
  wire N1817;
  wire N1819;
  wire N1821;
  wire N1823;
  wire N1825;
  wire N1827;
  wire N1829;
  wire N1831;
  wire N1833;
  wire N1835;
  wire N1837;
  wire N1839;
  wire N1841;
  wire N1843;
  wire N1845;
  wire N1847;
  wire N1849;
  wire N1851;
  wire N1853;
  wire N1855;
  wire N1857;
  wire N1859;
  wire N1861;
  wire N1863;
  wire N1865;
  wire N1867;
  wire N1869;
  wire N1871;
  wire N1873;
  wire N1875;
  wire N1877;
  wire N1879;
  wire N1881;
  wire N1883;
  wire N1885;
  wire N1887;
  wire N1889;
  wire N1891;
  wire N1893;
  wire N1895;
  wire N1897;
  wire N1899;
  wire N1901;
  wire N1903;
  wire N1905;
  wire N1907;
  wire N1909;
  wire N1911;
  wire N1913;
  wire N1915;
  wire N1917;
  wire N1919;
  wire \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_rt_7250 ;
  wire \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_rt_7251 ;
  wire \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_rt_7252 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_7253 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv1_7256 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv11 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv12 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv13 ;
  wire \sopc/openmips0/id_ex0/_n0127_inv11_7260 ;
  wire \sopc/openmips0/id_ex0/_n0127_inv111 ;
  wire \sopc/openmips0/id_ex0/_n0127_inv112 ;
  wire \sopc/openmips0/id_ex0/_n0127_inv113 ;
  wire \sopc/openmips0/id_ex0/_n0127_inv114 ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv111_7265 ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv1111 ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv1112 ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv1113 ;
  wire \sopc/openmips0/ex_mem0/_n0154_inv1114 ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_7270 ;
  wire \sopc/bus_top0/bus0/m_ack_o_SW0_7271 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ;
  wire \sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ;
  wire \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o31 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv14 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ;
  wire \sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ;
  wire \sopc/openmips0/id_ex0/ex_aluop_4_1_7297 ;
  wire \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ;
  wire \sopc/openmips0/id_ex0/ex_aluop_1_1_7301 ;
  wire \sopc/openmips0/id_ex0/ex_aluop_7_1_7302 ;
  wire \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ;
  wire \sopc/openmips0/id_ex0/ex_aluop_3_1_7304 ;
  wire \sopc/openmips0/id_ex0/ex_aluop_0_1_7305 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ;
  wire \sopc/bus_top0/bus0/m_ack_o_SW01 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ;
  wire \sopc/openmips0/id_ex0/ex_reg1_1_1_7323 ;
  wire \sopc/openmips0/id_ex0/ex_reg1_0_1_7324 ;
  wire \sopc/openmips0/id_ex0/ex_reg1_3_1_7325 ;
  wire \sopc/openmips0/id_ex0/ex_reg1_2_1_7326 ;
  wire \sopc/openmips0/id_ex0/ex_reg1_4_1_7327 ;
  wire \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 ;
  wire \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ;
  wire \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ;
  wire N1921;
  wire N1922;
  wire N1923;
  wire N1924;
  wire N1925;
  wire N1926;
  wire N1927;
  wire N1928;
  wire N1929;
  wire N1930;
  wire N1931;
  wire N1932;
  wire N1933;
  wire N1934;
  wire N1936;
  wire N1937;
  wire N1938;
  wire N1939;
  wire N1940;
  wire N1941;
  wire N1942;
  wire N1943;
  wire N1944;
  wire N1945;
  wire N1946;
  wire N1947;
  wire N1948;
  wire N1949;
  wire N1950;
  wire \sopc/clk_tmp ;
  wire \sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ;
  wire \sopc/wishbone_ack_i ;
  wire \sopc/openmips0/mem0/_n0583 ;
  wire \sopc/bus_top0/bus0/_n0072 ;
  wire rst_IBUF_7365;
  wire rst_IBUF_BUFG_LUT1;
  wire sw_dip_31_IBUF_7367;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs261_SPO_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs162_SPO_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs262_SPO_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs161_SPO_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs25_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs25_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs23_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs23_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs22_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs22_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs24_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs24_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs15_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs15_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs21_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs21_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs13_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs13_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs12_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs12_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs14_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs14_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs11_DOD<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/regfile1/Mram_regs11_DOD<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_CARRYOUTF_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_CARRYOUT_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_CARRYOUTF_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_CARRYOUT_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_CARRYOUTF_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_CARRYOUT_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_CARRYOUTF_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_CARRYOUT_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<47>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<46>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<45>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<44>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<43>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<42>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<41>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<40>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<39>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<38>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<37>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<36>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<0>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<35>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<34>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<33>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<32>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<31>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<30>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<29>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<28>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<27>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<26>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<25>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<24>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<23>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<22>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<21>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<20>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<19>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<18>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<17>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<16>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<15>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<14>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<13>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<12>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<11>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<10>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<9>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<8>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<7>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<6>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<5>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<4>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<3>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<2>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<1>_UNCONNECTED ;
  wire \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<0>_UNCONNECTED ;
  wire [18 : 0] \sopc/bus_top0/ram0/ram_driver0/baseram_addr ;
  wire [19 : 0] \sopc/bus_top0/ram0/ram_driver0/extram_addr ;
  wire [31 : 0] \sopc/wishbone_data_o ;
  wire [21 : 0] \sopc/wishbone_addr_o ;
  wire [7 : 0] \sopc/bus_top0/uart0/u1/RxD_data ;
  wire [31 : 0] \sopc/bus_top0/ram0/ram_driver0/extra_data_out ;
  wire [31 : 0] \sopc/bus_top0/ram0/ram_driver0/base_data_out ;
  wire [31 : 0] \sopc/bus_top0/ram0/ram_driver0/extra_data_latch ;
  wire [31 : 0] \sopc/bus_top0/ram0/ram_driver0/base_data_latch ;
  wire [2 : 0] \sopc/bus_top0/flash0/flash_driver0/read_wait_cnt ;
  wire [15 : 0] \sopc/bus_top0/flash0/flash_driver0/data_to_write ;
  wire [3 : 0] \sopc/bus_top0/flash0/flash_driver0/state ;
  wire [15 : 0] \sopc/bus_top0/flash0/flash_driver0/data_in_latch ;
  wire [21 : 0] \sopc/bus_top0/flash0/flash_driver0/addr_latch ;
  wire [31 : 0] \sopc/openmips0/new_pc ;
  wire [3 : 0] \sopc/openmips0/ram_sel_o ;
  wire [2 : 0] \sopc/openmips0/mem_cp0_reg_write_addr_o ;
  wire [31 : 0] \sopc/openmips0/mem_wdata_o ;
  wire [4 : 4] \sopc/openmips0/mem_wd_o ;
  wire [31 : 0] \sopc/openmips0/ex_mem_addr_o ;
  wire [31 : 0] \sopc/openmips0/ex_wdata_o ;
  wire [4 : 0] \sopc/openmips0/cp0_raddr_i ;
  wire [31 : 0] \sopc/openmips0/if_id0/id_pc ;
  wire [31 : 0] \sopc/openmips0/branch_target_address ;
  wire [31 : 0] \sopc/openmips0/id_reg2_o ;
  wire [4 : 0] \sopc/openmips0/reg2_addr ;
  wire [4 : 0] \sopc/openmips0/reg1_addr ;
  wire [31 : 0] \sopc/openmips0/tlb_addr_i ;
  wire [31 : 0] \sopc/openmips0/hilo_reg0/lo_o ;
  wire [31 : 0] \sopc/openmips0/hilo_reg0/hi_o ;
  wire [31 : 0] \sopc/openmips0/mem_wb0/wb_cp0_reg_data ;
  wire [4 : 0] \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr ;
  wire [31 : 0] \sopc/openmips0/mem_wb0/wb_lo ;
  wire [31 : 0] \sopc/openmips0/mem_wb0/wb_hi ;
  wire [31 : 0] \sopc/openmips0/mem_wb0/wb_wdata ;
  wire [4 : 0] \sopc/openmips0/mem_wb0/wb_wd ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_current_inst_address ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_cp0_reg_data ;
  wire [4 : 0] \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_reg2 ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_mem_addr ;
  wire [7 : 0] \sopc/openmips0/ex_mem0/mem_aluop ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_lo ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_hi ;
  wire [31 : 0] \sopc/openmips0/ex_mem0/mem_wdata ;
  wire [4 : 0] \sopc/openmips0/ex_mem0/mem_wd ;
  wire [31 : 0] \sopc/openmips0/id_ex0/ex_current_inst_address ;
  wire [15 : 0] \sopc/openmips0/id_ex0/ex_inst ;
  wire [31 : 0] \sopc/openmips0/id_ex0/ex_link_address ;
  wire [4 : 0] \sopc/openmips0/id_ex0/ex_wd ;
  wire [31 : 0] \sopc/openmips0/id_ex0/ex_reg2 ;
  wire [31 : 0] \sopc/openmips0/id_ex0/ex_reg1 ;
  wire [2 : 0] \sopc/openmips0/id_ex0/ex_alusel ;
  wire [7 : 0] \sopc/openmips0/id_ex0/ex_aluop ;
  wire [31 : 0] \sopc/openmips0/if_id0/id_inst ;
  wire [31 : 0] \sopc/openmips0/pc_reg0/pc ;
  wire [30 : 30] \sopc/openmips0/bus_addr_i ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/epc_o ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/status_o ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/bad_v_addr_o ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/count_o ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/_n0805 ;
  wire [31 : 0] \sopc/openmips0/cp0_reg0/compare_o ;
  wire [30 : 2] \sopc/openmips0/id0/Madd_pc_plus_4_cy ;
  wire [2 : 2] \sopc/openmips0/id0/Madd_pc_plus_4_lut ;
  wire [30 : 3] \sopc/openmips0/id0/Madd_pc_plus_8_cy ;
  wire [3 : 3] \sopc/openmips0/id0/Madd_pc_plus_8_lut ;
  wire [4 : 4] \sopc/openmips0/id0/_n1073 ;
  wire [31 : 2] \sopc/openmips0/id0/pc_plus_4 ;
  wire [31 : 3] \sopc/openmips0/id0/pc_plus_8 ;
  wire [31 : 0] \sopc/openmips0/ex0/Madd_result_sum_lut ;
  wire [30 : 0] \sopc/openmips0/ex0/Madd_result_sum_cy ;
  wire [3 : 3] \sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy ;
  wire [31 : 0] \sopc/openmips0/ex0/Madd_mem_addr_o_lut ;
  wire [30 : 0] \sopc/openmips0/ex0/Madd_mem_addr_o_cy ;
  wire [63 : 1] \sopc/openmips0/ex0/n0369 ;
  wire [63 : 0] \sopc/openmips0/ex0/hilo_temp ;
  wire [31 : 0] \sopc/openmips0/ex0/opdata2_mult ;
  wire [31 : 31] \sopc/openmips0/ex0/reg2_i_mux ;
  wire [31 : 1] \sopc/openmips0/ex0/n0362 ;
  wire [31 : 0] \sopc/openmips0/ex0/opdata1_mult ;
  wire [31 : 0] \sopc/openmips0/ex0/result_sum ;
  wire [31 : 1] \sopc/openmips0/ex0/reg1_i_not ;
  wire [1 : 0] \sopc/openmips0/mem0/_n0645 ;
  wire [0 : 0] \sopc/bus_top0/bus0/_n0076 ;
  wire [7 : 0] \sopc/bus_top0/uart0/u0/TxD_shift ;
  wire [17 : 1] \sopc/bus_top0/uart0/u0/tickgen/Acc ;
  wire [16 : 1] \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy ;
  wire [16 : 1] \sopc/bus_top0/uart0/u0/tickgen/n0007 ;
  wire [17 : 1] \sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT ;
  wire [1 : 0] \sopc/bus_top0/uart0/u1/Result ;
  wire [1 : 0] \sopc/bus_top0/uart0/u1/RxD_sync ;
  wire [1 : 0] \sopc/bus_top0/uart0/u1/Filter_cnt ;
  wire [2 : 0] \sopc/bus_top0/uart0/u1/OversamplingCnt ;
  wire [17 : 4] \sopc/bus_top0/uart0/u1/tickgen/Acc ;
  wire [16 : 4] \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy ;
  wire [16 : 4] \sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT ;
  wire [31 : 31] \sopc/openmips0/id0/n0029_0 ;
  GND   XST_GND (
    .G(baseram_addr_19_OBUF_2674)
  );
  VCC   XST_VCC (
    .P(\sopc/bus_top0/digseg_ack_o )
  );
  FD   led_0 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_0_181 ),
    .Q(led_0_204)
  );
  FD   led_1 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_1_180 ),
    .Q(led_1_203)
  );
  FD   led_2 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_2_179 ),
    .Q(led_2_202)
  );
  FD   led_3 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_3_178 ),
    .Q(led_3_201)
  );
  FD   led_4 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_4_177 ),
    .Q(led_4_200)
  );
  FD   led_5 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_5_176 ),
    .Q(led_5_199)
  );
  FD   led_6 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_6_175 ),
    .Q(led_6_198)
  );
  FD   led_7 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_7_174 ),
    .Q(led_7_197)
  );
  FD   led_8 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_8_173 ),
    .Q(led_8_196)
  );
  FD   led_9 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_9_172 ),
    .Q(led_9_195)
  );
  FD   led_10 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_10_171 ),
    .Q(led_10_194)
  );
  FD   led_11 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_11_170 ),
    .Q(led_11_193)
  );
  FD   led_12 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_12_169 ),
    .Q(led_12_192)
  );
  FD   led_13 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_13_168 ),
    .Q(led_13_191)
  );
  FD   led_14 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_14_167 ),
    .Q(led_14_190)
  );
  FD   led_15 (
    .C(clk_BUFGP_5),
    .D(\sopc/data_o_15_166 ),
    .Q(led_15_189)
  );
  LDE   \sopc/data_o_0  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<0> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_0_181 )
  );
  LDE   \sopc/data_o_1  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<1> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_1_180 )
  );
  LDE   \sopc/data_o_2  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<2> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_2_179 )
  );
  LDE   \sopc/data_o_3  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<3> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_3_178 )
  );
  LDE   \sopc/data_o_4  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<4> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_4_177 )
  );
  LDE   \sopc/data_o_5  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<5> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_5_176 )
  );
  LDE   \sopc/data_o_6  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<6> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_6_175 )
  );
  LDE   \sopc/data_o_7  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<7> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_7_174 )
  );
  LDE   \sopc/data_o_8  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<8> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_8_173 )
  );
  LDE   \sopc/data_o_9  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<9> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_9_172 )
  );
  LDE   \sopc/data_o_10  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<10> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_10_171 )
  );
  LDE   \sopc/data_o_11  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<11> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_11_170 )
  );
  LDE   \sopc/data_o_12  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<12> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_12_169 )
  );
  LDE   \sopc/data_o_13  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<13> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_13_168 )
  );
  LDE   \sopc/data_o_14  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<14> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_14_167 )
  );
  LDE   \sopc/data_o_15  (
    .D(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<15> ),
    .G(sw_dip_31_IBUF_BUFG_0),
    .GE(\sopc/select[7]_select[8]_OR_3_o ),
    .Q(\sopc/data_o_15_166 )
  );
  FDR   \sopc/clk_2  (
    .C(clk_BUFGP_5),
    .D(\sopc/bus_top0/digseg_ack_o ),
    .R(\sopc/clk_2_325 ),
    .Q(\sopc/clk_2_325 )
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N376),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [31])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N377),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [30])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N378),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [29])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N379),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [28])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N380),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [27])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N381),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [26])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N382),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [25])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N383),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [24])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N384),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [23])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N385),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [22])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N386),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [21])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N387),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [20])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N388),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [19])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N389),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [18])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N390),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [17])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N391),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [16])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N392),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [15])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N393),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [14])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N394),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [13])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N395),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [12])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N396),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [11])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N397),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [10])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N398),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [9])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N399),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [8])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N400),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [7])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N401),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [6])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N402),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [5])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N403),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [4])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N404),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [3])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N405),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [2])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N406),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [1])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extra_data_out_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(N407),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [0])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N344),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [31])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N345),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [30])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N346),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [29])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N347),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [28])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N348),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [27])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N349),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [26])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N350),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [25])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N351),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [24])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N352),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [23])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N353),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [22])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N354),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [21])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N355),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [20])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N356),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [19])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N357),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [18])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N358),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [17])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N359),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [16])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N360),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [15])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N361),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [14])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N362),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [13])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N363),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [12])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N364),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [11])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N365),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [10])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N366),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [9])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N367),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [8])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N368),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [7])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N369),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [6])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N370),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [5])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N371),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [4])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N372),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [3])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N373),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [2])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N374),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [1])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/base_data_out_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(N375),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_out [0])
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/baseram_ce  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/addr<20>_inv ),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2255_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0169 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_ce_182 )
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/extram_we  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/wishbone_addr_o [19]),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2257_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0170 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_we_187 )
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/extram_ce  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/wishbone_addr_o [19]),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2255_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0170 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_ce_185 )
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/baseram_we  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/addr<20>_inv ),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2257_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0169 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_we_184 )
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/extram_oe  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/wishbone_addr_o [19]),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_read_enable_MUX_2256_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0170 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_oe_186 )
  );
  FDSE   \sopc/bus_top0/ram0/ram_driver0/baseram_oe  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/addr<20>_inv ),
    .D(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_read_enable_MUX_2256_o ),
    .S(\sopc/bus_top0/ram0/ram_driver0/_n0169 ),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_183 )
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [19]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [19])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [18]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [18])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [17]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [17])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [16]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [16])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [15]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [15])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [14]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [14])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [13]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [13])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [12]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [12])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [11]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [11])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [10]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [10])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [9]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [9])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [8]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [8])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [7]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [7])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [6]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [6])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [5]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [5])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [4]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [4])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [3]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [3])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [2]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [2])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [1]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [1])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/extram_addr_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv ),
    .D(\sopc/wishbone_addr_o [0]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extram_addr [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [31]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [30]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [29]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [28]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [27]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [26]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [25]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [24]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [23]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [22]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [21]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [20]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [19]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [18]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [17]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [16]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [15]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [14]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [13]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [12]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [11]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [10]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [9]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [8]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [7]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [6]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [5]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [4]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [3]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [2]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [1]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/extra_data_latch_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv ),
    .D(\sopc/wishbone_data_o [0]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [31]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [30]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [29]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [28]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [27]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [26]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [25]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [24]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [23]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [22]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [21]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [20]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [19]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [18]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [17]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [16]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [15]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [14]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [13]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [12]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [11]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [10]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [9]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [8]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [7]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [6]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [5]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [4]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [3]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [2]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [1]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/ram0/ram_driver0/base_data_latch_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv ),
    .D(\sopc/wishbone_data_o [0]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [0])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [18]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [18])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [17]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [17])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [16]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [16])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [15]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [15])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [14]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [14])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [13]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [13])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [12]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [12])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [11]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [11])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [10]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [10])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [9]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [9])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [8]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [8])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [7]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [7])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [6]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [6])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [5]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [5])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [4]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [4])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [3]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [3])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [2]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [2])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [1]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [1])
  );
  FDE   \sopc/bus_top0/ram0/ram_driver0/baseram_addr_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv ),
    .D(\sopc/wishbone_addr_o [0]),
    .Q(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [0])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/read_wait_cnt_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0193_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt2 ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [2])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/read_wait_cnt_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0193_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt1 ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [1])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/read_wait_cnt_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0193_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [0])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/flash_we  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0137_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_flash_we_Mux_18_o ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/flash_we_151 )
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<15> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [15])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<14> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [14])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<13> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [13])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<12> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [12])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<11> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [11])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<10> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [10])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<9> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [9])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<8> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [8])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<7> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [7])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<6> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [6])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<5> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [5])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<4> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [4])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<3> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [3])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<2> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [2])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<1> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [1])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_to_write_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<0> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_to_write [0])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/flash_oe  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0234_inv ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_flash_oe_Mux_22_o ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/flash_oe_150 )
  );
  FD   \sopc/bus_top0/flash0/flash_driver0/state_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<3> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/state [3])
  );
  FD   \sopc/bus_top0/flash0/flash_driver0/state_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<2> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/state [2])
  );
  FD   \sopc/bus_top0/flash0/flash_driver0/state_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<1>_481 ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/state [1])
  );
  FD   \sopc/bus_top0/flash0/flash_driver0/state_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<0> ),
    .Q(\sopc/bus_top0/flash0/flash_driver0/state [0])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [21]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [21])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [20]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [20])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [19]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [19])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [18]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [18])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [17]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [17])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [16]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [16])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [15]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [15])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [14]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [14])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [13]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [13])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [12]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [12])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [11]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [11])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [10]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [10])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [9]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [9])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [8]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [8])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [7]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [7])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [6]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [6])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [5]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [5])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [4]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [4])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [3]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [3])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [2]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [2])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [1]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [1])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/addr_latch_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0249 ),
    .D(\sopc/wishbone_addr_o [0]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/addr_latch [0])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [15]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [15])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [14]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [14])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [13]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [13])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [12]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [12])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [11]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [11])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [10]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [10])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [9]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [9])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [8]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [8])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [7]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [7])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [6]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [6])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [5]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [5])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [4]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [4])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [3]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [3])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [2]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [2])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [1]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [1])
  );
  FDE   \sopc/bus_top0/flash0/flash_driver0/data_in_latch_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv ),
    .D(\sopc/wishbone_data_o [0]),
    .Q(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [0])
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<10>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<9>_1915 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<10>_1914 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_compare_o[31]_equal_5_o )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<10>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [30]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [30]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [31]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [31]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<10>_1914 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<9>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<8>_1917 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<9>_1916 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<9>_1915 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<9>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [27]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [27]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [28]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [28]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [29]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [29]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<9>_1916 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<8>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<7>_1919 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<8>_1918 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<8>_1917 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<8>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [24]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [24]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [25]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [25]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [26]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [26]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<8>_1918 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<7>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<6>_1921 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<7>_1920 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<7>_1919 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<7>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [21]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [21]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [22]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [22]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [23]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [23]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<7>_1920 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<6>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<5>_1923 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<6>_1922 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<6>_1921 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<6>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [18]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [18]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [19]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [19]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [20]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [20]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<6>_1922 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<5>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<4>_1925 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<5>_1924 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<5>_1923 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<5>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [15]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [15]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [16]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [16]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [17]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [17]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<5>_1924 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<4>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<3>_1927 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<4>_1926 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<4>_1925 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<4>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [12]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [12]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [13]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [13]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [14]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [14]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<4>_1926 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<3>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<2>_1929 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<3>_1928 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<3>_1927 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<3>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [9]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [9]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [10]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [10]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [11]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [11]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<3>_1928 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<2>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<1>_1931 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<2>_1930 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<2>_1929 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<2>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [6]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [6]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [7]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [7]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [8]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [8]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<2>_1930 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<1>  (
    .CI(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<0>_1933 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<1>_1932 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<1>_1931 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<1>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [3]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [3]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [4]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [4]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [5]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [5]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<1>_1932 )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<0>  (
    .CI(\sopc/bus_top0/digseg_ack_o ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<0>_1934 ),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_cy<0>_1933 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<0>  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [0]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [0]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [1]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [1]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [2]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [2]),
    .O(\sopc/openmips0/cp0_reg0/Mcompar_count_o[31]_compare_o[31]_equal_5_o_lut<0>_1934 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<31>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_1935 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<31>_rt_6061 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<31> )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<30>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_1936 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_rt_5928 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<30> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_1936 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_rt_5928 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_1935 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<29>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_1937 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_rt_5929 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<29> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_1937 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_rt_5929 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_1936 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<28>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_1938 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_rt_5930 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<28> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_1938 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_rt_5930 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_1937 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<27>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_1939 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_rt_5931 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<27> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_1939 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_rt_5931 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_1938 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<26>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_1940 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_rt_5932 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<26> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_1940 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_rt_5932 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_1939 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<25>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_1941 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_rt_5933 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<25> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_1941 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_rt_5933 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_1940 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<24>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_1942 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_rt_5934 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<24> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_1942 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_rt_5934 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_1941 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<23>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_1943 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_rt_5935 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<23> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_1943 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_rt_5935 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_1942 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<22>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_1944 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_rt_5936 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<22> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_1944 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_rt_5936 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_1943 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<21>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_1945 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_rt_5937 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<21> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_1945 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_rt_5937 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_1944 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<20>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_1946 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_rt_5938 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<20> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_1946 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_rt_5938 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_1945 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<19>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_1947 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_rt_5939 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<19> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_1947 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_rt_5939 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_1946 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<18>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_1948 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_rt_5940 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<18> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_1948 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_rt_5940 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_1947 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<17>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_1949 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_rt_5941 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<17> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_1949 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_rt_5941 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_1948 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<16>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_1950 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_rt_5942 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<16> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_1950 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_rt_5942 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_1949 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<15>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_1951 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_rt_5943 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<15> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_1951 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_rt_5943 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_1950 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<14>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_1952 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_rt_5944 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<14> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_1952 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_rt_5944 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_1951 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<13>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_1953 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_rt_5945 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<13> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_1953 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_rt_5945 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_1952 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<12>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_1954 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_rt_5946 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<12> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_1954 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_rt_5946 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_1953 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<11>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_1955 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_rt_5947 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<11> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_1955 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_rt_5947 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_1954 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<10>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_1956 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_rt_5948 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<10> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_1956 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_rt_5948 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_1955 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<9>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_1957 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_rt_5949 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<9> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_1957 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_rt_5949 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_1956 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<8>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_1958 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_rt_5950 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<8> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_1958 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_rt_5950 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_1957 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<7>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_1959 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_rt_5951 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<7> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_1959 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_rt_5951 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_1958 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<6>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_1960 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_rt_5952 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<6> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_1960 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_rt_5952 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_1959 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<5>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_1961 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_rt_5953 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<5> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_1961 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_rt_5953 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_1960 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<4>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_1962 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_rt_5954 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<4> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_1962 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_rt_5954 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_1961 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<3>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_1963 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_rt_5955 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<3> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_1963 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_rt_5955 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_1962 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<2>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_1964 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_rt_5956 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<2> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_1964 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_rt_5956 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_1963 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<1>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<0>_1965 ),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_rt_5957 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<1> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>  (
    .CI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<0>_1965 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_rt_5957 ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_1964 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_lut<0> ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<0> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_lut<0> ),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<0>_1965 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<31>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<30>_1968 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<31> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<31> )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<30>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<29>_1970 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<30> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<30> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<30>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<29>_1970 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<30> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<30>_1968 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<29>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<28>_1972 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<29> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<29> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<29>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<28>_1972 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<29> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<29>_1970 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<28>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<27>_1974 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<28> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<28> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<28>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<27>_1974 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<28> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<28>_1972 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<27>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<26>_1976 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<27> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<27> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<27>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<26>_1976 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<27> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<27>_1974 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<26>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<25>_1978 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<26> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<26> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<26>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<25>_1978 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<26> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<26>_1976 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<25>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<24>_1980 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<25> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<25> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<25>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<24>_1980 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<25> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<25>_1978 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<24>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<23>_1982 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<24> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<24> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<24>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<23>_1982 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<24> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<24>_1980 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<23>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<22>_1984 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<23> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<23> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<23>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<22>_1984 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<23> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<23>_1982 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<22>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<21>_1986 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<22> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<22> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<22>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<21>_1986 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<22> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<22>_1984 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<21>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<20>_1988 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<21> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<21> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<21>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<20>_1988 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<21> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<21>_1986 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<20>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<19>_1990 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<20> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<20> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<20>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<19>_1990 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<20> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<20>_1988 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<19>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<18>_1992 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<19> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<19> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<19>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<18>_1992 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<19> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<19>_1990 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<18>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<17>_1994 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<18> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<18> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<18>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<17>_1994 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<18> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<18>_1992 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<17>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<16>_1996 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<17> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<17> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<17>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<16>_1996 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<17> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<17>_1994 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<16>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<15>_1998 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<16> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<16> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<16>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<15>_1998 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<16> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<16>_1996 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<15>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<14>_2000 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<15> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<15> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<15>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<14>_2000 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<15> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<15>_1998 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<14>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<13>_2002 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<14> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<14> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<14>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<13>_2002 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<14> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<14>_2000 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<13>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<12>_2004 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<13> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<13> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<13>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<12>_2004 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<13> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<13>_2002 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<12>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<11>_2006 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<12> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<12> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<12>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<11>_2006 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<12> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<12>_2004 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<11>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<10>_2008 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<11> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<11> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<11>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<10>_2008 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<11> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<11>_2006 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<10>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<9>_2010 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<10> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<10> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<10>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<9>_2010 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<10> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<10>_2008 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<9>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<8>_2012 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<9> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<9> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<9>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<8>_2012 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<9> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<9>_2010 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<8>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<7>_2014 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<8> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<8> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<8>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<7>_2014 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<8> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<8>_2012 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<7>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<6>_2016 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<7> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<7> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<7>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<6>_2016 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<7> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<7>_2014 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<6>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<5>_2018 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<6> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<6> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<6>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<5>_2018 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<6> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<6>_2016 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<5>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<4>_2020 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<5> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<5> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<5>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<4>_2020 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<5> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<5>_2018 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<4>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<3>_2022 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<4> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<4> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<4>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<3>_2022 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<4> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<4>_2020 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<3>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_2024 ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<3> ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<3> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<3>  (
    .CI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_2024 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<3> ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<3>_2022 )
  );
  XORCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_xor<2>  (
    .CI(\sopc/bus_top0/digseg_ack_o ),
    .LI(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_rt_5958 ),
    .O(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<2> )
  );
  MUXCY   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>  (
    .CI(\sopc/bus_top0/digseg_ack_o ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_rt_5958 ),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_2024 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [31]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [31])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [30]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [30])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [29])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [28])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [27])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [26])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [25])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [24])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [23])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [22])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [21])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [20])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [19])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [18])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [17])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [16])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [15])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [14])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [13])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [12])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [11])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [10])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [9])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [8])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [7])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [6])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [5])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [4])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [3])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [2])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [1])
  );
  FDRE   \sopc/openmips0/cp0_reg0/bad_v_addr_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 ),
    .D(\sopc/openmips0/cp0_reg0/_n0805 [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/bad_v_addr_o [0])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<31> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [31])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<30> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [30])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<29> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [29])
  );
  FDS   \sopc/openmips0/cp0_reg0/status_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<28> ),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [28])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<27> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [27])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<26> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [26])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<25> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [25])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<24> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [24])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<23> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [23])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<22> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [22])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<21> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [21])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<20> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [20])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<19> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [19])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<18> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [18])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<17> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [17])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<16> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [16])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<15> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [15])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<14> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [14])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<13> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [13])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<12> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [12])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<11> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [11])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<10> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [10])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<9> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [9])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<8> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [8])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<7> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [7])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<6> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [6])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<5> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [5])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<4> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [4])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<3> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [3])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<2> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [2])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_PWR_48_o_Select_224_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [1])
  );
  FDR   \sopc/openmips0/cp0_reg0/status_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<0> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/status_o [0])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<31> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [31])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<30> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [30])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<29> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [29])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<28> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [28])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<27> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [27])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<26> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [26])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<25> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [25])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<24> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [24])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<23> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [23])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<22> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [22])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<21> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [21])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<20> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [20])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<19> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [19])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<18> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [18])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<17> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [17])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<16> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [16])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<15> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [15])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<14> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [14])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<13> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [13])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<12> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [12])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<11> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [11])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<10> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [10])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<9> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [9])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<8> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [8])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<7> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [7])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<6> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [6])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<5> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [5])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<4> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [4])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<3> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [3])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<2> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [2])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<1> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [1])
  );
  FDR   \sopc/openmips0/cp0_reg0/count_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<0> ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/count_o [0])
  );
  FDRE   \sopc/openmips0/cp0_reg0/timer_int_o  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o1 ),
    .D(\sopc/bus_top0/digseg_ack_o ),
    .R(\sopc/openmips0/cp0_reg0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/cp0_reg0/timer_int_o_326 )
  );
  FDSE   \sopc/openmips0/cp0_reg0/ebase_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_31_2176 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_0_2177 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_1_2178 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_2_2179 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_4_2181 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_5_2182 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_3_2180 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_7_2184 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_8_2185 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_6_2183 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_12_2187 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_13_2188 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_9_2186 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_14_2189 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_15_2190 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_16_2191 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_17_2192 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_19_2194 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_20_2195 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_18_2193 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_22_2197 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_23_2198 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_21_2196 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_25_2200 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_26_2201 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_24_2199 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_27_2202 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_28_2203 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/ebase_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1180_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/ebase_o_29_2204 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/cause_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_8_1751 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/cause_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_22_1754 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/cause_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_23_1755 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/cause_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_9_1752 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_0_1789 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_1_1790 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_2_1791 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_3_1792 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_5_1794 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_6_1795 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_4_1793 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_7_1796 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_13_1797 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_14_1798 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_15_1799 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_17_1801 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_18_1802 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_16_1800 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_20_1804 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_21_1805 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_19_1803 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_23_1807 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_24_1808 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_22_1806 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_25_1809 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_26_1810 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_27_1811 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_28_1812 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_30_1814 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_31_1815 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_hi_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1052_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_hi_o_29_1813 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_0_1848 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_1_1849 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_3_1851 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_4_1852 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_2_1850 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_5_1853 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_6_1854 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_7_1855 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_8_1856 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_10_1858 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_11_1859 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_9_1857 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_13_1861 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_14_1862 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_12_1860 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_16_1864 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_17_1865 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_15_1863 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_18_1866 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_19_1867 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_20_1868 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_21_1869 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_23_1871 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_24_1872 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_22_1870 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_1_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0942_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_1_o_25_1873 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_0_1874 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_1_1875 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_2_1876 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_4_1878 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_5_1879 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_3_1877 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_6_1880 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_7_1881 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_8_1882 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_9_1883 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_11_1885 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_12_1886 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_10_1884 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_14_1888 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_15_1889 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_13_1887 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_17_1891 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_18_1892 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_16_1890 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_19_1893 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_20_1894 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_21_1895 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_22_1896 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_24_1898 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_25_1899 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/entry_lo_0_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0838_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/entry_lo_0_o_23_1897 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_1_1901 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_2_1902 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_0_1900 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_4_1904 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_5_1905 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/index_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n0814_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/index_o_3_1903 )
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<31>_2071 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [31])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<30>_2070 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [30])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<29>_2069 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [29])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<28>_2068 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [28])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<27>_2067 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [27])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<26>_2066 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [26])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<25>_2065 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [25])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<24>_2064 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [24])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<23>_2063 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [23])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<22>_2062 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [22])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<21>_2061 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [21])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<20>_2060 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [20])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<19>_2059 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [19])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<18>_2058 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [18])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<17>_2057 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [17])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<16>_2056 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [16])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<15>_2055 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [15])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<14>_2054 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [14])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<13>_2053 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [13])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<12>_2052 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [12])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<11>_2051 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [11])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<10>_2050 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [10])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<9>_2049 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [9])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<8>_2048 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [8])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<7>_2047 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [7])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<6>_2046 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [6])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<5>_2045 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [5])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<4>_2044 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [4])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<3>_2043 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [3])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<2>_2042 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [2])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<1>_2041 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [1])
  );
  FDR   \sopc/openmips0/cp0_reg0/epc_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>_2040 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/epc_o [0])
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_222_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_2_1747 )
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_219_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_3_1748 )
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_213_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_5_1750 )
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_216_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_4_1749 )
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/timer_int_o_326 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_10_1753 )
  );
  FDR   \sopc/openmips0/cp0_reg0/cause_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/cp0_reg0/excepttype_i[31]_is_in_delayslot_i_Select_208_o ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/cause_o_31_1756 )
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [31])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [30])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [29])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [28])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [27])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [26])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [25])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [24])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [23])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [22])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [21])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [20])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [19])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [18])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [17])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [16])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [15])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [14])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [13])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [12])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [11])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [10])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [9])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [8])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [7])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [6])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [5])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [4])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [3])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [2])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [1])
  );
  FDRE   \sopc/openmips0/cp0_reg0/compare_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/cp0_reg0/_n1160_inv ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/cp0_reg0/compare_o [0])
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_0  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_0_293 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_1  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_1_294 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_2  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_2_295 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_4  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_4_297 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_5  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_5_298 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_3  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_3_296 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_6  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_6_299 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_7  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_7_300 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_7_1658 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_8  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_8_301 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_9  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_9_302 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_10  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_10_303 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_11  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_11_304 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_12  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_12_305 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_13  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_13_306 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_14  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_14_307 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_15  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_15_308 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_16  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_16_309 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_17  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_17_310 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_19  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_19_312 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_20  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_20_313 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_18  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_18_311 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_21  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_21_314 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_22  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_22_315 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_23  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_23_316 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_24  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_24_317 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_26  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_26_319 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_27  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_27_320 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_25  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_25_318 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_28  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_28_321 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_29  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_29_322 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_30  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_30_323 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 )
  );
  LDCE_1   \sopc/openmips0/wishbone_bus0/mem_data_o_31  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_31_324 ),
    .G(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .GE(\sopc/wishbone_ack_i ),
    .Q(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_1  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_1_294 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_1_1684 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_2  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_2_295 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_2_1685 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_0  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_0_293 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_0_1683 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_3  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_3_296 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_3_1686 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_4  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_4_297 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_4_1687 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_5  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_5_298 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_5_1688 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_6  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_6_299 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_6_1689 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_7  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_7_300 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_7_1690 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_8  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_8_301 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_8_1691 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_9  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_9_302 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_9_1692 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_10  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_10_303 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_10_1693 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_11  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_11_304 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_11_1694 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_12  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_12_305 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_12_1695 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_13  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_13_306 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_13_1696 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_14  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_14_307 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_14_1697 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_16  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_16_309 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_16_1699 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_17  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_17_310 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_17_1700 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_15  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_15_308 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_15_1698 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_18  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_18_311 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_18_1701 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_19  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_19_312 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_19_1702 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_20  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_20_313 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_20_1703 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_21  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_21_314 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_21_1704 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_23  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_23_316 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_23_1706 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_24  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_24_317 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_24_1707 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_22  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_22_315 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_22_1705 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_25  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_25_318 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_25_1708 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_26  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_26_319 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_26_1709 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_27  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_27_320 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_27_1710 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_28  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_28_321 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_28_1711 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_30  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_30_323 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_30_1713 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_31  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_31_324 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_31_1714 )
  );
  LDCE   \sopc/openmips0/wishbone_bus0/if_data_o_29  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/bus_top0/bus0/m_data_o_29_322 ),
    .G(\sopc/wishbone_ack_i_BUFG_292 ),
    .GE(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_data_o_29_1712 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/openmips0/wishbone_bus0/if_cancel  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/wishbone_bus0/_n0237_inv ),
    .D(\sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o ),
    .Q(\sopc/openmips0/wishbone_bus0/if_cancel_2340 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<31>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_2341 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<31>_rt_6062 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<31> )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<30>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_2342 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_rt_5959 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<30> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_2342 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_rt_5959 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_2341 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<29>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_2343 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_rt_5960 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<29> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_2343 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_rt_5960 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_2342 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<28>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_2344 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_rt_5961 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<28> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_2344 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_rt_5961 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_2343 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<27>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_2345 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_rt_5962 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<27> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_2345 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_rt_5962 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_2344 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<26>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_2346 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_rt_5963 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<26> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_2346 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_rt_5963 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_2345 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<25>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_2347 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_rt_5964 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<25> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_2347 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_rt_5964 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_2346 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<24>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_2348 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_rt_5965 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<24> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_2348 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_rt_5965 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_2347 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<23>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_2349 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_rt_5966 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<23> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_2349 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_rt_5966 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_2348 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<22>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_2350 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_rt_5967 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<22> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_2350 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_rt_5967 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_2349 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<21>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_2351 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_rt_5968 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<21> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_2351 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_rt_5968 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_2350 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<20>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_2352 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_rt_5969 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<20> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_2352 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_rt_5969 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_2351 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<19>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_2353 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_rt_5970 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<19> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_2353 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_rt_5970 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_2352 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<18>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_2354 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_rt_5971 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<18> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_2354 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_rt_5971 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_2353 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<17>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_2355 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_rt_5972 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<17> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_2355 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_rt_5972 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_2354 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<16>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_2356 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_rt_5973 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<16> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_2356 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_rt_5973 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_2355 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<15>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_2357 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_rt_5974 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<15> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_2357 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_rt_5974 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_2356 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<14>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_2358 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_rt_5975 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<14> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_2358 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_rt_5975 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_2357 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<13>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_2359 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_rt_5976 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<13> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_2359 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_rt_5976 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_2358 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<12>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_2360 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_rt_5977 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<12> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_2360 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_rt_5977 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_2359 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<11>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_2361 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_rt_5978 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<11> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_2361 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_rt_5978 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_2360 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<10>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_2362 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_rt_5979 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<10> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_2362 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_rt_5979 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_2361 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<9>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_2363 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_rt_5980 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<9> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_2363 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_rt_5980 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_2362 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<8>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_2364 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_rt_5981 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<8> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_2364 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_rt_5981 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_2363 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<7>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_2365 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_rt_5982 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<7> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_2365 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_rt_5982 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_2364 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<6>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_2366 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_rt_5983 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<6> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_2366 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_rt_5983 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_2365 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<5>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_2367 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_rt_5984 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<5> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_2367 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_rt_5984 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_2366 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<4>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_2368 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_rt_5985 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<4> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_2368 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_rt_5985 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_2367 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<3>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<2>_2369 ),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_rt_5986 ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<3> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>  (
    .CI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<2>_2369 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_rt_5986 ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_2368 )
  );
  XORCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_lut<2> ),
    .O(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<2> )
  );
  MUXCY   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_lut<2> ),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<2>_2369 )
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \sopc/openmips0/regfile1/Mram_regs261  (
    .A0(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .A1(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .A2(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .A3(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .A4(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .D(\sopc/openmips0/mem_wb0/wb_wdata [30]),
    .DPRA0(\sopc/openmips0/reg2_addr [0]),
    .DPRA1(\sopc/openmips0/reg2_addr [1]),
    .DPRA2(\sopc/openmips0/reg2_addr [2]),
    .DPRA3(\sopc/openmips0/reg2_addr [3]),
    .DPRA4(\sopc/openmips0/reg2_addr [4]),
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .SPO(\NLW_sopc/openmips0/regfile1/Mram_regs261_SPO_UNCONNECTED ),
    .DPO(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<30> )
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \sopc/openmips0/regfile1/Mram_regs162  (
    .A0(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .A1(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .A2(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .A3(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .A4(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .D(\sopc/openmips0/mem_wb0/wb_wdata [31]),
    .DPRA0(\sopc/openmips0/reg1_addr [0]),
    .DPRA1(\sopc/openmips0/reg1_addr [1]),
    .DPRA2(\sopc/openmips0/reg1_addr [2]),
    .DPRA3(\sopc/openmips0/reg1_addr [3]),
    .DPRA4(\sopc/openmips0/reg1_addr [4]),
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .SPO(\NLW_sopc/openmips0/regfile1/Mram_regs162_SPO_UNCONNECTED ),
    .DPO(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<31> )
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \sopc/openmips0/regfile1/Mram_regs262  (
    .A0(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .A1(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .A2(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .A3(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .A4(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .D(\sopc/openmips0/mem_wb0/wb_wdata [31]),
    .DPRA0(\sopc/openmips0/reg2_addr [0]),
    .DPRA1(\sopc/openmips0/reg2_addr [1]),
    .DPRA2(\sopc/openmips0/reg2_addr [2]),
    .DPRA3(\sopc/openmips0/reg2_addr [3]),
    .DPRA4(\sopc/openmips0/reg2_addr [4]),
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .SPO(\NLW_sopc/openmips0/regfile1/Mram_regs262_SPO_UNCONNECTED ),
    .DPO(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<31> )
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \sopc/openmips0/regfile1/Mram_regs161  (
    .A0(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .A1(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .A2(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .A3(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .A4(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .D(\sopc/openmips0/mem_wb0/wb_wdata [30]),
    .DPRA0(\sopc/openmips0/reg1_addr [0]),
    .DPRA1(\sopc/openmips0/reg1_addr [1]),
    .DPRA2(\sopc/openmips0/reg1_addr [2]),
    .DPRA3(\sopc/openmips0/reg1_addr [3]),
    .DPRA4(\sopc/openmips0/reg1_addr [4]),
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .SPO(\NLW_sopc/openmips0/regfile1/Mram_regs161_SPO_UNCONNECTED ),
    .DPO(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<30> )
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs25  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [25], \sopc/openmips0/mem_wb0/wb_wdata [24]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [27], \sopc/openmips0/mem_wb0/wb_wdata [26]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [29], \sopc/openmips0/mem_wb0/wb_wdata [28]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRB({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRC({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<25> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<24> }),
    .DOB({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<27> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<26> }),
    .DOC({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<29> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<28> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs25_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs25_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs23  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [13], \sopc/openmips0/mem_wb0/wb_wdata [12]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [15], \sopc/openmips0/mem_wb0/wb_wdata [14]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [17], \sopc/openmips0/mem_wb0/wb_wdata [16]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRB({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRC({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<13> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<12> }),
    .DOB({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<15> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<14> }),
    .DOC({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<17> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<16> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs23_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs23_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs22  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [7], \sopc/openmips0/mem_wb0/wb_wdata [6]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [9], \sopc/openmips0/mem_wb0/wb_wdata [8]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [11], \sopc/openmips0/mem_wb0/wb_wdata [10]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRB({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRC({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<7> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<6> }),
    .DOB({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<9> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<8> }),
    .DOC({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<11> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<10> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs22_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs22_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs24  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [19], \sopc/openmips0/mem_wb0/wb_wdata [18]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [21], \sopc/openmips0/mem_wb0/wb_wdata [20]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [23], \sopc/openmips0/mem_wb0/wb_wdata [22]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRB({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRC({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<19> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<18> }),
    .DOB({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<21> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<20> }),
    .DOC({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<23> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<22> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs24_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs24_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs15  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [25], \sopc/openmips0/mem_wb0/wb_wdata [24]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [27], \sopc/openmips0/mem_wb0/wb_wdata [26]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [29], \sopc/openmips0/mem_wb0/wb_wdata [28]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRB({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRC({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<25> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<24> }),
    .DOB({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<27> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<26> }),
    .DOC({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<29> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<28> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs15_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs15_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs21  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [1], \sopc/openmips0/mem_wb0/wb_wdata [0]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [3], \sopc/openmips0/mem_wb0/wb_wdata [2]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [5], \sopc/openmips0/mem_wb0/wb_wdata [4]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRB({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRC({\sopc/openmips0/reg2_addr [4], \sopc/openmips0/reg2_addr [3], \sopc/openmips0/reg2_addr [2], \sopc/openmips0/reg2_addr [1], 
\sopc/openmips0/reg2_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<1> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<0> }),
    .DOB({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<3> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<2> }),
    .DOC({\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<5> , \sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<4> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs21_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs21_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs13  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [13], \sopc/openmips0/mem_wb0/wb_wdata [12]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [15], \sopc/openmips0/mem_wb0/wb_wdata [14]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [17], \sopc/openmips0/mem_wb0/wb_wdata [16]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRB({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRC({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<13> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<12> }),
    .DOB({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<15> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<14> }),
    .DOC({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<17> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<16> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs13_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs13_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs12  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [7], \sopc/openmips0/mem_wb0/wb_wdata [6]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [9], \sopc/openmips0/mem_wb0/wb_wdata [8]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [11], \sopc/openmips0/mem_wb0/wb_wdata [10]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRB({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRC({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<7> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<6> }),
    .DOB({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<9> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<8> }),
    .DOC({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<11> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<10> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs12_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs12_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs14  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [19], \sopc/openmips0/mem_wb0/wb_wdata [18]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [21], \sopc/openmips0/mem_wb0/wb_wdata [20]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [23], \sopc/openmips0/mem_wb0/wb_wdata [22]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRB({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRC({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<19> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<18> }),
    .DOB({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<21> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<20> }),
    .DOC({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<23> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<22> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs14_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs14_DOD<0>_UNCONNECTED })
  );
  RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \sopc/openmips0/regfile1/Mram_regs11  (
    .WCLK(\sopc/clk_tmp_BUFG_291 ),
    .WE(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 ),
    .DIA({\sopc/openmips0/mem_wb0/wb_wdata [1], \sopc/openmips0/mem_wb0/wb_wdata [0]}),
    .DIB({\sopc/openmips0/mem_wb0/wb_wdata [3], \sopc/openmips0/mem_wb0/wb_wdata [2]}),
    .DIC({\sopc/openmips0/mem_wb0/wb_wdata [5], \sopc/openmips0/mem_wb0/wb_wdata [4]}),
    .DID({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .ADDRA({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRB({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRC({\sopc/openmips0/reg1_addr [4], \sopc/openmips0/reg1_addr [3], \sopc/openmips0/reg1_addr [2], \sopc/openmips0/reg1_addr [1], 
\sopc/openmips0/reg1_addr [0]}),
    .ADDRD({\sopc/openmips0/mem_wb0/wb_wd [4], \sopc/openmips0/mem_wb0/wb_wd [3], \sopc/openmips0/mem_wb0/wb_wd [2], \sopc/openmips0/mem_wb0/wb_wd [1]
, \sopc/openmips0/mem_wb0/wb_wd [0]}),
    .DOA({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<1> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<0> }),
    .DOB({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<3> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<2> }),
    .DOC({\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<5> , \sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<4> }),
    .DOD({\NLW_sopc/openmips0/regfile1/Mram_regs11_DOD<1>_UNCONNECTED , \NLW_sopc/openmips0/regfile1/Mram_regs11_DOD<0>_UNCONNECTED })
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [31])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [30])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [29])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [28])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [27])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [26])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [25])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [24])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [23])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [22])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [21])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [20])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [19])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [18])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [17])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [16])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [15])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [14])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [13])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [12])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [11])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [10])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [9])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [8])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_current_inst_address_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_current_inst_address [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_excepttype_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_excepttype[12] )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_excepttype_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_excepttype[11] )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_excepttype_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_excepttype[10] )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_excepttype_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_excepttype[8] )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [15])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [14])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [13])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [12])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [11])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [10])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [9])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [8])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_inst_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_inst [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_is_in_delayslot  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_is_in_delayslot_GND_72_o_MUX_151_o ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_is_in_delayslot_1419 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wreg  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv114 ),
    .D(\sopc/openmips0/id_ex0/ex_wreg_GND_72_o_MUX_150_o ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wreg_1420 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wd_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wd [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wd_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wd [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wd_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wd [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wd_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wd [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_wd_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_wd [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [31])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [30])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [29])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [28])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [27])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [26])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [25])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [24])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [23])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [22])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [21])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [20])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [19])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [18])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [17])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [16])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [15])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [14])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [13])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [12])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [11])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [10])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [9])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [8])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_link_address_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv111 ),
    .D(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_link_address [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [31])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [30])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [29])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [28])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [27])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [26])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [25])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [24])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [23])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [22])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [21])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [20])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [19])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [18])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [17])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [16])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [15])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [14])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [13])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [12])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [11])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [10])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [9])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [8])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1 [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_alusel_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_alusel [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_alusel_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_alusel [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_alusel_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv113 ),
    .D(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_alusel [0])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [31])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [30])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [29])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [28])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [27])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [26])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [25])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [24])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [23])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [22])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [21])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [20])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [19])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [18])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [17])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [16])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [15])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [14])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [13])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [12])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [11])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [10])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [9])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [8])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [7])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [6])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [5])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [4])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [3])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [2])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [1])
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg2_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv1 ),
    .D(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg2 [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wd_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wd [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wd_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wd [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wd_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wd [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wd_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wd [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wd_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wd [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_data_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_whilo  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_whilo_GND_110_o_MUX_878_o ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_whilo_1028 )
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [31])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [30])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [29])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [28])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [27])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [26])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [25])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [24])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [23])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [22])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [21])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [20])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [19])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [18])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [17])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [16])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [15])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [14])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [13])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [12])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [11])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [10])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [9])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [8])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [7])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [6])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [5])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_lo_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_lo [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_cp0_reg_we  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_GND_110_o_MUX_879_o ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 )
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [31])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [30])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [29])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [28])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [27])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [26])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [25])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [24])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [23])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [22])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [21])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [20])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [19])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [18])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [17])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [16])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [15])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [14])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [13])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [12])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [11])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [10])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [9])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [8])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [7])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [6])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [5])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_hi_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_hi [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<31> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [31])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<30> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [30])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<29> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [29])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<28> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [28])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<27> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [27])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<26> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [26])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<25> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [25])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<24> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [24])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<23> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [23])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<22> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [22])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<21> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [21])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<20> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [20])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<19> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [19])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<18> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [18])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<17> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [17])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<16> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [16])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<15> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [15])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<14> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [14])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<13> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [13])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<12> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [12])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<11> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [11])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<10> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [10])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<9> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [9])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<8> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [8])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [7])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<6> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [6])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<5> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [5])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [4])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [3])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [2])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [1])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wdata_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wdata [0])
  );
  FDRE   \sopc/openmips0/mem_wb0/wb_wreg  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/digseg_ack_o ),
    .D(\sopc/openmips0/mem_wb0/wb_wreg_GND_110_o_MUX_877_o ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/mem_wb0/wb_wreg_1029 )
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [31]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [31])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [30]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [30])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [29])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [28])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [27])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [26])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [25])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [24])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [23])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [22])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [21])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [20])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [19])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [18])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [17])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [16])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [15])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [14])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [13])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [12])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [11])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [10])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [9])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [8])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [7])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [6])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [5])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [4])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [3])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [2])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [1])
  );
  FDRE   \sopc/openmips0/hilo_reg0/lo_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_lo [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/lo_o [0])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [31]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [31])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [30]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [30])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [29]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [29])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [28]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [28])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [27]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [27])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [26]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [26])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [25]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [25])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [24]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [24])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [23]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [23])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [22]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [22])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [21]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [21])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [20]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [20])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [19]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [19])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [18]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [18])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [17]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [17])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [16]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [16])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [15]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [15])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [14]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [14])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [13]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [13])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [12]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [12])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [11]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [11])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [10]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [10])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [9]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [9])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [8]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [8])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [7])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [6])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [5])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [4])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [3])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [2])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [1])
  );
  FDRE   \sopc/openmips0/hilo_reg0/hi_o_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .D(\sopc/openmips0/mem_wb0/wb_hi [0]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/hilo_reg0/hi_o [0])
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<6>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<5>_2856 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<6>_2855 ),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<5>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<4>_2859 ),
    .DI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi2_2858 ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<5>_2857 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<5>_2856 )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<5>  (
    .I0(\sopc/openmips0/tlb_addr_i [26]),
    .I1(\sopc/openmips0/tlb_addr_i [25]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/tlb_addr_i [29]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<5>_2857 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<4>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<3>_2861 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<4>_2860 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<4>_2859 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<4>  (
    .I0(\sopc/openmips0/tlb_addr_i [23]),
    .I1(\sopc/openmips0/tlb_addr_i [21]),
    .I2(\sopc/openmips0/tlb_addr_i [22]),
    .I3(\sopc/openmips0/tlb_addr_i [20]),
    .I4(\sopc/openmips0/tlb_addr_i [24]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<4>_2860 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<3>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<2>_2864 ),
    .DI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi1_2863 ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<3>_2862 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<3>_2861 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<3>  (
    .I0(\sopc/openmips0/tlb_addr_i [19]),
    .I1(\sopc/openmips0/tlb_addr_i [16]),
    .I2(\sopc/openmips0/tlb_addr_i [15]),
    .I3(\sopc/openmips0/tlb_addr_i [17]),
    .I4(\sopc/openmips0/tlb_addr_i [18]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<3>_2862 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<2>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<1>_2867 ),
    .DI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi_2866 ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<2>_2865 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<2>_2864 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<2>  (
    .I0(\sopc/openmips0/tlb_addr_i [14]),
    .I1(\sopc/openmips0/tlb_addr_i [13]),
    .I2(\sopc/openmips0/tlb_addr_i [10]),
    .I3(\sopc/openmips0/tlb_addr_i [11]),
    .I4(\sopc/openmips0/tlb_addr_i [12]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<2>_2865 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<1>  (
    .CI(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<0>_2869 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<1>_2868 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<1>_2867 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<1>  (
    .I0(\sopc/openmips0/tlb_addr_i [9]),
    .I1(\sopc/openmips0/tlb_addr_i [8]),
    .I2(\sopc/openmips0/tlb_addr_i [6]),
    .I3(\sopc/openmips0/tlb_addr_i [5]),
    .I4(\sopc/openmips0/tlb_addr_i [7]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<1>_2868 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<0>_2870 ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_cy<0>_2869 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<0>  (
    .I0(\sopc/openmips0/tlb_addr_i [4]),
    .I1(\sopc/openmips0/tlb_addr_i [3]),
    .I2(\sopc/openmips0/tlb_addr_i [0]),
    .I3(\sopc/openmips0/tlb_addr_i [1]),
    .I4(\sopc/openmips0/tlb_addr_i [2]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<0>_2870 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_1  (
    .D(\sopc/openmips0/tlb_addr_i [1]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_1_942 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_2  (
    .D(\sopc/openmips0/tlb_addr_i [2]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_2_943 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_0  (
    .D(\sopc/openmips0/tlb_addr_i [0]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_0_941 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_4  (
    .D(\sopc/openmips0/tlb_addr_i [4]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_4_945 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_5  (
    .D(\sopc/openmips0/tlb_addr_i [5]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_5_946 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_3  (
    .D(\sopc/openmips0/tlb_addr_i [3]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_3_944 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_7  (
    .D(\sopc/openmips0/tlb_addr_i [7]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_7_948 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_8  (
    .D(\sopc/openmips0/tlb_addr_i [8]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_8_949 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_6  (
    .D(\sopc/openmips0/tlb_addr_i [6]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_6_947 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_10  (
    .D(\sopc/openmips0/tlb_addr_i [10]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_10_951 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_11  (
    .D(\sopc/openmips0/tlb_addr_i [11]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_11_952 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_9  (
    .D(\sopc/openmips0/tlb_addr_i [9]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_9_950 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_13  (
    .D(\sopc/openmips0/tlb_addr_i [13]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_13_954 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_14  (
    .D(\sopc/openmips0/tlb_addr_i [14]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_14_955 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_12  (
    .D(\sopc/openmips0/tlb_addr_i [12]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_12_953 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_16  (
    .D(\sopc/openmips0/tlb_addr_i [16]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_16_957 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_17  (
    .D(\sopc/openmips0/tlb_addr_i [17]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_17_958 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_15  (
    .D(\sopc/openmips0/tlb_addr_i [15]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_15_956 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_19  (
    .D(\sopc/openmips0/tlb_addr_i [19]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_19_960 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_20  (
    .D(\sopc/openmips0/tlb_addr_i [20]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_20_961 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_18  (
    .D(\sopc/openmips0/tlb_addr_i [18]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_18_959 )
  );
  LD_1   \sopc/openmips0/mmu0/mmu_addr_o_21  (
    .D(\sopc/openmips0/tlb_addr_i [21]),
    .G(\sopc/bus_top0/uart0/rst_INV_408_o ),
    .Q(\sopc/openmips0/mmu0/mmu_addr_o_21_962 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<10>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<9>_2929 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<10>_2928 ),
    .O(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<9>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<8>_2931 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<9>_2930 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<9>_2929 )
  );
  LUT6 #(
    .INIT ( 64'h8421000000008421 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<9>  (
    .I0(\sopc/openmips0/id_reg1_o[28] ),
    .I1(\sopc/openmips0/id_reg1_o[27] ),
    .I2(\sopc/openmips0/id_reg2_o [28]),
    .I3(\sopc/openmips0/id_reg2_o [27]),
    .I4(\sopc/openmips0/id_reg2_o [29]),
    .I5(\sopc/openmips0/id_reg1_o[29] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<9>_2930 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<8>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<7>_2933 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<8>_2932 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<8>_2931 )
  );
  LUT6 #(
    .INIT ( 64'h8421000000008421 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<8>  (
    .I0(\sopc/openmips0/id_reg2_o [24]),
    .I1(\sopc/openmips0/id_reg1_o[25] ),
    .I2(\sopc/openmips0/id_reg1_o[24] ),
    .I3(\sopc/openmips0/id_reg2_o [25]),
    .I4(\sopc/openmips0/id_reg1_o[26] ),
    .I5(\sopc/openmips0/id_reg2_o [26]),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<8>_2932 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<7>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<6>_2935 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<7>_2934 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<7>_2933 )
  );
  LUT6 #(
    .INIT ( 64'h8400210000840021 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<7>  (
    .I0(\sopc/openmips0/id_reg2_o [21]),
    .I1(\sopc/openmips0/id_reg2_o [22]),
    .I2(\sopc/openmips0/id_reg1_o[21] ),
    .I3(\sopc/openmips0/id_reg2_o [23]),
    .I4(\sopc/openmips0/id_reg1_o[22] ),
    .I5(\sopc/openmips0/id_reg1_o[23] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<7>_2934 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<6>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<5>_2937 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<6>_2936 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<6>_2935 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<6>  (
    .I0(\sopc/openmips0/id_reg1_o[18] ),
    .I1(\sopc/openmips0/id_reg2_o [18]),
    .I2(\sopc/openmips0/id_reg1_o[19] ),
    .I3(\sopc/openmips0/id_reg2_o [19]),
    .I4(\sopc/openmips0/id_reg1_o[20] ),
    .I5(\sopc/openmips0/id_reg2_o [20]),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<6>_2936 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<5>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<4>_2939 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<5>_2938 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<5>_2937 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<4>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<3>_2941 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<4>_2940 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<4>_2939 )
  );
  LUT6 #(
    .INIT ( 64'h8020401008020401 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<4>  (
    .I0(\sopc/openmips0/id_reg2_o [12]),
    .I1(\sopc/openmips0/id_reg2_o [13]),
    .I2(\sopc/openmips0/id_reg1_o[14] ),
    .I3(\sopc/openmips0/id_reg1_o[13] ),
    .I4(\sopc/openmips0/id_reg1_o[12] ),
    .I5(\sopc/openmips0/id_reg2_o [14]),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<4>_2940 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<3>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<2>_2943 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<3>_2942 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<3>_2941 )
  );
  LUT6 #(
    .INIT ( 64'h8008200240041001 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<3>  (
    .I0(\sopc/openmips0/id_reg2_o [9]),
    .I1(\sopc/openmips0/id_reg2_o [10]),
    .I2(\sopc/openmips0/id_reg2_o [11]),
    .I3(\sopc/openmips0/id_reg1_o[11] ),
    .I4(\sopc/openmips0/id_reg1_o[10] ),
    .I5(\sopc/openmips0/id_reg1_o[9] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<3>_2942 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<2>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<1>_2945 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<2>_2944 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<2>_2943 )
  );
  LUT6 #(
    .INIT ( 64'h8008200240041001 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<2>  (
    .I0(\sopc/openmips0/id_reg2_o [6]),
    .I1(\sopc/openmips0/id_reg2_o [7]),
    .I2(\sopc/openmips0/id_reg2_o [8]),
    .I3(\sopc/openmips0/id_reg1_o[8] ),
    .I4(\sopc/openmips0/id_reg1_o[7] ),
    .I5(\sopc/openmips0/id_reg1_o[6] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<2>_2944 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<1>  (
    .CI(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<0>_2947 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<1>_2946 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<1>_2945 )
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<1>  (
    .I0(\sopc/openmips0/id_reg2_o [3]),
    .I1(\sopc/openmips0/id_reg2_o [4]),
    .I2(\sopc/openmips0/id_reg1_o[5] ),
    .I3(\sopc/openmips0/id_reg2_o [5]),
    .I4(\sopc/openmips0/id_reg1_o[3] ),
    .I5(\sopc/openmips0/id_reg1_o[4] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<1>_2946 )
  );
  MUXCY   \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<0>  (
    .CI(\sopc/bus_top0/digseg_ack_o ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<0>_2948 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_cy<0>_2947 )
  );
  LUT6 #(
    .INIT ( 64'h8040080420100201 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<0>  (
    .I0(\sopc/openmips0/id_reg2_o [0]),
    .I1(\sopc/openmips0/id_reg2_o [1]),
    .I2(\sopc/openmips0/id_reg2_o [2]),
    .I3(\sopc/openmips0/id_reg1_o[0] ),
    .I4(\sopc/openmips0/id_reg1_o[2] ),
    .I5(\sopc/openmips0/id_reg1_o[1] ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<0>_2948 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<31>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<30>_2950 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<31>_2949 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<31>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<31>_2949 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<29>_2952 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<30>_2951 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<29>_2952 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [30]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<30>_2951 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<30>_2950 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<30>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<30>_2951 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<28>_2954 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<29>_2953 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<28>_2954 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [29]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<29>_2953 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<29>_2952 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<29>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<29>_2953 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<27>_2956 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<28>_2955 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<28> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<27>_2956 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [28]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<28>_2955 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<28>_2954 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<28>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<28>_2955 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<26>_2958 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<27>_2957 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<27> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<26>_2958 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [27]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<27>_2957 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<27>_2956 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<27>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<27>_2957 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<25>_2960 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<26>_2959 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<26> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<25>_2960 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [26]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<26>_2959 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<26>_2958 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<26>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<26>_2959 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<24>_2962 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<25>_2961 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<25> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<24>_2962 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [25]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<25>_2961 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<25>_2960 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<25>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [25]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<25>_2961 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<23>_2964 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<24>_2963 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<23>_2964 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [24]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<24>_2963 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<24>_2962 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<24>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [24]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<24>_2963 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<22>_2966 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<23>_2965 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<22>_2966 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [23]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<23>_2965 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<23>_2964 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<23>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [23]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<23>_2965 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<21>_2968 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<22>_2967 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<22> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<21>_2968 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [22]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<22>_2967 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<22>_2966 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<22>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [22]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<22>_2967 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<20>_2970 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<21>_2969 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<21> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<20>_2970 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [21]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<21>_2969 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<21>_2968 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<21>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [21]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<21>_2969 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<19>_2972 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<20>_2971 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<20> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<19>_2972 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [20]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<20>_2971 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<20>_2970 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<20>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [20]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<20>_2971 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<18>_2974 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<19>_2973 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<19> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<18>_2974 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [19]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<19>_2973 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<19>_2972 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<19>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [19]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<19>_2973 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<17>_2976 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<18>_2975 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<17>_2976 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [18]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<18>_2975 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<18>_2974 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<18>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [18]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<18>_2975 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<16>_2978 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<17>_2977 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<17> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<16>_2978 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [17]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<17>_2977 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<17>_2976 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<17>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [17]),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<17>_2977 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<15>_2980 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<16>_2979 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<16> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<15>_2980 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [16]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<16>_2979 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<16>_2978 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<16>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [16]),
    .I1(\sopc/openmips0/if_id0/id_inst [14]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<16>_2979 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<14>_2982 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<15>_2981 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<14>_2982 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [15]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<15>_2981 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<15>_2980 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<15>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [15]),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<15>_2981 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<13>_2984 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<14>_2983 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<14> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<13>_2984 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [14]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<14>_2983 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<14>_2982 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<14>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [14]),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<14>_2983 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<12>_2986 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<13>_2985 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<13> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<12>_2986 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [13]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<13>_2985 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<13>_2984 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<13>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [13]),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<13>_2985 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<11>_2988 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<12>_2987 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<11>_2988 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [12]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<12>_2987 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<12>_2986 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<12>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [12]),
    .I1(\sopc/openmips0/if_id0/id_inst [10]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<12>_2987 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<10>_2990 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<11>_2989 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<10>_2990 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [11]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<11>_2989 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<11>_2988 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<11>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [11]),
    .I1(\sopc/openmips0/if_id0/id_inst [9]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<11>_2989 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<9>_2992 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<10>_2991 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<9>_2992 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [10]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<10>_2991 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<10>_2990 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<10>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [10]),
    .I1(\sopc/openmips0/if_id0/id_inst [8]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<10>_2991 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<8>_2994 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<9>_2993 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<8>_2994 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [9]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<9>_2993 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<9>_2992 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<9>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [9]),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<9>_2993 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<7>_2996 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<8>_2995 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<7>_2996 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [8]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<8>_2995 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<8>_2994 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<8>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [8]),
    .I1(\sopc/openmips0/if_id0/id_inst [6]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<8>_2995 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<6>_2998 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<7>_2997 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<6>_2998 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [7]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<7>_2997 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<7>_2996 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<7>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [7]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<7>_2997 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<5>_3000 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<6>_2999 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<5>_3000 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [6]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<6>_2999 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<6>_2998 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<6>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [6]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<6>_2999 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<4>_3002 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<5>_3001 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<4>_3002 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [5]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<5>_3001 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<5>_3000 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<5>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [5]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<5>_3001 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<3>_3004 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<4>_3003 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<3>_3004 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [4]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<4>_3003 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<4>_3002 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<4>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<4>_3003 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<3>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<2>_3006 ),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<3>_3005 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<3>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<2>_3006 ),
    .DI(\sopc/openmips0/id0/pc_plus_4 [3]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<3>_3005 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<3>_3004 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<3>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [3]),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<3>_3005 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_xor<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<2>_3007 ),
    .O(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> )
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/openmips0/id0/pc_plus_4 [2]),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<2>_3007 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_cy<2>_3006 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<2>  (
    .I0(\sopc/openmips0/id0/pc_plus_4 [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT_lut<2>_3007 )
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<31>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [30]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_xor<31>_rt_6063 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [31])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [29]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<30>_rt_5987 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [30])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [29]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<30>_rt_5987 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [30])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [28]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<29>_rt_5988 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [29])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [28]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<29>_rt_5988 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [29])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [27]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<28>_rt_5989 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [28])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [27]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<28>_rt_5989 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [28])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [26]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<27>_rt_5990 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [27])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [26]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<27>_rt_5990 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [27])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [25]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<26>_rt_5991 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [26])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [25]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<26>_rt_5991 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [26])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [24]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<25>_rt_5992 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [25])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [24]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<25>_rt_5992 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [25])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [23]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<24>_rt_5993 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [24])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [23]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<24>_rt_5993 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [24])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [22]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<23>_rt_5994 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [23])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [22]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<23>_rt_5994 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [23])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [21]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<22>_rt_5995 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [22])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [21]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<22>_rt_5995 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [22])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [20]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<21>_rt_5996 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [21])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [20]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<21>_rt_5996 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [21])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [19]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<20>_rt_5997 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [20])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [19]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<20>_rt_5997 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [20])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [18]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<19>_rt_5998 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [19])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [18]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<19>_rt_5998 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [19])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [17]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<18>_rt_5999 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [18])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [17]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<18>_rt_5999 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [18])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [16]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<17>_rt_6000 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [17])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [16]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<17>_rt_6000 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [17])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [15]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<16>_rt_6001 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [16])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [15]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<16>_rt_6001 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [16])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [14]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<15>_rt_6002 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [15])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [14]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<15>_rt_6002 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [15])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [13]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<14>_rt_6003 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [14])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [13]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<14>_rt_6003 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [14])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [12]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<13>_rt_6004 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [13])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [12]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<13>_rt_6004 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [13])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [11]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<12>_rt_6005 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [12])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [11]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<12>_rt_6005 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [12])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [10]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<11>_rt_6006 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [11])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [10]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<11>_rt_6006 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [11])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [9]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<10>_rt_6007 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [10])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [9]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<10>_rt_6007 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [10])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [8]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<9>_rt_6008 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [9])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [8]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<9>_rt_6008 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [9])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [7]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<8>_rt_6009 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [8])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [7]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<8>_rt_6009 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [8])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [6]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<7>_rt_6010 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [7])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [6]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<7>_rt_6010 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [7])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [5]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<6>_rt_6011 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [6])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [5]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<6>_rt_6011 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [6])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [4]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<5>_rt_6012 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [5])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [4]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<5>_rt_6012 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [5])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [3]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<4>_rt_6013 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [4])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [3]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<4>_rt_6013 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [4])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<3>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [2]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_cy<3>_rt_6014 ),
    .O(\sopc/openmips0/id0/pc_plus_4 [3])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<3>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_4_cy [2]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_cy<3>_rt_6014 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [3])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_4_xor<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_4_lut [2]),
    .O(\sopc/openmips0/id0/pc_plus_4 [2])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_4_cy<2>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/id0/Madd_pc_plus_4_lut [2]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy [2])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<31>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [30]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_xor<31>_rt_6064 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [31])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [29]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<30>_rt_6015 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [30])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<30>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [29]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<30>_rt_6015 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [30])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [28]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<29>_rt_6016 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [29])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<29>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [28]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<29>_rt_6016 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [29])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [27]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<28>_rt_6017 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [28])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<28>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [27]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<28>_rt_6017 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [28])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [26]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<27>_rt_6018 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [27])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<27>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [26]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<27>_rt_6018 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [27])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [25]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<26>_rt_6019 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [26])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<26>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [25]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<26>_rt_6019 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [26])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [24]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<25>_rt_6020 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [25])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<25>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [24]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<25>_rt_6020 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [25])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [23]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<24>_rt_6021 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [24])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<24>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [23]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<24>_rt_6021 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [24])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [22]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<23>_rt_6022 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [23])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<23>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [22]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<23>_rt_6022 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [23])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [21]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<22>_rt_6023 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [22])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<22>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [21]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<22>_rt_6023 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [22])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [20]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<21>_rt_6024 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [21])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<21>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [20]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<21>_rt_6024 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [21])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [19]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<20>_rt_6025 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [20])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<20>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [19]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<20>_rt_6025 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [20])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [18]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<19>_rt_6026 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [19])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<19>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [18]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<19>_rt_6026 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [19])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [17]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<18>_rt_6027 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [18])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<18>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [17]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<18>_rt_6027 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [18])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [16]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<17>_rt_6028 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [17])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<17>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [16]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<17>_rt_6028 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [17])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [15]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<16>_rt_6029 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [16])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<16>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [15]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<16>_rt_6029 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [16])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [14]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<15>_rt_6030 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [15])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<15>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [14]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<15>_rt_6030 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [15])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [13]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<14>_rt_6031 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [14])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<14>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [13]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<14>_rt_6031 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [14])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [12]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<13>_rt_6032 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [13])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<13>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [12]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<13>_rt_6032 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [13])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [11]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<12>_rt_6033 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [12])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<12>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [11]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<12>_rt_6033 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [12])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [10]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<11>_rt_6034 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [11])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<11>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [10]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<11>_rt_6034 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [11])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [9]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<10>_rt_6035 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [10])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<10>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [9]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<10>_rt_6035 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [10])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [8]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<9>_rt_6036 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [9])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<9>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [8]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<9>_rt_6036 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [9])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [7]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<8>_rt_6037 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [8])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<8>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [7]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<8>_rt_6037 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [8])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [6]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<7>_rt_6038 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [7])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<7>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [6]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<7>_rt_6038 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [7])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [5]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<6>_rt_6039 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [6])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<6>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [5]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<6>_rt_6039 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [6])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [4]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<5>_rt_6040 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [5])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<5>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [4]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<5>_rt_6040 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [5])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [3]),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_cy<4>_rt_6041 ),
    .O(\sopc/openmips0/id0/pc_plus_8 [4])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<4>  (
    .CI(\sopc/openmips0/id0/Madd_pc_plus_8_cy [3]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_cy<4>_rt_6041 ),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [4])
  );
  XORCY   \sopc/openmips0/id0/Madd_pc_plus_8_xor<3>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/id0/Madd_pc_plus_8_lut [3]),
    .O(\sopc/openmips0/id0/pc_plus_8 [3])
  );
  MUXCY   \sopc/openmips0/id0/Madd_pc_plus_8_cy<3>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/id0/Madd_pc_plus_8_lut [3]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy [3])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<31>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [30]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [31]),
    .O(\sopc/openmips0/ex0/result_sum [31])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<30>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [29]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [30]),
    .O(\sopc/openmips0/ex0/result_sum [30])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<30>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [29]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [30]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [30])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<29>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [28]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [29]),
    .O(\sopc/openmips0/ex0/result_sum [29])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<29>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [28]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [29]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [29])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<28>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [27]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [28]),
    .O(\sopc/openmips0/ex0/result_sum [28])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<28>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [27]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [28]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [28])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<27>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [26]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [27]),
    .O(\sopc/openmips0/ex0/result_sum [27])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<27>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [26]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [27]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [27])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<26>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [25]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [26]),
    .O(\sopc/openmips0/ex0/result_sum [26])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<26>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [25]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [26]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [26])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<25>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [24]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [25]),
    .O(\sopc/openmips0/ex0/result_sum [25])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<25>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [24]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [25]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [25])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<24>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [23]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [24]),
    .O(\sopc/openmips0/ex0/result_sum [24])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<24>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [23]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [24]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [24])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<23>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [22]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [23]),
    .O(\sopc/openmips0/ex0/result_sum [23])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<23>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [22]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [23]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [23])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<22>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [21]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [22]),
    .O(\sopc/openmips0/ex0/result_sum [22])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<22>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [21]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [22]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [22])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<21>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [20]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [21]),
    .O(\sopc/openmips0/ex0/result_sum [21])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<21>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [20]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [21]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [21])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<20>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [19]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [20]),
    .O(\sopc/openmips0/ex0/result_sum [20])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<20>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [19]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [20]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [20])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<19>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [18]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [19]),
    .O(\sopc/openmips0/ex0/result_sum [19])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<19>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [18]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [19]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [19])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<18>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [17]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [18]),
    .O(\sopc/openmips0/ex0/result_sum [18])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<18>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [17]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [18]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [18])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<17>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [16]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [17]),
    .O(\sopc/openmips0/ex0/result_sum [17])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<17>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [16]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [17]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [17])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<16>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [15]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [16]),
    .O(\sopc/openmips0/ex0/result_sum [16])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<16>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [15]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [16]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [16])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<15>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [14]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [15]),
    .O(\sopc/openmips0/ex0/result_sum [15])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<15>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [14]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [15]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [15])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<14>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [13]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [14]),
    .O(\sopc/openmips0/ex0/result_sum [14])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<14>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [13]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [14]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [14])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<13>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [12]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [13]),
    .O(\sopc/openmips0/ex0/result_sum [13])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<13>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [12]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [13]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [13])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<12>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [11]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [12]),
    .O(\sopc/openmips0/ex0/result_sum [12])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<12>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [11]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [12]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [12])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<11>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [10]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [11]),
    .O(\sopc/openmips0/ex0/result_sum [11])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<11>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [10]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [11]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [11])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<10>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [9]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [10]),
    .O(\sopc/openmips0/ex0/result_sum [10])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<10>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [9]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [10]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [10])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<9>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [8]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [9]),
    .O(\sopc/openmips0/ex0/result_sum [9])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<9>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [8]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [9]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [9])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<8>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [7]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [8]),
    .O(\sopc/openmips0/ex0/result_sum [8])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<8>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [7]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [8]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [8])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<7>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [6]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [7]),
    .O(\sopc/openmips0/ex0/result_sum [7])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<7>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [6]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [7]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [7])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<6>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [5]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [6]),
    .O(\sopc/openmips0/ex0/result_sum [6])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<6>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [5]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [6]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [6])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<5>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [4]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [5]),
    .O(\sopc/openmips0/ex0/result_sum [5])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<5>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [4]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [5]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [5])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<4>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [3]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [4]),
    .O(\sopc/openmips0/ex0/result_sum [4])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<4>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [3]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [4]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [4])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<3>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [2]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [3]),
    .O(\sopc/openmips0/ex0/result_sum [3])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<3>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [2]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [3]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [3])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<2>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [1]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [2]),
    .O(\sopc/openmips0/ex0/result_sum [2])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<2>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [1]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [2]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [2])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<1>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [0]),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [1]),
    .O(\sopc/openmips0/ex0/result_sum [1])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<1>  (
    .CI(\sopc/openmips0/ex0/Madd_result_sum_cy [0]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [1]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [1])
  );
  XORCY   \sopc/openmips0/ex0/Madd_result_sum_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/ex0/Madd_result_sum_lut [0]),
    .O(\sopc/openmips0/ex0/result_sum [0])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_result_sum_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .S(\sopc/openmips0/ex0/Madd_result_sum_lut [0]),
    .O(\sopc/openmips0/ex0/Madd_result_sum_cy [0])
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<63>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<62>_3372 ),
    .LI(\sopc/openmips0/ex0/n0369 [63]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<63> )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<62>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<61>_3373 ),
    .LI(\sopc/openmips0/ex0/n0369 [62]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<62> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<62>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<61>_3373 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [62]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<62>_3372 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<61>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<60>_3374 ),
    .LI(\sopc/openmips0/ex0/n0369 [61]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<61> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<61>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<60>_3374 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [61]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<61>_3373 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<60>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<59>_3375 ),
    .LI(\sopc/openmips0/ex0/n0369 [60]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<60> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<60>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<59>_3375 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [60]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<60>_3374 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<59>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<58>_3376 ),
    .LI(\sopc/openmips0/ex0/n0369 [59]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<59> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<59>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<58>_3376 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [59]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<59>_3375 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<58>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<57>_3377 ),
    .LI(\sopc/openmips0/ex0/n0369 [58]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<58> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<58>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<57>_3377 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [58]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<58>_3376 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<57>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<56>_3378 ),
    .LI(\sopc/openmips0/ex0/n0369 [57]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<57> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<57>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<56>_3378 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [57]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<57>_3377 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<56>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<55>_3379 ),
    .LI(\sopc/openmips0/ex0/n0369 [56]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<56> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<56>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<55>_3379 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [56]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<56>_3378 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<55>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<54>_3380 ),
    .LI(\sopc/openmips0/ex0/n0369 [55]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<55> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<55>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<54>_3380 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [55]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<55>_3379 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<54>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<53>_3381 ),
    .LI(\sopc/openmips0/ex0/n0369 [54]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<54> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<54>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<53>_3381 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [54]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<54>_3380 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<53>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<52>_3382 ),
    .LI(\sopc/openmips0/ex0/n0369 [53]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<53> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<53>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<52>_3382 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [53]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<53>_3381 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<52>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<51>_3383 ),
    .LI(\sopc/openmips0/ex0/n0369 [52]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<52> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<52>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<51>_3383 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [52]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<52>_3382 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<51>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<50>_3384 ),
    .LI(\sopc/openmips0/ex0/n0369 [51]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<51> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<51>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<50>_3384 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [51]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<51>_3383 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<50>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<49>_3385 ),
    .LI(\sopc/openmips0/ex0/n0369 [50]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<50> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<50>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<49>_3385 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [50]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<50>_3384 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<49>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<48>_3386 ),
    .LI(\sopc/openmips0/ex0/n0369 [49]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<49> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<49>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<48>_3386 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [49]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<49>_3385 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<48>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<47>_3387 ),
    .LI(\sopc/openmips0/ex0/n0369 [48]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<48> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<48>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<47>_3387 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [48]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<48>_3386 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<47>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<46>_3388 ),
    .LI(\sopc/openmips0/ex0/n0369 [47]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<47> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<47>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<46>_3388 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [47]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<47>_3387 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<46>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<45>_3389 ),
    .LI(\sopc/openmips0/ex0/n0369 [46]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<46> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<46>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<45>_3389 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [46]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<46>_3388 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<45>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<44>_3390 ),
    .LI(\sopc/openmips0/ex0/n0369 [45]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<45> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<45>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<44>_3390 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [45]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<45>_3389 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<44>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<43>_3391 ),
    .LI(\sopc/openmips0/ex0/n0369 [44]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<44> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<44>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<43>_3391 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [44]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<44>_3390 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<43>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<42>_3392 ),
    .LI(\sopc/openmips0/ex0/n0369 [43]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<43> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<43>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<42>_3392 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [43]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<43>_3391 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<42>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<41>_3393 ),
    .LI(\sopc/openmips0/ex0/n0369 [42]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<42> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<42>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<41>_3393 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [42]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<42>_3392 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<41>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<40>_3394 ),
    .LI(\sopc/openmips0/ex0/n0369 [41]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<41> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<41>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<40>_3394 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [41]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<41>_3393 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<40>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<39>_3395 ),
    .LI(\sopc/openmips0/ex0/n0369 [40]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<40> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<40>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<39>_3395 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [40]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<40>_3394 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<39>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<38>_3396 ),
    .LI(\sopc/openmips0/ex0/n0369 [39]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<39> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<39>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<38>_3396 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [39]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<39>_3395 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<38>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<37>_3397 ),
    .LI(\sopc/openmips0/ex0/n0369 [38]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<38> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<38>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<37>_3397 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [38]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<38>_3396 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<37>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<36>_3398 ),
    .LI(\sopc/openmips0/ex0/n0369 [37]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<37> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<37>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<36>_3398 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [37]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<37>_3397 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<36>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<35>_3399 ),
    .LI(\sopc/openmips0/ex0/n0369 [36]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<36> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<36>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<35>_3399 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [36]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<36>_3398 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<35>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<34>_3400 ),
    .LI(\sopc/openmips0/ex0/n0369 [35]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<35> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<35>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<34>_3400 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [35]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<35>_3399 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<34>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<33>_3401 ),
    .LI(\sopc/openmips0/ex0/n0369 [34]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<34> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<34>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<33>_3401 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [34]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<34>_3400 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<33>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<32>_3402 ),
    .LI(\sopc/openmips0/ex0/n0369 [33]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<33> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<33>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<32>_3402 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [33]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<33>_3401 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<32>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<31>_3403 ),
    .LI(\sopc/openmips0/ex0/n0369 [32]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<32> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<32>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<31>_3403 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [32]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<32>_3402 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<31>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<30>_3404 ),
    .LI(\sopc/openmips0/ex0/n0369 [31]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<31>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<30>_3404 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [31]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<31>_3403 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<30>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<29>_3405 ),
    .LI(\sopc/openmips0/ex0/n0369 [30]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<30>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<29>_3405 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [30]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<30>_3404 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<29>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<28>_3406 ),
    .LI(\sopc/openmips0/ex0/n0369 [29]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<29>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<28>_3406 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [29]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<29>_3405 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<28>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<27>_3407 ),
    .LI(\sopc/openmips0/ex0/n0369 [28]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<28>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<27>_3407 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [28]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<28>_3406 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<27>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<26>_3408 ),
    .LI(\sopc/openmips0/ex0/n0369 [27]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<27>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<26>_3408 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [27]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<27>_3407 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<26>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<25>_3409 ),
    .LI(\sopc/openmips0/ex0/n0369 [26]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<26>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<25>_3409 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [26]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<26>_3408 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<25>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<24>_3410 ),
    .LI(\sopc/openmips0/ex0/n0369 [25]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<25>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<24>_3410 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [25]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<25>_3409 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<24>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<23>_3411 ),
    .LI(\sopc/openmips0/ex0/n0369 [24]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<24>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<23>_3411 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [24]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<24>_3410 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<23>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<22>_3412 ),
    .LI(\sopc/openmips0/ex0/n0369 [23]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<23>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<22>_3412 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [23]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<23>_3411 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<22>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<21>_3413 ),
    .LI(\sopc/openmips0/ex0/n0369 [22]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<22>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<21>_3413 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [22]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<22>_3412 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<21>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<20>_3414 ),
    .LI(\sopc/openmips0/ex0/n0369 [21]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<21>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<20>_3414 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [21]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<21>_3413 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<20>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<19>_3415 ),
    .LI(\sopc/openmips0/ex0/n0369 [20]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<20>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<19>_3415 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [20]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<20>_3414 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<19>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<18>_3416 ),
    .LI(\sopc/openmips0/ex0/n0369 [19]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<19>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<18>_3416 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [19]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<19>_3415 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<18>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<17>_3417 ),
    .LI(\sopc/openmips0/ex0/n0369 [18]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<18>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<17>_3417 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [18]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<18>_3416 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<17>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<16>_3418 ),
    .LI(\sopc/openmips0/ex0/n0369 [17]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<17>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<16>_3418 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [17]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<17>_3417 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<16>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<15>_3419 ),
    .LI(\sopc/openmips0/ex0/n0369 [16]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<16> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<16>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<15>_3419 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [16]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<16>_3418 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<15>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<14>_3420 ),
    .LI(\sopc/openmips0/ex0/n0369 [15]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<15> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<15>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<14>_3420 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [15]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<15>_3419 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<14>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<13>_3421 ),
    .LI(\sopc/openmips0/ex0/n0369 [14]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<14> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<14>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<13>_3421 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [14]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<14>_3420 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<13>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<12>_3422 ),
    .LI(\sopc/openmips0/ex0/n0369 [13]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<13> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<13>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<12>_3422 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [13]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<13>_3421 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<12>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<11>_3423 ),
    .LI(\sopc/openmips0/ex0/n0369 [12]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<12> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<12>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<11>_3423 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [12]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<12>_3422 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<11>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<10>_3424 ),
    .LI(\sopc/openmips0/ex0/n0369 [11]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<11> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<11>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<10>_3424 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [11]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<11>_3423 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<10>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<9>_3425 ),
    .LI(\sopc/openmips0/ex0/n0369 [10]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<10> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<10>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<9>_3425 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [10]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<10>_3424 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<9>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<8>_3426 ),
    .LI(\sopc/openmips0/ex0/n0369 [9]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<9> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<9>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<8>_3426 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [9]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<9>_3425 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<8>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<7>_3427 ),
    .LI(\sopc/openmips0/ex0/n0369 [8]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<8> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<8>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<7>_3427 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [8]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<8>_3426 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<7>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<6>_3428 ),
    .LI(\sopc/openmips0/ex0/n0369 [7]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<7> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<7>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<6>_3428 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [7]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<7>_3427 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<6>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<5>_3429 ),
    .LI(\sopc/openmips0/ex0/n0369 [6]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<6> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<6>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<5>_3429 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [6]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<6>_3428 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<5>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<4>_3430 ),
    .LI(\sopc/openmips0/ex0/n0369 [5]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<5> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<5>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<4>_3430 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [5]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<5>_3429 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<4>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<3>_3431 ),
    .LI(\sopc/openmips0/ex0/n0369 [4]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<4> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<4>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<3>_3431 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [4]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<4>_3430 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<3>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<2>_3432 ),
    .LI(\sopc/openmips0/ex0/n0369 [3]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<3> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<3>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<2>_3432 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [3]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<3>_3431 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<2>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<1>_3433 ),
    .LI(\sopc/openmips0/ex0/n0369 [2]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<2> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<2>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<1>_3433 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [2]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<2>_3432 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<1>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_3434 ),
    .LI(\sopc/openmips0/ex0/n0369 [1]),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<1> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<1>  (
    .CI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_3434 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0369 [1]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<1>_3433 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_rt_7250 ),
    .O(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<0> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_rt_7250 ),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_3434 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<31>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<30>_3438 ),
    .LI(\sopc/openmips0/ex0/n0362 [31]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<31> )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<30>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<29>_3439 ),
    .LI(\sopc/openmips0/ex0/n0362 [30]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<30> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<30>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<29>_3439 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [30]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<30>_3438 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<29>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<28>_3440 ),
    .LI(\sopc/openmips0/ex0/n0362 [29]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<29> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<29>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<28>_3440 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [29]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<29>_3439 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<28>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<27>_3441 ),
    .LI(\sopc/openmips0/ex0/n0362 [28]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<28> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<28>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<27>_3441 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [28]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<28>_3440 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<27>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<26>_3442 ),
    .LI(\sopc/openmips0/ex0/n0362 [27]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<27> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<27>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<26>_3442 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [27]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<27>_3441 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<26>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<25>_3443 ),
    .LI(\sopc/openmips0/ex0/n0362 [26]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<26> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<26>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<25>_3443 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [26]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<26>_3442 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<25>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<24>_3444 ),
    .LI(\sopc/openmips0/ex0/n0362 [25]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<25> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<25>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<24>_3444 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [25]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<25>_3443 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<24>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<23>_3445 ),
    .LI(\sopc/openmips0/ex0/n0362 [24]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<24> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<24>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<23>_3445 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [24]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<24>_3444 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<23>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<22>_3446 ),
    .LI(\sopc/openmips0/ex0/n0362 [23]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<23> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<23>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<22>_3446 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [23]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<23>_3445 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<22>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<21>_3447 ),
    .LI(\sopc/openmips0/ex0/n0362 [22]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<22> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<22>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<21>_3447 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [22]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<22>_3446 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<21>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<20>_3448 ),
    .LI(\sopc/openmips0/ex0/n0362 [21]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<21> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<21>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<20>_3448 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [21]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<21>_3447 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<20>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<19>_3449 ),
    .LI(\sopc/openmips0/ex0/n0362 [20]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<20> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<20>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<19>_3449 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [20]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<20>_3448 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<19>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<18>_3450 ),
    .LI(\sopc/openmips0/ex0/n0362 [19]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<19> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<19>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<18>_3450 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [19]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<19>_3449 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<18>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<17>_3451 ),
    .LI(\sopc/openmips0/ex0/n0362 [18]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<18> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<18>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<17>_3451 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [18]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<18>_3450 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<17>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<16>_3452 ),
    .LI(\sopc/openmips0/ex0/n0362 [17]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<17> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<17>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<16>_3452 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [17]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<17>_3451 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<16>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<15>_3453 ),
    .LI(\sopc/openmips0/ex0/n0362 [16]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<16> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<16>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<15>_3453 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [16]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<16>_3452 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<15>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<14>_3454 ),
    .LI(\sopc/openmips0/ex0/n0362 [15]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<15> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<15>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<14>_3454 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [15]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<15>_3453 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<14>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<13>_3455 ),
    .LI(\sopc/openmips0/ex0/n0362 [14]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<14> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<14>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<13>_3455 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [14]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<14>_3454 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<13>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<12>_3456 ),
    .LI(\sopc/openmips0/ex0/n0362 [13]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<13> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<13>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<12>_3456 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [13]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<13>_3455 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<12>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<11>_3457 ),
    .LI(\sopc/openmips0/ex0/n0362 [12]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<12> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<12>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<11>_3457 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [12]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<12>_3456 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<11>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<10>_3458 ),
    .LI(\sopc/openmips0/ex0/n0362 [11]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<11> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<11>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<10>_3458 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [11]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<11>_3457 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<10>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<9>_3459 ),
    .LI(\sopc/openmips0/ex0/n0362 [10]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<10> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<10>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<9>_3459 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [10]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<10>_3458 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<9>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<8>_3460 ),
    .LI(\sopc/openmips0/ex0/n0362 [9]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<9> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<9>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<8>_3460 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [9]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<9>_3459 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<8>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<7>_3461 ),
    .LI(\sopc/openmips0/ex0/n0362 [8]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<8> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<8>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<7>_3461 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [8]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<8>_3460 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<7>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<6>_3462 ),
    .LI(\sopc/openmips0/ex0/n0362 [7]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<7> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<7>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<6>_3462 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [7]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<7>_3461 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<6>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<5>_3463 ),
    .LI(\sopc/openmips0/ex0/n0362 [6]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<6> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<6>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<5>_3463 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [6]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<6>_3462 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<5>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<4>_3464 ),
    .LI(\sopc/openmips0/ex0/n0362 [5]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<5> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<5>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<4>_3464 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [5]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<5>_3463 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<4>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<3>_3465 ),
    .LI(\sopc/openmips0/ex0/n0362 [4]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<4> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<4>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<3>_3465 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [4]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<4>_3464 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<3>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<2>_3466 ),
    .LI(\sopc/openmips0/ex0/n0362 [3]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<3> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<3>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<2>_3466 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [3]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<3>_3465 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<2>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<1>_3467 ),
    .LI(\sopc/openmips0/ex0/n0362 [2]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<2> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<2>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<1>_3467 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [2]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<2>_3466 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<1>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_3468 ),
    .LI(\sopc/openmips0/ex0/n0362 [1]),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<1> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<1>  (
    .CI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_3468 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/n0362 [1]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<1>_3467 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_rt_7251 ),
    .O(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<0> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_rt_7251 ),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_3468 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<31>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<30>_3469 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [31]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<31> )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<30>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<29>_3470 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [30]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<30> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<30>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<29>_3470 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [30]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<30>_3469 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<29>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<28>_3471 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [29]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<29> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<29>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<28>_3471 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [29]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<29>_3470 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<28>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<27>_3472 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [28]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<28> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<28>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<27>_3472 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [28]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<28>_3471 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<27>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<26>_3473 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [27]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<27> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<27>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<26>_3473 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [27]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<27>_3472 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<26>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<25>_3474 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [26]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<26> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<26>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<25>_3474 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [26]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<26>_3473 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<25>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<24>_3475 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [25]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<25> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<25>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<24>_3475 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [25]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<25>_3474 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<24>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<23>_3476 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [24]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<24> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<24>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<23>_3476 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [24]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<24>_3475 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<23>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<22>_3477 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [23]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<23> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<23>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<22>_3477 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [23]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<23>_3476 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<22>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<21>_3478 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [22]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<22> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<22>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<21>_3478 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [22]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<22>_3477 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<21>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<20>_3479 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [21]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<21> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<21>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<20>_3479 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [21]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<21>_3478 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<20>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<19>_3480 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [20]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<20> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<20>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<19>_3480 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [20]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<20>_3479 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<19>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<18>_3481 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [19]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<19> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<19>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<18>_3481 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [19]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<19>_3480 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<18>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<17>_3482 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [18]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<18> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<18>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<17>_3482 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [18]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<18>_3481 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<17>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<16>_3483 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [17]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<17> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<17>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<16>_3483 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [17]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<17>_3482 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<16>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<15>_3484 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [16]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<16> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<16>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<15>_3484 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [16]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<16>_3483 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<15>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<14>_3485 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [15]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<15> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<15>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<14>_3485 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [15]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<15>_3484 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<14>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<13>_3486 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [14]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<14> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<14>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<13>_3486 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [14]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<14>_3485 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<13>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<12>_3487 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [13]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<13> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<13>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<12>_3487 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [13]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<13>_3486 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<12>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<11>_3488 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [12]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<12> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<12>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<11>_3488 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [12]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<12>_3487 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<11>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<10>_3489 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [11]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<11> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<11>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<10>_3489 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [11]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<11>_3488 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<10>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<9>_3490 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [10]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<10> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<10>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<9>_3490 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [10]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<10>_3489 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<9>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<8>_3491 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [9]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<9> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<9>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<8>_3491 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [9]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<9>_3490 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<8>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<7>_3492 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [8]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<8> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<8>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<7>_3492 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [8]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<8>_3491 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<7>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<6>_3493 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [7]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<7> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<7>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<6>_3493 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [7]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<7>_3492 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<6>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<5>_3494 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [6]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<6> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<6>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<5>_3494 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [6]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<6>_3493 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<5>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<4>_3495 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [5]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<5> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<5>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<4>_3495 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [5]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<5>_3494 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<4>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<3>_3496 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [4]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<4> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<4>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<3>_3496 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [4]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<4>_3495 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<3>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<2>_3497 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [3]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<3> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<3>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<2>_3497 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [3]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<3>_3496 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<2>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<1>_3498 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [2]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<2> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<2>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<1>_3498 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [2]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<2>_3497 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<1>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_3499 ),
    .LI(\sopc/openmips0/ex0/reg1_i_not [1]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<1> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<1>  (
    .CI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_3499 ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/ex0/reg1_i_not [1]),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<1>_3498 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_rt_7252 ),
    .O(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<0> )
  );
  MUXCY   \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_rt_7252 ),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_3499 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<14>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<13>_3506 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi14_3505 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<14>_3504 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<14>_3503 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<14>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<14>_3504 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi14  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi14_3505 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<13>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<12>_3509 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi13_3508 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<13>_3507 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<13>_3506 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<13>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<13>_3507 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi13  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi13_3508 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<12>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<11>_3512 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi12_3511 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<12>_3510 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<12>_3509 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<12>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<12>_3510 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi12  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi12_3511 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<11>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<10>_3515 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi11_3514 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<11>_3513 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<11>_3512 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<11>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<11>_3513 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi11_3514 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<10>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<9>_3518 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi10_3517 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<10>_3516 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<10>_3515 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<10>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<10>_3516 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi10  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi10_3517 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<9>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<8>_3521 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi9_3520 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<9>_3519 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<9>_3518 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<9>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<9>_3519 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi9  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi9_3520 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<8>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<7>_3524 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi8_3523 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<8>_3522 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<8>_3521 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<8>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<8>_3522 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi8  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi8_3523 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<7>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<6>_3527 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi7_3526 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<7>_3525 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<7>_3524 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<7>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<7>_3525 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi7  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi7_3526 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<6>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<5>_3530 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi6_3529 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<6>_3528 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<6>_3527 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<6>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<6>_3528 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi6  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi6_3529 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<5>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<4>_3533 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi5_3532 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<5>_3531 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<5>_3530 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<5>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<5>_3531 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi5_3532 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<4>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<3>_3536 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi4_3535 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<4>_3534 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<4>_3533 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<4>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<4>_3534 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi4_3535 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<3>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<2>_3539 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi3_3538 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<3>_3537 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<3>_3536 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<3>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<3>_3537 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi3  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi3_3538 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<2>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<1>_3542 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi2_3541 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<2>_3540 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<2>_3539 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<2>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<2>_3540 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi2  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi2_3541 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<1>  (
    .CI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<0>_3545 ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi1_3544 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<1>_3543 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<1>_3542 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<1>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<1>_3543 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi1_3544 )
  );
  MUXCY   \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<0>  (
    .CI(\sopc/bus_top0/digseg_ack_o ),
    .DI(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi_3547 ),
    .S(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<0>_3546 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<0>_3545 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<0>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lut<0>_3546 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_lutdi_3547 )
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<31>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [30]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [31]),
    .O(\sopc/openmips0/ex_mem_addr_o [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<31>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [31])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<30>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [29]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [30]),
    .O(\sopc/openmips0/ex_mem_addr_o [30])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<30>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [29]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [30]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<30>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [30])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<29>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [28]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [29]),
    .O(\sopc/openmips0/ex_mem_addr_o [29])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<29>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [28]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [29]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<29>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [29])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<28>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [27]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [28]),
    .O(\sopc/openmips0/ex_mem_addr_o [28])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<28>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [27]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [28]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<28>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [28])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<27>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [26]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [27]),
    .O(\sopc/openmips0/ex_mem_addr_o [27])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<27>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [26]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [27]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<27>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [27])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<26>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [25]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [26]),
    .O(\sopc/openmips0/ex_mem_addr_o [26])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<26>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [25]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [26]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<26>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [26])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<25>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [24]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [25]),
    .O(\sopc/openmips0/ex_mem_addr_o [25])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<25>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [24]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [25]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<25>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [25])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<24>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [23]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [24]),
    .O(\sopc/openmips0/ex_mem_addr_o [24])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<24>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [23]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [24]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<24>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [24])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<23>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [22]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [23]),
    .O(\sopc/openmips0/ex_mem_addr_o [23])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<23>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [22]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [23]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<23>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [23])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<22>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [21]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [22]),
    .O(\sopc/openmips0/ex_mem_addr_o [22])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<22>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [21]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [22]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<22>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [22])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<21>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [20]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [21]),
    .O(\sopc/openmips0/ex_mem_addr_o [21])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<21>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [20]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [21]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<21>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [21])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<20>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [19]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [20]),
    .O(\sopc/openmips0/ex_mem_addr_o [20])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<20>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [19]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [20]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<20>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [20])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<19>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [18]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [19]),
    .O(\sopc/openmips0/ex_mem_addr_o [19])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<19>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [18]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [19]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<19>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [19])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<18>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [17]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [18]),
    .O(\sopc/openmips0/ex_mem_addr_o [18])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<18>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [17]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [18]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<18>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [18])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<17>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [16]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [17]),
    .O(\sopc/openmips0/ex_mem_addr_o [17])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<17>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [16]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [17]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<17>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [17])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<16>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [15]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [16]),
    .O(\sopc/openmips0/ex_mem_addr_o [16])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<16>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [15]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [16]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<16>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [16])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<15>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [14]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [15]),
    .O(\sopc/openmips0/ex_mem_addr_o [15])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<15>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [14]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<15>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [15])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<14>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [13]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [14]),
    .O(\sopc/openmips0/ex_mem_addr_o [14])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<14>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [13]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [14]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<14>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [14]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [14])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<13>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [12]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [13]),
    .O(\sopc/openmips0/ex_mem_addr_o [13])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<13>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [12]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [13]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<13>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [13]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [13])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<12>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [11]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [12]),
    .O(\sopc/openmips0/ex_mem_addr_o [12])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<12>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [11]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [12]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<12>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [12]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [12])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<11>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [10]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [11]),
    .O(\sopc/openmips0/ex_mem_addr_o [11])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<11>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [10]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [11]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<11>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [11]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [11])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<10>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [9]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [10]),
    .O(\sopc/openmips0/ex_mem_addr_o [10])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<10>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [9]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [10]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<10>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [10]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [10])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<9>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [8]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [9]),
    .O(\sopc/openmips0/ex_mem_addr_o [9])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<9>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [8]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [9]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<9>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [9]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [9])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<8>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [7]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [8]),
    .O(\sopc/openmips0/ex_mem_addr_o [8])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<8>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [7]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [8]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<8>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [8]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [8])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<7>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [6]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [7]),
    .O(\sopc/openmips0/ex_mem_addr_o [7])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<7>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [6]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [7]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<7>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [7]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [7])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<6>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [5]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [6]),
    .O(\sopc/openmips0/ex_mem_addr_o [6])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<6>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [5]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [6]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<6>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [6]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [6])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<5>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [4]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [5]),
    .O(\sopc/openmips0/ex_mem_addr_o [5])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<5>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [4]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [5]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<5>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [5]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [5])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<4>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [3]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [4]),
    .O(\sopc/openmips0/ex_mem_addr_o [4])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<4>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [3]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [4]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<4>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [4]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [4])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<3>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [2]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [3]),
    .O(\sopc/openmips0/ex_mem_addr_o [3])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<3>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [2]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [3]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<3>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [3]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [3])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<2>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [1]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [2]),
    .O(\sopc/openmips0/ex_mem_addr_o [2])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<2>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [1]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [2]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<2>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [2]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [2])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<1>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [0]),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [1]),
    .O(\sopc/openmips0/ex_mem_addr_o [1])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<1>  (
    .CI(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [0]),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [1]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<1>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [1]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [1])
  );
  XORCY   \sopc/openmips0/ex0/Madd_mem_addr_o_xor<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [0]),
    .O(\sopc/openmips0/ex_mem_addr_o [0])
  );
  MUXCY   \sopc/openmips0/ex0/Madd_mem_addr_o_cy<0>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .S(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [0]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Madd_mem_addr_o_lut<0>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [0]),
    .O(\sopc/openmips0/ex0/Madd_mem_addr_o_lut [0])
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \sopc/openmips0/ex0/Mmult_hilo_temp3  (
    .CECARRYIN(baseram_addr_19_OBUF_2674),
    .RSTC(baseram_addr_19_OBUF_2674),
    .RSTCARRYIN(baseram_addr_19_OBUF_2674),
    .CED(baseram_addr_19_OBUF_2674),
    .RSTD(baseram_addr_19_OBUF_2674),
    .CEOPMODE(baseram_addr_19_OBUF_2674),
    .CEC(baseram_addr_19_OBUF_2674),
    .CARRYOUTF(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(baseram_addr_19_OBUF_2674),
    .RSTM(baseram_addr_19_OBUF_2674),
    .CLK(baseram_addr_19_OBUF_2674),
    .RSTB(baseram_addr_19_OBUF_2674),
    .CEM(baseram_addr_19_OBUF_2674),
    .CEB(baseram_addr_19_OBUF_2674),
    .CARRYIN(baseram_addr_19_OBUF_2674),
    .CEP(baseram_addr_19_OBUF_2674),
    .CEA(baseram_addr_19_OBUF_2674),
    .CARRYOUT(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_CARRYOUT_UNCONNECTED ),
    .RSTA(baseram_addr_19_OBUF_2674),
    .RSTP(baseram_addr_19_OBUF_2674),
    .B({\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_17 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_16 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_15 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_14 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_13 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_12 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_11 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_10 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_9 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_8 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_7 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_6 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_5 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_4 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_2 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_1 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_0 }),
    .BCOUT({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCIN<0>_UNCONNECTED }),
    .C({\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P46_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P45_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P44_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P43_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P42_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P41_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P40_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P39_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P38_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P37_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P36_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P35_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P34_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P33_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P32_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P31_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P30_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P29_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P28_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P27_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P26_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P25_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P24_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P23_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P21_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P20_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P19_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P18_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P17_to_Mmult_hilo_temp3 }),
    .P({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_P<30>_UNCONNECTED , 
\sopc/openmips0/ex0/hilo_temp [63], \sopc/openmips0/ex0/hilo_temp [62], \sopc/openmips0/ex0/hilo_temp [61], \sopc/openmips0/ex0/hilo_temp [60], 
\sopc/openmips0/ex0/hilo_temp [59], \sopc/openmips0/ex0/hilo_temp [58], \sopc/openmips0/ex0/hilo_temp [57], \sopc/openmips0/ex0/hilo_temp [56], 
\sopc/openmips0/ex0/hilo_temp [55], \sopc/openmips0/ex0/hilo_temp [54], \sopc/openmips0/ex0/hilo_temp [53], \sopc/openmips0/ex0/hilo_temp [52], 
\sopc/openmips0/ex0/hilo_temp [51], \sopc/openmips0/ex0/hilo_temp [50], \sopc/openmips0/ex0/hilo_temp [49], \sopc/openmips0/ex0/hilo_temp [48], 
\sopc/openmips0/ex0/hilo_temp [47], \sopc/openmips0/ex0/hilo_temp [46], \sopc/openmips0/ex0/hilo_temp [45], \sopc/openmips0/ex0/hilo_temp [44], 
\sopc/openmips0/ex0/hilo_temp [43], \sopc/openmips0/ex0/hilo_temp [42], \sopc/openmips0/ex0/hilo_temp [41], \sopc/openmips0/ex0/hilo_temp [40], 
\sopc/openmips0/ex0/hilo_temp [39], \sopc/openmips0/ex0/hilo_temp [38], \sopc/openmips0/ex0/hilo_temp [37], \sopc/openmips0/ex0/hilo_temp [36], 
\sopc/openmips0/ex0/hilo_temp [35], \sopc/openmips0/ex0/hilo_temp [34]}),
    .OPMODE({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o 
, \sopc/bus_top0/digseg_ack_o , baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o }),
    .D({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .PCOUT({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_PCOUT<0>_UNCONNECTED }),
    .A({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata1_mult [31], 
\sopc/openmips0/ex0/opdata1_mult [30], \sopc/openmips0/ex0/opdata1_mult [29], \sopc/openmips0/ex0/opdata1_mult [28], 
\sopc/openmips0/ex0/opdata1_mult [27], \sopc/openmips0/ex0/opdata1_mult [26], \sopc/openmips0/ex0/opdata1_mult [25], 
\sopc/openmips0/ex0/opdata1_mult [24], \sopc/openmips0/ex0/opdata1_mult [23], \sopc/openmips0/ex0/opdata1_mult [22], 
\sopc/openmips0/ex0/opdata1_mult [21], \sopc/openmips0/ex0/opdata1_mult [20], \sopc/openmips0/ex0/opdata1_mult [19], 
\sopc/openmips0/ex0/opdata1_mult [18], \sopc/openmips0/ex0/opdata1_mult [17]}),
    .M({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp3_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \sopc/openmips0/ex0/Mmult_hilo_temp2  (
    .CECARRYIN(baseram_addr_19_OBUF_2674),
    .RSTC(baseram_addr_19_OBUF_2674),
    .RSTCARRYIN(baseram_addr_19_OBUF_2674),
    .CED(baseram_addr_19_OBUF_2674),
    .RSTD(baseram_addr_19_OBUF_2674),
    .CEOPMODE(baseram_addr_19_OBUF_2674),
    .CEC(baseram_addr_19_OBUF_2674),
    .CARRYOUTF(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(baseram_addr_19_OBUF_2674),
    .RSTM(baseram_addr_19_OBUF_2674),
    .CLK(baseram_addr_19_OBUF_2674),
    .RSTB(baseram_addr_19_OBUF_2674),
    .CEM(baseram_addr_19_OBUF_2674),
    .CEB(baseram_addr_19_OBUF_2674),
    .CARRYIN(baseram_addr_19_OBUF_2674),
    .CEP(baseram_addr_19_OBUF_2674),
    .CEA(baseram_addr_19_OBUF_2674),
    .CARRYOUT(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_CARRYOUT_UNCONNECTED ),
    .RSTA(baseram_addr_19_OBUF_2674),
    .RSTP(baseram_addr_19_OBUF_2674),
    .B({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata2_mult [31], 
\sopc/openmips0/ex0/opdata2_mult [30], \sopc/openmips0/ex0/opdata2_mult [29], \sopc/openmips0/ex0/opdata2_mult [28], 
\sopc/openmips0/ex0/opdata2_mult [27], \sopc/openmips0/ex0/opdata2_mult [26], \sopc/openmips0/ex0/opdata2_mult [25], 
\sopc/openmips0/ex0/opdata2_mult [24], \sopc/openmips0/ex0/opdata2_mult [23], \sopc/openmips0/ex0/opdata2_mult [22], 
\sopc/openmips0/ex0/opdata2_mult [21], \sopc/openmips0/ex0/opdata2_mult [20], \sopc/openmips0/ex0/opdata2_mult [19], 
\sopc/openmips0/ex0/opdata2_mult [18], \sopc/openmips0/ex0/opdata2_mult [17]}),
    .BCOUT({\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_17 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_16 
, \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_15 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_14 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_13 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_12 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_11 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_10 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_9 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_8 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_7 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_6 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_5 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_4 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_2 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_1 , \sopc/openmips0/ex0/Mmult_hilo_temp2_BCOUT_to_Mmult_hilo_temp3_B_0 }),
    .PCIN({\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_47 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_46 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_45 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_44 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_43 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_42 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_41 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_40 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_39 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_38 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_37 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_36 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_35 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_34 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_33 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_32 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_31 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_30 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_29 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_28 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_27 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_26 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_25 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_24 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_23 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_22 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_21 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_20 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_19 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_18 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_17 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_16 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_15 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_14 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_13 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_12 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_11 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_10 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_8 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_7 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_6 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_5 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_4 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_2 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0 }),
    .C({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .P({\sopc/openmips0/ex0/Mmult_hilo_temp2_P47_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P46_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P45_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P44_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P43_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P42_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P41_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P40_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P39_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P38_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P37_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P36_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P35_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P34_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P33_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P32_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P31_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P30_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P29_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P28_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P27_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P26_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P25_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P24_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P23_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P21_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P20_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P19_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/Mmult_hilo_temp2_P18_to_Mmult_hilo_temp3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp2_P17_to_Mmult_hilo_temp3 , \sopc/openmips0/ex0/hilo_temp [33], \sopc/openmips0/ex0/hilo_temp [32], 
\sopc/openmips0/ex0/hilo_temp [31], \sopc/openmips0/ex0/hilo_temp [30], \sopc/openmips0/ex0/hilo_temp [29], \sopc/openmips0/ex0/hilo_temp [28], 
\sopc/openmips0/ex0/hilo_temp [27], \sopc/openmips0/ex0/hilo_temp [26], \sopc/openmips0/ex0/hilo_temp [25], \sopc/openmips0/ex0/hilo_temp [24], 
\sopc/openmips0/ex0/hilo_temp [23], \sopc/openmips0/ex0/hilo_temp [22], \sopc/openmips0/ex0/hilo_temp [21], \sopc/openmips0/ex0/hilo_temp [20], 
\sopc/openmips0/ex0/hilo_temp [19], \sopc/openmips0/ex0/hilo_temp [18], \sopc/openmips0/ex0/hilo_temp [17]}),
    .OPMODE({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
\sopc/bus_top0/digseg_ack_o , baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o }),
    .D({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .PCOUT({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_PCOUT<0>_UNCONNECTED }),
    .A({baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata1_mult [16], \sopc/openmips0/ex0/opdata1_mult [15], \sopc/openmips0/ex0/opdata1_mult [14]
, \sopc/openmips0/ex0/opdata1_mult [13], \sopc/openmips0/ex0/opdata1_mult [12], \sopc/openmips0/ex0/opdata1_mult [11], 
\sopc/openmips0/ex0/opdata1_mult [10], \sopc/openmips0/ex0/opdata1_mult [9], \sopc/openmips0/ex0/opdata1_mult [8], 
\sopc/openmips0/ex0/opdata1_mult [7], \sopc/openmips0/ex0/opdata1_mult [6], \sopc/openmips0/ex0/opdata1_mult [5], \sopc/openmips0/ex0/opdata1_mult [4]
, \sopc/openmips0/ex0/opdata1_mult [3], \sopc/openmips0/ex0/opdata1_mult [2], \sopc/openmips0/ex0/opdata1_mult [1], 
\sopc/openmips0/ex0/opdata1_mult [0]}),
    .M({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp2_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \sopc/openmips0/ex0/Mmult_hilo_temp1  (
    .CECARRYIN(baseram_addr_19_OBUF_2674),
    .RSTC(baseram_addr_19_OBUF_2674),
    .RSTCARRYIN(baseram_addr_19_OBUF_2674),
    .CED(baseram_addr_19_OBUF_2674),
    .RSTD(baseram_addr_19_OBUF_2674),
    .CEOPMODE(baseram_addr_19_OBUF_2674),
    .CEC(baseram_addr_19_OBUF_2674),
    .CARRYOUTF(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(baseram_addr_19_OBUF_2674),
    .RSTM(baseram_addr_19_OBUF_2674),
    .CLK(baseram_addr_19_OBUF_2674),
    .RSTB(baseram_addr_19_OBUF_2674),
    .CEM(baseram_addr_19_OBUF_2674),
    .CEB(baseram_addr_19_OBUF_2674),
    .CARRYIN(baseram_addr_19_OBUF_2674),
    .CEP(baseram_addr_19_OBUF_2674),
    .CEA(baseram_addr_19_OBUF_2674),
    .CARRYOUT(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_CARRYOUT_UNCONNECTED ),
    .RSTA(baseram_addr_19_OBUF_2674),
    .RSTP(baseram_addr_19_OBUF_2674),
    .B({\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_17 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_16 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_15 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_14 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_13 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_12 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_11 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_10 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_9 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_8 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_7 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_6 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_5 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_4 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_3 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_2 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_1 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_0 }),
    .BCOUT({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_PCIN<0>_UNCONNECTED }),
    .C({\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P46_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P45_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P44_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P43_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P42_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P41_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P40_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P39_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P38_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P37_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P36_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P35_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P34_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P33_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P32_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P31_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P30_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P29_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P27_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P26_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P25_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P24_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P23_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P22_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P21_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P20_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P19_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P18_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1 }),
    .P({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_P<0>_UNCONNECTED }),
    .OPMODE({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o 
, \sopc/bus_top0/digseg_ack_o , baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o }),
    .D({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .PCOUT({\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_47 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_46 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_45 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_44 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_43 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_42 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_41 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_40 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_39 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_38 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_37 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_36 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_35 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_34 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_33 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_32 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_31 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_30 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_29 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_28 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_27 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_26 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_25 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_24 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_23 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_22 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_21 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_20 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_19 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_18 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_17 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_16 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_15 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_14 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_13 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_12 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_11 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_10 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_8 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_7 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_6 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_5 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_4 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_3 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_2 , \sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0 }),
    .A({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata1_mult [31], 
\sopc/openmips0/ex0/opdata1_mult [30], \sopc/openmips0/ex0/opdata1_mult [29], \sopc/openmips0/ex0/opdata1_mult [28], 
\sopc/openmips0/ex0/opdata1_mult [27], \sopc/openmips0/ex0/opdata1_mult [26], \sopc/openmips0/ex0/opdata1_mult [25], 
\sopc/openmips0/ex0/opdata1_mult [24], \sopc/openmips0/ex0/opdata1_mult [23], \sopc/openmips0/ex0/opdata1_mult [22], 
\sopc/openmips0/ex0/opdata1_mult [21], \sopc/openmips0/ex0/opdata1_mult [20], \sopc/openmips0/ex0/opdata1_mult [19], 
\sopc/openmips0/ex0/opdata1_mult [18], \sopc/openmips0/ex0/opdata1_mult [17]}),
    .M({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp1_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \sopc/openmips0/ex0/Mmult_hilo_temp  (
    .CECARRYIN(baseram_addr_19_OBUF_2674),
    .RSTC(baseram_addr_19_OBUF_2674),
    .RSTCARRYIN(baseram_addr_19_OBUF_2674),
    .CED(baseram_addr_19_OBUF_2674),
    .RSTD(baseram_addr_19_OBUF_2674),
    .CEOPMODE(baseram_addr_19_OBUF_2674),
    .CEC(baseram_addr_19_OBUF_2674),
    .CARRYOUTF(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(baseram_addr_19_OBUF_2674),
    .RSTM(baseram_addr_19_OBUF_2674),
    .CLK(baseram_addr_19_OBUF_2674),
    .RSTB(baseram_addr_19_OBUF_2674),
    .CEM(baseram_addr_19_OBUF_2674),
    .CEB(baseram_addr_19_OBUF_2674),
    .CARRYIN(baseram_addr_19_OBUF_2674),
    .CEP(baseram_addr_19_OBUF_2674),
    .CEA(baseram_addr_19_OBUF_2674),
    .CARRYOUT(\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_CARRYOUT_UNCONNECTED ),
    .RSTA(baseram_addr_19_OBUF_2674),
    .RSTP(baseram_addr_19_OBUF_2674),
    .B({baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata2_mult [16], \sopc/openmips0/ex0/opdata2_mult [15], \sopc/openmips0/ex0/opdata2_mult [14]
, \sopc/openmips0/ex0/opdata2_mult [13], \sopc/openmips0/ex0/opdata2_mult [12], \sopc/openmips0/ex0/opdata2_mult [11], 
\sopc/openmips0/ex0/opdata2_mult [10], \sopc/openmips0/ex0/opdata2_mult [9], \sopc/openmips0/ex0/opdata2_mult [8], 
\sopc/openmips0/ex0/opdata2_mult [7], \sopc/openmips0/ex0/opdata2_mult [6], \sopc/openmips0/ex0/opdata2_mult [5], \sopc/openmips0/ex0/opdata2_mult [4]
, \sopc/openmips0/ex0/opdata2_mult [3], \sopc/openmips0/ex0/opdata2_mult [2], \sopc/openmips0/ex0/opdata2_mult [1], 
\sopc/openmips0/ex0/opdata2_mult [0]}),
    .BCOUT({\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_17 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_16 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_15 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_14 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_13 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_12 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_11 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_10 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_9 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_8 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_7 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_6 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_5 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_4 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_3 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_2 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_1 , \sopc/openmips0/ex0/Mmult_hilo_temp_BCOUT_to_Mmult_hilo_temp1_B_0 }),
    .PCIN({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCIN<0>_UNCONNECTED }),
    .C({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .P({\sopc/openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P46_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P45_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P44_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P43_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P42_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P41_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P40_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P39_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P38_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P37_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P36_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P35_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P34_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P33_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P32_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P31_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P30_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P29_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P27_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P26_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P25_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P24_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P23_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P22_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P21_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P20_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P19_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/Mmult_hilo_temp_P18_to_Mmult_hilo_temp1 , 
\sopc/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1 , \sopc/openmips0/ex0/hilo_temp [16], \sopc/openmips0/ex0/hilo_temp [15], 
\sopc/openmips0/ex0/hilo_temp [14], \sopc/openmips0/ex0/hilo_temp [13], \sopc/openmips0/ex0/hilo_temp [12], \sopc/openmips0/ex0/hilo_temp [11], 
\sopc/openmips0/ex0/hilo_temp [10], \sopc/openmips0/ex0/hilo_temp [9], \sopc/openmips0/ex0/hilo_temp [8], \sopc/openmips0/ex0/hilo_temp [7], 
\sopc/openmips0/ex0/hilo_temp [6], \sopc/openmips0/ex0/hilo_temp [5], \sopc/openmips0/ex0/hilo_temp [4], \sopc/openmips0/ex0/hilo_temp [3], 
\sopc/openmips0/ex0/hilo_temp [2], \sopc/openmips0/ex0/hilo_temp [1], \sopc/openmips0/ex0/hilo_temp [0]}),
    .OPMODE({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, \sopc/bus_top0/digseg_ack_o }),
    .D({baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, 
baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674, baseram_addr_19_OBUF_2674}),
    .PCOUT({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<47>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<46>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<45>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<44>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<43>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<42>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<41>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<40>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<39>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<38>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<37>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<36>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_PCOUT<0>_UNCONNECTED }),
    .A({baseram_addr_19_OBUF_2674, \sopc/openmips0/ex0/opdata1_mult [16], \sopc/openmips0/ex0/opdata1_mult [15], \sopc/openmips0/ex0/opdata1_mult [14]
, \sopc/openmips0/ex0/opdata1_mult [13], \sopc/openmips0/ex0/opdata1_mult [12], \sopc/openmips0/ex0/opdata1_mult [11], 
\sopc/openmips0/ex0/opdata1_mult [10], \sopc/openmips0/ex0/opdata1_mult [9], \sopc/openmips0/ex0/opdata1_mult [8], 
\sopc/openmips0/ex0/opdata1_mult [7], \sopc/openmips0/ex0/opdata1_mult [6], \sopc/openmips0/ex0/opdata1_mult [5], \sopc/openmips0/ex0/opdata1_mult [4]
, \sopc/openmips0/ex0/opdata1_mult [3], \sopc/openmips0/ex0/opdata1_mult [2], \sopc/openmips0/ex0/opdata1_mult [1], 
\sopc/openmips0/ex0/opdata1_mult [0]}),
    .M({\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<35>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<34>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<33>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<32>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<31>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<30>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<29>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<28>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<27>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<26>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<25>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<24>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<23>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<22>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<21>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<20>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<19>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<18>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<17>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<16>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<15>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<14>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<13>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<12>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<11>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<10>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<9>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<8>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<7>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<6>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<5>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<4>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<3>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<2>_UNCONNECTED , 
\NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<1>_UNCONNECTED , \NLW_sopc/openmips0/ex0/Mmult_hilo_temp_M<0>_UNCONNECTED })
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_31  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<31> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_31_636 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_0  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/_n0645 [0]),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_0_605 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_1  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/_n0645 [1]),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_1_606 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_2  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<2> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_2_607 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_3  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<3> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_3_608 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_4  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<4> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_4_609 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_5  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<5> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_5_610 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_6  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<6> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_6_611 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_8  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<8> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_8_613 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_9  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<9> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_9_614 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_7  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<7> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_7_612 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_10  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_10_615 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_11  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<11> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_11_616 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_12  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<12> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_12_617 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_13  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<13> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_13_618 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_14  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<14> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_14_619 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_15  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<15> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_15_620 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_16  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<16> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_16_621 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_17  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<17> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_17_622 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_18  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<18> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_18_623 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_19  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<19> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_19_624 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_20  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<20> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_20_625 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_21  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<21> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_21_626 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_22  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<22> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_22_627 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_23  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<23> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_23_628 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_25  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<25> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_25_630 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_26  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<26> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_26_631 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_24  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<24> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_24_629 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_27  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<27> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_27_632 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_28  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<28> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_28_633 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_29  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<29> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_29_634 )
  );
  LDC   \sopc/openmips0/mem0/mem_addr_o_30  (
    .CLR(rst_IBUF_BUFG_LUT1),
    .D(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<30> ),
    .G(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .Q(\sopc/openmips0/mem0/mem_addr_o_30_635 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_31  (
    .D(\sopc/bus_top0/bus0/_n0079[31] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_31_324 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_0  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_0_293 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_1  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<1>_4455 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_1_294 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_2  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<2>_4456 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_2_295 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_3  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<3>_4457 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_3_296 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_4  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_4_297 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_5  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<5>_4459 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_5_298 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_6  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<6>_4460 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_6_299 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_7  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<7>_4461 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_7_300 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_8  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<8>_4462 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_8_301 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_9  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<9>_4463 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_9_302 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_10  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<10>_4464 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_10_303 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_11  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<11>_4465 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_11_304 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_12  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<12>_4466 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_12_305 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_13  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<13>_4467 ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_13_306 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_14  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<14> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_14_307 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_15  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<15> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_15_308 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_16  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<16> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_16_309 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_17  (
    .D(\sopc/bus_top0/bus0/_n0079[17] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_17_310 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_18  (
    .D(\sopc/bus_top0/bus0/_n0079[18] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_18_311 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_19  (
    .D(\sopc/bus_top0/bus0/_n0079[19] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_19_312 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_20  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<20> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_20_313 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_21  (
    .D(\sopc/bus_top0/bus0/_n0079[21] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_21_314 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_22  (
    .D(\sopc/bus_top0/bus0/_n0079[22] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_22_315 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_23  (
    .D(\sopc/bus_top0/bus0/_n0079[23] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_23_316 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_24  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<24> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_24_317 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_25  (
    .D(\sopc/bus_top0/bus0/_n0079[25] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_25_318 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_26  (
    .D(\sopc/bus_top0/bus0/_n0079[26] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_26_319 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_27  (
    .D(\sopc/bus_top0/bus0/_n0079[27] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_27_320 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_28  (
    .D(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<28> ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_28_321 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_29  (
    .D(\sopc/bus_top0/bus0/_n0079[29] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_29_322 )
  );
  LD   \sopc/bus_top0/bus0/m_data_o_30  (
    .D(\sopc/bus_top0/bus0/_n0079[30] ),
    .G(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .Q(\sopc/bus_top0/bus0/m_data_o_30_323 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2-In ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3-In ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1-In ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4-In ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<6> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<5> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<4> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<3> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<2> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<1> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u0/_n0080_inv ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<0> ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [0])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<16>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [15]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>_rt_6042 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [16])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [15]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>_rt_6042 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [16])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<15>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [14]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>_rt_6043 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [15])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [14]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>_rt_6043 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [15])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<14>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [13]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>_rt_6044 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [14])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [13]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>_rt_6044 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [14])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<13>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [12]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>_rt_6045 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [13])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [12]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>_rt_6045 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [13])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<12>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [11]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>_rt_6046 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [12])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [11]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>_rt_6046 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [12])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<11>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [10]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>_rt_6047 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [11])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [10]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>_rt_6047 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [11])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<10>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [9]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>_rt_6048 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [10])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [9]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>_rt_6048 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [10])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<9>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [8]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>_rt_6049 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [9])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [8]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>_rt_6049 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [9])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<8>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [7]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[8] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [8])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<8>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [7]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[8] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [8])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<7>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [6]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>_rt_6050 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [7])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [6]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>_rt_6050 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [7])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<6>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [5]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>_rt_6051 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [6])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [5]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>_rt_6051 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [6])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<5>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [4]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[5] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [5])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<5>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [4]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[5] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [5])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<4>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [3]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>_rt_6052 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [4])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [3]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>_rt_6052 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [4])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<3>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [2]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[3] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [3])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<3>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [2]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[3] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [3])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<2>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [1]),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[2] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [2])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<2>  (
    .CI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [1]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[2] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [2])
  );
  XORCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_xor<1>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[1] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/n0007 [1])
  );
  MUXCY   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<1>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[1] ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [17]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [16]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [15]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [14]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [13]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [12]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [11]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [10]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [9]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [8]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [7]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [6]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [5]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [4]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [3]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [2]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/tickgen/Acc_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [1]),
    .Q(\sopc/bus_top0/uart0/u0/tickgen/Acc [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/OversamplingCnt_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .D(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt2 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/OversamplingCnt [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/OversamplingCnt_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .D(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt1 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/OversamplingCnt [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/OversamplingCnt_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .D(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/OversamplingCnt [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1-In ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2-In ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3-In ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 )
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \sopc/bus_top0/uart0/u1/Filter_cnt_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/_n0165_inv ),
    .D(\sopc/bus_top0/uart0/u1/Result [1]),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/Filter_cnt [1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \sopc/bus_top0/uart0/u1/Filter_cnt_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/_n0165_inv ),
    .D(\sopc/bus_top0/uart0/u1/Result [0]),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/Filter_cnt [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/ack  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/_n0156_inv_4597 ),
    .D(\sopc/bus_top0/uart0/u1/_n0136 ),
    .Q(\sopc/bus_top0/uart0/u1/ack_206 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_bit_4607 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [7]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [6]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [5]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [4]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [3]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [2]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/RxD_data_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o ),
    .D(\sopc/bus_top0/uart0/u1/RxD_data [1]),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_data [0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \sopc/bus_top0/uart0/u1/RxD_sync_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .D(\sopc/bus_top0/uart0/u1/RxD_sync [0]),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_sync [1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \sopc/bus_top0/uart0/u1/RxD_sync_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .D(com_RxD_IBUF_8),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/bus_top0/uart0/u1/RxD_sync [0])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \sopc/bus_top0/uart0/u1/RxD_bit  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/bus_top0/uart0/u1/_n0135_inv ),
    .D(\sopc/bus_top0/uart0/u1/Filter_cnt [1]),
    .Q(\sopc/bus_top0/uart0/u1/RxD_bit_4607 )
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<16>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [15]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>_rt_6053 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [16])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [15]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>_rt_6053 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [16])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<15>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [14]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>_rt_6054 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [15])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [14]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>_rt_6054 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [15])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<14>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [13]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>_rt_6055 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [14])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [13]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>_rt_6055 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [14])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<13>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [12]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>_rt_6056 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [13])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [12]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>_rt_6056 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [13])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<12>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [11]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>_rt_6057 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [12])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [11]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>_rt_6057 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [12])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<11>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [10]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[11] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [11])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<11>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [10]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[11] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [11])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<10>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [9]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>_rt_6058 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [10])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [9]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>_rt_6058 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [10])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<9>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [8]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>_rt_6059 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [9])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [8]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>_rt_6059 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [9])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<8>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [7]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[8] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [8])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<8>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [7]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[8] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [8])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<7>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [6]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>_rt_6060 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [7])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [6]),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>_rt_6060 ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [7])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<6>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [5]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[6] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [6])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<6>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [5]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[6] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [6])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<5>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [4]),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[5] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [5])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<5>  (
    .CI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [4]),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[5] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [5])
  );
  XORCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_xor<4>  (
    .CI(baseram_addr_19_OBUF_2674),
    .LI(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[4] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [4])
  );
  MUXCY   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<4>  (
    .CI(baseram_addr_19_OBUF_2674),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[4] ),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy [16]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [16]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [15]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [14]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [13]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [12]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [11]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [10]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [9]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [8]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [7]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [6]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [5]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u1/tickgen/Acc_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u1/tickgen/GND_338_o_BUS_0793_mux_2_OUT [4]),
    .Q(\sopc/bus_top0/uart0/u1/tickgen/Acc [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/Mmux_clk_tmp11  (
    .I0(sw_dip_31_IBUF_7367),
    .I1(\sopc/clk_2_325 ),
    .I2(clk_key_IBUF_7),
    .O(\sopc/clk_tmp )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/select[7]_select[8]_OR_3_o1  (
    .I0(sw_dip_10_IBUF_1),
    .I1(sw_dip_7_IBUF_4),
    .I2(sw_dip_8_IBUF_3),
    .I3(sw_dip_9_IBUF_2),
    .O(\sopc/select[7]_select[8]_OR_3_o )
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_flash_oe_Mux_22_o11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_flash_oe_Mux_22_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAFB ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT111  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [4]),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT131  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [6]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h5D ))
  \sopc/bus_top0/flash0/flash_driver0/_n0137_inv1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0137_inv )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt_xor<0>11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [0]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .O(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt )
  );
  LUT6 #(
    .INIT ( 64'h8808808888888800 ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o71  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/wishbone_data_o [0]),
    .I3(\sopc/wishbone_data_o [3]),
    .I4(\sopc/wishbone_data_o [1]),
    .I5(\sopc/wishbone_data_o [2]),
    .O(segdisp0_6_OBUF_158)
  );
  LUT6 #(
    .INIT ( 64'h8808808888888800 ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o71  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/wishbone_data_o [4]),
    .I3(\sopc/wishbone_data_o [7]),
    .I4(\sopc/wishbone_data_o [5]),
    .I5(\sopc/wishbone_data_o [6]),
    .O(segdisp1_6_OBUF_165)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt_xor<2>11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [2]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [0]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [1]),
    .O(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt2 )
  );
  LUT5 #(
    .INIT ( 32'h55554045 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT141  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [7]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<10>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [10]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [10]),
    .I5(\sopc/bus_top0/bus0/m_data_o_10_303 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<11>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [11]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [11]),
    .I5(\sopc/bus_top0/bus0/m_data_o_11_304 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<12>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [12]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [12]),
    .I5(\sopc/bus_top0/bus0/m_data_o_12_305 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<13>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [13]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [13]),
    .I5(\sopc/bus_top0/bus0/m_data_o_13_306 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<14>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [14]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [14]),
    .I5(\sopc/bus_top0/bus0/m_data_o_14_307 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<15>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [15]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [15]),
    .I5(\sopc/bus_top0/bus0/m_data_o_15_308 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<1>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [1]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [1]),
    .I5(\sopc/bus_top0/bus0/m_data_o_1_294 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<2>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [2]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [2]),
    .I5(\sopc/bus_top0/bus0/m_data_o_2_295 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<3>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [3]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [3]),
    .I5(\sopc/bus_top0/bus0/m_data_o_3_296 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<4>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [4]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [4]),
    .I5(\sopc/bus_top0/bus0/m_data_o_4_297 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<5>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [5]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [5]),
    .I5(\sopc/bus_top0/bus0/m_data_o_5_298 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<6>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [6]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [6]),
    .I5(\sopc/bus_top0/bus0/m_data_o_6_299 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<7>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [7]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [7]),
    .I5(\sopc/bus_top0/bus0/m_data_o_7_300 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<8>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [8]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [8]),
    .I5(\sopc/bus_top0/bus0/m_data_o_8_301 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBBAAABA11100010 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<9>11  (
    .I0(sw_dip_7_IBUF_4),
    .I1(sw_dip_8_IBUF_3),
    .I2(\sopc/wishbone_addr_o [9]),
    .I3(sw_dip_9_IBUF_2),
    .I4(\sopc/wishbone_data_o [9]),
    .I5(\sopc/bus_top0/bus0/m_data_o_9_302 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h0828 ))
  \sopc/bus_top0/flash0/flash_driver0/_n0234_inv1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0234_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4045 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT121  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [5]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt_xor<1>11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [0]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [1]),
    .O(\sopc/bus_top0/flash0/flash_driver0/Mcount_read_wait_cnt1 )
  );
  LUT5 #(
    .INIT ( 32'h00080808 ))
  \sopc/bus_top0/flash0/flash_driver0/_n0193_inv1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I4(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [2]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0193_inv )
  );
  LUT4 #(
    .INIT ( 16'h4809 ))
  \sopc/bus_top0/flash0/flash_driver0/_n0177_inv1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0177_inv )
  );
  LUT5 #(
    .INIT ( 32'h6969E968 ))
  \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<0>1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I4(\sopc/wishbone_we_o ),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h15BE ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_flash_we_Mux_18_o11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_flash_we_Mux_18_o )
  );
  LUT6 #(
    .INIT ( 64'h5D8ADD8A5DCADDCA ))
  \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<3>1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I4(\sopc/wishbone_we_o ),
    .I5(N416),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h23A3AAAB23A3EAEB ))
  \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<2>1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I5(N416),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/bus_top0/flash0/flash_driver0/_n0249<3>1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0249 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/bus_top0/flash0/flash_driver0/_n0240_inv1  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/_n0240_inv )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc321  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [9]),
    .O(\sopc/openmips0/new_pc [9])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc311  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [8]),
    .O(\sopc/openmips0/new_pc [8])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc301  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [7]),
    .O(\sopc/openmips0/new_pc [7])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc271  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [4]),
    .O(\sopc/openmips0/new_pc [4])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc261  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [3]),
    .O(\sopc/openmips0/new_pc [3])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc251  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [31]),
    .O(\sopc/openmips0/new_pc [31])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc231  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [2]),
    .O(\sopc/openmips0/new_pc [2])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc221  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [29]),
    .O(\sopc/openmips0/new_pc [29])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc241  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [30]),
    .O(\sopc/openmips0/new_pc [30])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc211  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [28]),
    .O(\sopc/openmips0/new_pc [28])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc201  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [27]),
    .O(\sopc/openmips0/new_pc [27])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc191  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [26]),
    .O(\sopc/openmips0/new_pc [26])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc181  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [25]),
    .O(\sopc/openmips0/new_pc [25])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc171  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [24]),
    .O(\sopc/openmips0/new_pc [24])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc161  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [23]),
    .O(\sopc/openmips0/new_pc [23])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc151  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [22]),
    .O(\sopc/openmips0/new_pc [22])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc141  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [21]),
    .O(\sopc/openmips0/new_pc [21])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc131  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [20]),
    .O(\sopc/openmips0/new_pc [20])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc121  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [1]),
    .O(\sopc/openmips0/new_pc [1])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc111  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [19]),
    .O(\sopc/openmips0/new_pc [19])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc101  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [18]),
    .O(\sopc/openmips0/new_pc [18])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc91  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [17]),
    .O(\sopc/openmips0/new_pc [17])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc81  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [16]),
    .O(\sopc/openmips0/new_pc [16])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc61  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [14]),
    .O(\sopc/openmips0/new_pc [14])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc51  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [13]),
    .O(\sopc/openmips0/new_pc [13])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc71  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [15]),
    .O(\sopc/openmips0/new_pc [15])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc41  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [12]),
    .O(\sopc/openmips0/new_pc [12])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc31  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [11]),
    .O(\sopc/openmips0/new_pc [11])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc21  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [10]),
    .O(\sopc/openmips0/new_pc [10])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc11  (
    .I0(\sopc/openmips0/ctrl0/Mmux_new_pc110 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [0]),
    .O(\sopc/openmips0/new_pc [0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o1  (
    .I0(\sopc/openmips0/mem_excepttype_o[3] ),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .O(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/cp0_reg0/_n1052_inv271  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n1052_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/cp0_reg0/_n0838_inv261  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n0838_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \sopc/openmips0/cp0_reg0/_n0814_inv1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n0814_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/cp0_reg0/_n0942_inv261  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n0942_inv )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \sopc/openmips0/cp0_reg0/_n1164_inv1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n1164_inv )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o<4>1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .O(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_13_o<4>1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .O(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_13_o )
  );
  LUT6 #(
    .INIT ( 64'h80008000FFFF8000 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>21  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I1(\sopc/openmips0/mem_excepttype_o[0] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/mem_excepttype_o[3] ),
    .I4(\sopc/openmips0/cp0_reg0/_n1299 ),
    .I5(\sopc/openmips0/cp0_reg0/status_o [1]),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/cp0_reg0/_n1180_inv291  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/_n1180_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o<4>1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>21  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>31  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_219_o1  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_3_1748 ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o ),
    .I2(\sopc/openmips0/cp0_reg0/_n12991_1906 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_219_o )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT111  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<0> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT210  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<10> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT33  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<11> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT41  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<12> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT51  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<13> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT61  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<14> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT71  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<15> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT81  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<16> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT91  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<17> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT101  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<18> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT112  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<19> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT121  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<1> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT131  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<20> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT141  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<21> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT151  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<22> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT161  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<23> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT171  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<24> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT181  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<25> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT191  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<26> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT201  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<27> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT211  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<28> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT221  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<29> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT231  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<2> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT241  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<30> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT251  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<31> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT261  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<3> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT271  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<4> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT281  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<5> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT291  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<6> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT301  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<7> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT311  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<8> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT321  (
    .I0(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 ),
    .I1(\sopc/openmips0/cp0_reg0/count_o[31]_GND_113_o_add_2_OUT<9> ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I3(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/count_o[31]_waddr_i[4]_mux_143_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>11  (
    .I0(\sopc/openmips0/cp0_reg0/_n1299 ),
    .I1(\sopc/openmips0/cp0_reg0/status_o [1]),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \sopc/openmips0/cp0_reg0/Reset_OR_DriverANDClockEnable1  (
    .I0(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_13_o ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I2(rst_IBUF_7365),
    .O(\sopc/openmips0/cp0_reg0/Reset_OR_DriverANDClockEnable )
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805210  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [10]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [10])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080533  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [11]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [11])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080541  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [12]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [12])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080551  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [13]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [13])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080561  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [14]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [14])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080571  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [15]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [15])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080581  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [16]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [16])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080591  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [17]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [17])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805101  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [18]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [18])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805111  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [19]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [19])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805131  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [20]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [20])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805141  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [21]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [21])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805151  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [22]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [22])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805161  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [23]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [23])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805171  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [24]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [24])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805181  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [25]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [25])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805191  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [26]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [26])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805201  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [27]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [27])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805211  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [28]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [28])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805221  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [29]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [29])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805231  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [2]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [2])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805241  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [30]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [30])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805251  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [31]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [31])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805261  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [3]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [3])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805271  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [4]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [4])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805281  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [5]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [5])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805291  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [6]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [6])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805301  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [7]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [7])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805311  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [8]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [8])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n0805321  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [9]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 ),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [9])
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o<4>1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .O(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_11_o )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o1111  (
    .I0(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o1  (
    .I0(\sopc/openmips0/ram_ce_o ),
    .I1(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .O(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o1101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I2(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I3(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .O(\sopc/wishbone_we_o )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o1101  (
    .I0(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I1(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I2(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I2(\sopc/openmips0/tlb_addr_i [2]),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .O(\sopc/wishbone_select_o[4] )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o131  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I1(\sopc/openmips0/tlb_addr_i [10]),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ),
    .I4(rst_IBUF_7365),
    .I5(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .O(\sopc/wishbone_select_o[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o15  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_0_941 ),
    .O(\sopc/wishbone_addr_o [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_10_951 ),
    .O(\sopc/wishbone_addr_o [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_11_952 ),
    .O(\sopc/wishbone_addr_o [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_12_953 ),
    .O(\sopc/wishbone_addr_o [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_13_954 ),
    .O(\sopc/wishbone_addr_o [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_14_955 ),
    .O(\sopc/wishbone_addr_o [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_15_956 ),
    .O(\sopc/wishbone_addr_o [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_16_957 ),
    .O(\sopc/wishbone_addr_o [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_17_958 ),
    .O(\sopc/wishbone_addr_o [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_18_959 ),
    .O(\sopc/wishbone_addr_o [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/wishbone_addr_o [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_1_942 ),
    .O(\sopc/wishbone_addr_o [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_20_961 ),
    .O(\sopc/wishbone_addr_o [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_21_962 ),
    .O(\sopc/wishbone_addr_o [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_2_943 ),
    .O(\sopc/wishbone_addr_o [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_3_944 ),
    .O(\sopc/wishbone_addr_o [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_4_945 ),
    .O(\sopc/wishbone_addr_o [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_5_946 ),
    .O(\sopc/wishbone_addr_o [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_6_947 ),
    .O(\sopc/wishbone_addr_o [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_7_948 ),
    .O(\sopc/wishbone_addr_o [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_8_949 ),
    .O(\sopc/wishbone_addr_o [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_addr_o321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_9_950 ),
    .O(\sopc/wishbone_addr_o [9])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o1  (
    .I0(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I1(\sopc/openmips0/wishbone_bus0/if_cancel_2340 ),
    .O(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o<4>1  (
    .I0(\sopc/openmips0/reg1_addr [0]),
    .I1(\sopc/openmips0/reg1_addr [1]),
    .I2(\sopc/openmips0/reg1_addr [2]),
    .I3(\sopc/openmips0/reg1_addr [3]),
    .I4(\sopc/openmips0/reg1_addr [4]),
    .O(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o21  (
    .I0(\sopc/openmips0/tlb_addr_i [25]),
    .I1(\sopc/openmips0/tlb_addr_i [27]),
    .I2(\sopc/openmips0/tlb_addr_i [26]),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>211  (
    .I0(\sopc/openmips0/tlb_addr_i [23]),
    .I1(\sopc/openmips0/tlb_addr_i [22]),
    .I2(\sopc/openmips0/tlb_addr_i [20]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 )
  );
  LUT4 #(
    .INIT ( 16'h1014 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>121  (
    .I0(\sopc/openmips0/if_id0/id_inst [3]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [2]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>12 )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT110101  (
    .I0(\sopc/openmips0/if_id0/id_inst [1]),
    .I1(\sopc/openmips0/id0/op3[5]_INV_170_o1 ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I4(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 )
  );
  LUT5 #(
    .INIT ( 32'h4044FFFF ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1120111  (
    .I0(\sopc/openmips0/id0/_n0959 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/if_id0/id_inst [0]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011_2886 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>11  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>31  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>3 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>11  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>1 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o<31>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [3]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o )
  );
  LUT5 #(
    .INIT ( 32'h00501010 ))
  \sopc/openmips0/id0/op3[5]_INV_171_o11  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/op3[5]_INV_171_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000004000 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>71  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 )
  );
  LUT3 #(
    .INIT ( 8'h07 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o21011  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/reg1_read ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 )
  );
  LUT6 #(
    .INIT ( 64'h35313333F5FDFFFF ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT17611  (
    .I0(\sopc/openmips0/if_id0/id_inst [6]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/id0/_n0959 ),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1761 )
  );
  LUT5 #(
    .INIT ( 32'h45FF4545 ))
  \sopc/openmips0/id0/Mmux_aluop_o7121  (
    .I0(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .I1(\sopc/openmips0/id0/_n0959 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/id0/Mmux_aluop_o11 ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o712 )
  );
  LUT5 #(
    .INIT ( 32'hA0888888 ))
  \sopc/openmips0/id0/Mmux_reg1_addr_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [21]),
    .I2(\sopc/openmips0/if_id0/id_inst [16]),
    .I3(\sopc/openmips0/if_id0/id_inst [23]),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/reg1_addr [0])
  );
  LUT5 #(
    .INIT ( 32'hA0888888 ))
  \sopc/openmips0/id0/Mmux_reg1_addr_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [22]),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(\sopc/openmips0/if_id0/id_inst [23]),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/reg1_addr [1])
  );
  LUT5 #(
    .INIT ( 32'hA0888888 ))
  \sopc/openmips0/id0/Mmux_reg1_addr_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [24]),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(\sopc/openmips0/if_id0/id_inst [23]),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/reg1_addr [3])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>22  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ),
    .O(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>2 )
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>21  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 ),
    .I4(\sopc/openmips0/if_id0/id_pc [1]),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [1])
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o12  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out ),
    .I4(\sopc/openmips0/if_id0/id_pc [0]),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000008 ))
  \sopc/openmips0/id0/Mmux_aluop_o331  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I1(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I2(\sopc/openmips0/id0/_n0959 ),
    .I3(\sopc/openmips0/if_id0/id_inst [0]),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o32 ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o33 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFF55545555 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112811  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1128111 ),
    .I4(\sopc/openmips0/if_id0/id_inst [10]),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011_2886 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11281 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFF55545555 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112611  (
    .I0(\sopc/openmips0/if_id0/id_inst [3]),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1128111 ),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .I4(\sopc/openmips0/if_id0/id_inst [9]),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011_2886 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11261 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFF55545555 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1128111 ),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .I4(\sopc/openmips0/if_id0/id_inst [8]),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT112011_2886 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11201 )
  );
  LUT4 #(
    .INIT ( 16'h80A0 ))
  \sopc/openmips0/id0/Mmux_reg1_addr_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [18]),
    .I2(\sopc/openmips0/if_id0/id_inst [23]),
    .I3(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/reg1_addr [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_247_o1  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT175 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o3  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o21  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o11 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .O(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_49_o1111  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_49_o111 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>111  (
    .I0(\sopc/openmips0/if_id0/id_inst [6]),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .I2(\sopc/openmips0/if_id0/id_inst [8]),
    .I3(\sopc/openmips0/if_id0/id_inst [9]),
    .I4(\sopc/openmips0/if_id0/id_inst [10]),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>3  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/id0/out921  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id0/out92 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>31  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>3 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>111  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>11 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/id0/op3[5]_INV_170_o11  (
    .I0(\sopc/openmips0/if_id0/id_inst [3]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .O(\sopc/openmips0/id0/op3[5]_INV_170_o1 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o<31>1  (
    .I0(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o111  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o11 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>21  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \sopc/openmips0/id0/_n122611  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/_n12261 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1431  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out ),
    .O(\sopc/openmips0/id_reg1_o[0] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1491  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 ),
    .O(\sopc/openmips0/id_reg1_o[15] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1501  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 ),
    .O(\sopc/openmips0/id_reg1_o[16] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1541  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 ),
    .O(\sopc/openmips0/id_reg1_o[1] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1651  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out2 ),
    .O(\sopc/openmips0/id_reg1_o[2] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1681  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out3 ),
    .O(\sopc/openmips0/id_reg1_o[3] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1691  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out4 ),
    .O(\sopc/openmips0/id_reg1_o[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/Mmux_reg2_addr_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .O(\sopc/openmips0/reg2_addr [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/Mmux_reg2_addr_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .O(\sopc/openmips0/reg2_addr [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/Mmux_reg2_addr_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [18]),
    .O(\sopc/openmips0/reg2_addr [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/Mmux_reg2_addr_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [19]),
    .O(\sopc/openmips0/reg2_addr [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id0/Mmux_reg2_addr_o51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .O(\sopc/openmips0/reg2_addr [4])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/id0/_n0959<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .O(\sopc/openmips0/id0/_n0959 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \sopc/openmips0/id0/_n0935<3>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [18]),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .O(\sopc/openmips0/id0/_n0935 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o1  (
    .I0(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I1(\sopc/openmips0/ex_wreg_o ),
    .I2(\sopc/openmips0/reg2_read ),
    .O(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o1  (
    .I0(\sopc/openmips0/ex_wreg_o ),
    .I1(\sopc/openmips0/reg1_read ),
    .I2(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .O(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o )
  );
  LUT6 #(
    .INIT ( 64'h5557555500020000 ))
  \sopc/openmips0/ex0/Sh401  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I5(\sopc/openmips0/ex0/Sh481 ),
    .O(\sopc/openmips0/ex0/Sh40 )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \sopc/openmips0/ex0/Sh4411  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I4(\sopc/openmips0/ex0/Sh4 ),
    .O(\sopc/openmips0/ex0/Sh441_3289 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/ex0/Sh321  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/ex0/Sh4511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I5(\sopc/openmips0/ex0/Sh5 ),
    .O(\sopc/openmips0/ex0/Sh451_3288 )
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \sopc/openmips0/ex0/Sh331  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .O(\sopc/openmips0/ex0/Sh33 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>11  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 )
  );
  LUT6 #(
    .INIT ( 64'h4000500000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o161411  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(\sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy [3]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o16141 )
  );
  LUT5 #(
    .INIT ( 32'h20000020 ))
  \sopc/openmips0/ex0/Mmux_wdata_o101411  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I3(\sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o10141 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o301321  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o30132 )
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  \sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_xor<3>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<3>1 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy<3>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h56 ))
  \sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_xor<2>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<2>1 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>11  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh231  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .O(\sopc/openmips0/ex0/Sh23 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh221  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .O(\sopc/openmips0/ex0/Sh22 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .O(\sopc/openmips0/ex0/Sh21_3913 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh201  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .O(\sopc/openmips0/ex0/Sh20 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh191  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .O(\sopc/openmips0/ex0/Sh19 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh181  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .O(\sopc/openmips0/ex0/Sh18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh171  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .O(\sopc/openmips0/ex0/Sh17 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh161  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .O(\sopc/openmips0/ex0/Sh16 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh152  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .O(\sopc/openmips0/ex0/Sh15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh141  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .O(\sopc/openmips0/ex0/Sh14 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .O(\sopc/openmips0/ex0/Sh13 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh127  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .O(\sopc/openmips0/ex0/Sh12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1101  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .O(\sopc/openmips0/ex0/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1091  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .O(\sopc/openmips0/ex0/Sh109 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \sopc/openmips0/ex0/Sh1081  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh108 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1071  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .O(\sopc/openmips0/ex0/Sh107 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1061  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .O(\sopc/openmips0/ex0/Sh106 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1051  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(\sopc/openmips0/ex0/Sh105 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1041  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .O(\sopc/openmips0/ex0/Sh104 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh81  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .O(\sopc/openmips0/ex0/Sh8 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh91  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(\sopc/openmips0/ex0/Sh9 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh71  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .O(\sopc/openmips0/ex0/Sh7 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh61  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .O(\sopc/openmips0/ex0/Sh6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh51  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .O(\sopc/openmips0/ex0/Sh5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh48  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .O(\sopc/openmips0/ex0/Sh4 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh21  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .O(\sopc/openmips0/ex0/Sh2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh31  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .O(\sopc/openmips0/ex0/Sh3 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh1511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh123 ),
    .I3(\sopc/openmips0/ex0/Sh119 ),
    .I4(\sopc/openmips0/ex0/Sh127_3876 ),
    .O(\sopc/openmips0/ex0/Sh151 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh1501  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh122 ),
    .I3(\sopc/openmips0/ex0/Sh118 ),
    .I4(\sopc/openmips0/ex0/Sh126 ),
    .O(\sopc/openmips0/ex0/Sh150 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh1491  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh121 ),
    .I3(\sopc/openmips0/ex0/Sh117 ),
    .I4(\sopc/openmips0/ex0/Sh125 ),
    .O(\sopc/openmips0/ex0/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh1481  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh120 ),
    .I3(\sopc/openmips0/ex0/Sh116 ),
    .I4(\sopc/openmips0/ex0/Sh124 ),
    .O(\sopc/openmips0/ex0/Sh148 )
  );
  LUT6 #(
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \sopc/openmips0/ex0/Sh1241  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .O(\sopc/openmips0/ex0/Sh124 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh1251  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .O(\sopc/openmips0/ex0/Sh125 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1231  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .O(\sopc/openmips0/ex0/Sh123 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1221  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .O(\sopc/openmips0/ex0/Sh122 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .O(\sopc/openmips0/ex0/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \sopc/openmips0/ex0/Sh1201  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh120 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1191  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .O(\sopc/openmips0/ex0/Sh119 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1181  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .O(\sopc/openmips0/ex0/Sh118 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1171  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .O(\sopc/openmips0/ex0/Sh117 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \sopc/openmips0/ex0/Sh1161  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh116 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1151  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .O(\sopc/openmips0/ex0/Sh115 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1141  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .O(\sopc/openmips0/ex0/Sh114 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .O(\sopc/openmips0/ex0/Sh113 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \sopc/openmips0/ex0/Sh1121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .O(\sopc/openmips0/ex0/Sh11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh101  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .O(\sopc/openmips0/ex0/Sh10 )
  );
  LUT3 #(
    .INIT ( 8'h8A ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult251  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<31> ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [31])
  );
  LUT3 #(
    .INIT ( 8'h8A ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult251  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<31> ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [31])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Sh451  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh9 ),
    .I3(\sopc/openmips0/ex0/Sh13 ),
    .I4(\sopc/openmips0/ex0/Sh451_3288 ),
    .O(\sopc/openmips0/ex0/Sh45 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Sh441  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh8 ),
    .I3(\sopc/openmips0/ex0/Sh12 ),
    .I4(\sopc/openmips0/ex0/Sh441_3289 ),
    .O(\sopc/openmips0/ex0/Sh44 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \sopc/openmips0/ex0/Sh1261  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .O(\sopc/openmips0/ex0/Sh126 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Sh13011  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh1021 ),
    .I3(\sopc/openmips0/ex0/Sh1012 ),
    .I4(\sopc/openmips0/ex0/Sh110 ),
    .O(\sopc/openmips0/ex0/Sh1301 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Sh12911  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh1012 ),
    .I3(\sopc/openmips0/ex0/Sh1001 ),
    .I4(\sopc/openmips0/ex0/Sh109 ),
    .O(\sopc/openmips0/ex0/Sh1291 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Sh12811  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh1001 ),
    .I3(\sopc/openmips0/ex0/Sh1002 ),
    .I4(\sopc/openmips0/ex0/Sh108 ),
    .O(\sopc/openmips0/ex0/Sh1281 )
  );
  LUT6 #(
    .INIT ( 64'h2F000F0020000000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_7253 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o )
  );
  LUT5 #(
    .INIT ( 32'h04440000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>11  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/Msub_PWR_9_o_GND_73_o_sub_22_OUT_xor<1>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Sh12711  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh127_3876 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT6112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT6111 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT611_3299 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT61111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT6111 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT6112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I4(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT6111 ),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT611_3300 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT61111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT6111 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4111 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT411 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT41111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4111 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I4(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4111 ),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT411 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT41111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT611  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT611_3299 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I3(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT321 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT61 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT3211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT321 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT611  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT611_3300 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I5(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT321 ),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT61 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT3211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT321 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>2  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>11  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT621  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT62 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT621  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT62 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT31121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT3112 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT413 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT31121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT3112 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT413 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh15311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh121 ),
    .I2(\sopc/openmips0/ex0/Sh125 ),
    .O(\sopc/openmips0/ex0/Sh1531 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh15211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh120 ),
    .I2(\sopc/openmips0/ex0/Sh124 ),
    .O(\sopc/openmips0/ex0/Sh1521 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh3011  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .O(\sopc/openmips0/ex0/Sh301 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh2871  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .O(\sopc/openmips0/ex0/Sh287 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh14311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh115 ),
    .I2(\sopc/openmips0/ex0/Sh123 ),
    .O(\sopc/openmips0/ex0/Sh1431 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh14211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh114 ),
    .I2(\sopc/openmips0/ex0/Sh122 ),
    .O(\sopc/openmips0/ex0/Sh1421 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh14111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh113 ),
    .I2(\sopc/openmips0/ex0/Sh121 ),
    .O(\sopc/openmips0/ex0/Sh1411 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh14011  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh112 ),
    .I2(\sopc/openmips0/ex0/Sh120 ),
    .O(\sopc/openmips0/ex0/Sh1401 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh107 ),
    .I2(\sopc/openmips0/ex0/Sh115 ),
    .O(\sopc/openmips0/ex0/Sh1351 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13411  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh106 ),
    .I2(\sopc/openmips0/ex0/Sh114 ),
    .O(\sopc/openmips0/ex0/Sh1341 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh105 ),
    .I2(\sopc/openmips0/ex0/Sh113 ),
    .O(\sopc/openmips0/ex0/Sh1331 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh104 ),
    .I2(\sopc/openmips0/ex0/Sh112 ),
    .O(\sopc/openmips0/ex0/Sh1321 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh10121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .O(\sopc/openmips0/ex0/Sh1012 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/ex0/Sh10021  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh1002 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \sopc/openmips0/ex0/Sh19411  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh1941 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13811  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh110 ),
    .I2(\sopc/openmips0/ex0/Sh118 ),
    .O(\sopc/openmips0/ex0/Sh1381 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13711  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh109 ),
    .I2(\sopc/openmips0/ex0/Sh117 ),
    .O(\sopc/openmips0/ex0/Sh1371 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh13611  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh108 ),
    .I2(\sopc/openmips0/ex0/Sh116 ),
    .O(\sopc/openmips0/ex0/Sh1361 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh10211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(\sopc/openmips0/ex0/Sh1021 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/ex0/Sh10011  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh1001 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh9811  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .O(\sopc/openmips0/ex0/Sh981 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/ex0/Sh9611  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh961 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh23 ),
    .I2(\sopc/openmips0/ex0/Sh15 ),
    .O(\sopc/openmips0/ex0/Sh551 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5411  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh22 ),
    .I2(\sopc/openmips0/ex0/Sh14 ),
    .O(\sopc/openmips0/ex0/Sh541 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh21_3913 ),
    .I2(\sopc/openmips0/ex0/Sh13 ),
    .O(\sopc/openmips0/ex0/Sh531 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh20 ),
    .I2(\sopc/openmips0/ex0/Sh12 ),
    .O(\sopc/openmips0/ex0/Sh521 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh11 ),
    .I2(\sopc/openmips0/ex0/Sh7 ),
    .O(\sopc/openmips0/ex0/Sh511 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh5011  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh10 ),
    .I2(\sopc/openmips0/ex0/Sh6 ),
    .O(\sopc/openmips0/ex0/Sh501 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh4911  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh9 ),
    .I2(\sopc/openmips0/ex0/Sh5 ),
    .O(\sopc/openmips0/ex0/Sh491 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh4811  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh8 ),
    .I2(\sopc/openmips0/ex0/Sh4 ),
    .O(\sopc/openmips0/ex0/Sh481 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh4711  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh7 ),
    .I2(\sopc/openmips0/ex0/Sh3 ),
    .O(\sopc/openmips0/ex0/Sh471 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh4611  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/ex0/Sh6 ),
    .I2(\sopc/openmips0/ex0/Sh2 ),
    .O(\sopc/openmips0/ex0/Sh461 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh2911  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .O(\sopc/openmips0/ex0/Sh291 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Sh27101  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .O(\sopc/openmips0/ex0/Sh2710 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1151  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1141  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1131  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1121  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o331  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop_4_1_7297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1111  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1101  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o110 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex0/Mmux_reg2_i_mux251  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<31> ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/reg2_i_mux [31])
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/reg1_i_not<3>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/reg1_i_not<3>_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \sopc/openmips0/ex0/reg1_i_not<7>11  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/reg1_i_not<3>_mmx_out ),
    .O(\sopc/openmips0/ex0/reg1_i_not<7>_mmx_out )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/ex0/reg1_i<3>1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/reg1_i<3>_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \sopc/openmips0/ex0/reg1_i<7>1  (
    .I0(\sopc/openmips0/ex0/reg1_i<3>_mmx_out ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/reg1_i<7>_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Sh1571  (
    .I0(\sopc/openmips0/ex0/Sh125 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh157 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Sh1561  (
    .I0(\sopc/openmips0/ex0/Sh124 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh156 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Sh351  (
    .I0(\sopc/openmips0/ex0/Sh3 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh35 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Sh341  (
    .I0(\sopc/openmips0/ex0/Sh2 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh34 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFF ))
  \sopc/openmips0/ex0/_n0397<7>1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .O(\sopc/openmips0/ex0/_n0397 )
  );
  LUT6 #(
    .INIT ( 64'h08000888888888A8 ))
  \sopc/openmips0/mem0/out11  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .O(\sopc/openmips0/mem0/n0046 )
  );
  LUT5 #(
    .INIT ( 32'hF888C888 ))
  \sopc/openmips0/mem0/Mmux_bad_v_addr_o1011  (
    .I0(\sopc/openmips0/mem0/_n0650 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_bad_v_addr_o101 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o<7>1  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1388_o1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .O(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1388_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55555554 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o111  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/mem0/_n06432 ),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .O(\sopc/openmips0/mem0/Mmux_mem_sel_o11_4369 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>11  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/_n06432 ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8880 ))
  \sopc/openmips0/mem0/_n0645<0>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I5(\sopc/openmips0/mem0/_n06432 ),
    .O(\sopc/openmips0/mem0/_n0645 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8880 ))
  \sopc/openmips0/mem0/_n0645<1>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I5(\sopc/openmips0/mem0/_n06432 ),
    .O(\sopc/openmips0/mem0/_n0645 [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT211  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT201  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT181  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT291  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT11  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT281  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT271  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT261  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT231  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT121  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I5(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT251  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT241  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT221  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT191  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT171  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .O(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .O(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>11  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT161 ),
    .I5(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT71 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o<7>1  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .O(\sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA808 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/Mmux_mem_sel_o21_4368 ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 ),
    .O(\sopc/openmips0/ram_sel_o [3])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA808 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/Mmux_mem_sel_o11_4369 ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 ),
    .O(\sopc/openmips0/ram_sel_o [2])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA808 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o22  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_sel_o21_4368 ),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 ),
    .O(\sopc/openmips0/ram_sel_o [1])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA808 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_sel_o11_4369 ),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 ),
    .O(\sopc/openmips0/ram_sel_o [0])
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \sopc/openmips0/mem0/Mmux_mem_data_o2101  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_mem_data_o210 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_adel121  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4454 ))
  \sopc/openmips0/mem0/Mmux_mem_data_o1101  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/mem0/Mmux_mem_data_o110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8FFFF ))
  \sopc/openmips0/mem0/_n06681  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o ),
    .I4(\sopc/openmips0/mem0/n0046 ),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/mem0/_n0668 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888A88 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades113  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ),
    .I1(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[10] ),
    .I3(\sopc/openmips0/ex_mem0/mem_excepttype[11] ),
    .I4(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I5(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .O(\sopc/openmips0/mem_excepttype_o[0] )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4440 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades1261  (
    .I0(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I1(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ),
    .I2(\sopc/openmips0/mem0/excepttype_i<10>_mmx_out ),
    .I3(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I4(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .O(\sopc/openmips0/mem_excepttype_o[3] )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades1121  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ),
    .I1(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I3(\sopc/openmips0/mem0/excepttype_i<10>_mmx_out ),
    .I4(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades1111  (
    .I0(\sopc/openmips0/mem0/excepttype_is_adel ),
    .I1(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o ),
    .I2(rst_IBUF_7365),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT711  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ),
    .O(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT71 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT1611  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/wishbone_bus0/mem_data_o_7_1658 ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ),
    .O(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT161 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT1711  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<2>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [2]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<3>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<4>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [4]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<5>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [5]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<6>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [6]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<7>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [7]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<8>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [8]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<9>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [9]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [10]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<11>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [11]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<12>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [12]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<13>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [13]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<14>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [14]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<15>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [15]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<16>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [16]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<17>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [17]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<18>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [18]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<19>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [19]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<20>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [20]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<21>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [21]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<22>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [22]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<23>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [23]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<24>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [24]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<25>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [25]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<26>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [26]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<27>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [27]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<28>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [28]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<29>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [29]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<30>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [30]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<31>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [31]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<10>1_4383 ),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[31]_select_55_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \sopc/openmips0/mem0/excepttype_i<10>1  (
    .I0(\sopc/openmips0/ex_mem0/mem_excepttype[11] ),
    .I1(\sopc/openmips0/ex_mem0/mem_excepttype[12] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[10] ),
    .O(\sopc/openmips0/mem0/excepttype_i<10>_mmx_out )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [10]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [11]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [12]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [13]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [14]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [15]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [16]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [17]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [18]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [19]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [1]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [20]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [21]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [22]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [23]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[23] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [24]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[24] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [25]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[25] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [2]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [31]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[31] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [3]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [4]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [5]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [6]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [7]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[7] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [8]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[8] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_data_o321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [9]),
    .O(\sopc/openmips0/mem_cp0_reg_data_o[9] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_write_addr_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [0]),
    .O(\sopc/openmips0/mem_cp0_reg_write_addr_o [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_write_addr_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [1]),
    .O(\sopc/openmips0/mem_cp0_reg_write_addr_o [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_cp0_reg_write_addr_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [2]),
    .O(\sopc/openmips0/mem_cp0_reg_write_addr_o [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/mem0/mem_addr_i<0>731  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ),
    .O(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out73 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/mem0/mem_addr_i<0>721  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/wishbone_bus0/mem_data_o_7_1658 ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 ),
    .O(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out72 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mem0/Mmux_wd_o51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [4]),
    .O(\sopc/openmips0/mem_wd_o [4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/openmips0/mem0/_n05831  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o ),
    .I1(\sopc/openmips0/mem0/n0046 ),
    .O(\sopc/openmips0/mem0/_n0583 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o<15>1  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(\sopc/wishbone_select_o[4] ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>2  (
    .I0(\sopc/wishbone_select_o[2] ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I2(\sopc/wishbone_select_o[4] ),
    .I3(\sopc/wishbone_select_o[6] ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<14>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [14]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [14]),
    .I4(N409),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<15>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [15]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [15]),
    .I4(N408),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hF878 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3-In1  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'h7AAAFEAA ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1-In1  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .I4(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h6A28AAAAFFFFFFFF ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2-In1  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I4(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .I5(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hFEFF5455 ))
  \sopc/bus_top0/uart0/u0/TxD1  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I4(\sopc/bus_top0/uart0/u0/TxD_shift [0]),
    .O(com_TxD_OBUF_188)
  );
  LUT4 #(
    .INIT ( 16'h6664 ))
  \sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4-In1  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4-In )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT12  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [1]),
    .I1(\sopc/wishbone_data_o [0]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT21  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [2]),
    .I1(\sopc/wishbone_data_o [1]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT31  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [3]),
    .I1(\sopc/wishbone_data_o [2]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT41  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [4]),
    .I1(\sopc/wishbone_data_o [3]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT51  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [5]),
    .I1(\sopc/wishbone_data_o [4]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT61  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [6]),
    .I1(\sopc/wishbone_data_o [5]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT71  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [7]),
    .I1(\sopc/wishbone_data_o [6]),
    .I2(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift[7]_TxD_data[7]_mux_3_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h7878787878787800 ))
  \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt_xor<2>11  (
    .I0(\sopc/bus_top0/uart0/u1/OversamplingCnt [0]),
    .I1(\sopc/bus_top0/uart0/u1/OversamplingCnt [1]),
    .I2(\sopc/bus_top0/uart0/u1/OversamplingCnt [2]),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I5(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .O(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt2 )
  );
  LUT5 #(
    .INIT ( 32'h66666660 ))
  \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt_xor<1>11  (
    .I0(\sopc/bus_top0/uart0/u1/OversamplingCnt [0]),
    .I1(\sopc/bus_top0/uart0/u1/OversamplingCnt [1]),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .O(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt1 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt_xor<0>11  (
    .I0(\sopc/bus_top0/uart0/u1/OversamplingCnt [0]),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .O(\sopc/bus_top0/uart0/u1/Mcount_OversamplingCnt )
  );
  LUT4 #(
    .INIT ( 16'h2AA8 ))
  \sopc/bus_top0/uart0/u1/_n0165_inv1  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .I1(\sopc/bus_top0/uart0/u1/RxD_sync [1]),
    .I2(\sopc/bus_top0/uart0/u1/Filter_cnt [0]),
    .I3(\sopc/bus_top0/uart0/u1/Filter_cnt [1]),
    .O(\sopc/bus_top0/uart0/u1/_n0165_inv )
  );
  LUT5 #(
    .INIT ( 32'hBFFF5454 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1-In1  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .O(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBABA9A88 ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3-In1  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ),
    .O(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2-In1  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .O(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \sopc/bus_top0/uart0/u1/_n0135_inv1  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/bus_top0/uart0/u1/Filter_cnt [0]),
    .I3(\sopc/bus_top0/uart0/u1/Filter_cnt [1]),
    .O(\sopc/bus_top0/uart0/u1/_n0135_inv )
  );
  LUT6 #(
    .INIT ( 64'h99989998999899DD ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In1  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ),
    .I2(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_bit_4607 ),
    .I5(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .O(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In21  (
    .I0(\sopc/bus_top0/uart0/u1/OversamplingCnt [1]),
    .I1(\sopc/bus_top0/uart0/u1/OversamplingCnt [2]),
    .I2(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .I3(\sopc/bus_top0/uart0/u1/OversamplingCnt [0]),
    .O(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<0>1  (
    .I0(sw_dip_7_IBUF_4),
    .I1(\sopc/wishbone_ack_i ),
    .I2(sw_dip_8_IBUF_3),
    .I3(N0),
    .I4(\sopc/bus_top0/bus0/m_data_o_0_293 ),
    .O(\sopc/data_o[31]_wishbone_data_i[31]_mux_10_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<1>_SW0  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(N416),
    .I2(\sopc/bus_top0/flash0/flash_driver0/read_wait_cnt [2]),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h57D7AAAA1393AAAA ))
  \sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<1>  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/bus_top0/flash0/flash_driver0/state [0]),
    .I5(N2),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_state[3]_wide_mux_17_OUT<1>_481 )
  );
  LUT4 #(
    .INIT ( 16'hFFD8 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc28_SW0  (
    .I0(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .I2(\sopc/openmips0/cp0_reg0/epc_o [5]),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .O(N4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc29_SW0  (
    .I0(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1389_o ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [6]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h22A20A2822220A28 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc29  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/mem_excepttype_o[3] ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I5(N6),
    .O(\sopc/openmips0/new_pc [6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \sopc/openmips0/cp0_reg0/_n1048_inv_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000002 ))
  \sopc/openmips0/cp0_reg0/_n1048_inv  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I4(N10),
    .I5(\sopc/openmips0/cp0_reg0/_n0804 ),
    .O(\sopc/openmips0/cp0_reg0/_n1048_inv_2025 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAA2AAA ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_PWR_48_o_Select_224_o<1>  (
    .I0(N12),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/mem_excepttype_o[3] ),
    .I3(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I4(\sopc/openmips0/mem_excepttype_o[0] ),
    .I5(\sopc/openmips0/cp0_reg0/_n1299 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_PWR_48_o_Select_224_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<9>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [9]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<9> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N14),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<9>_2049 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<8>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [8]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<8> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N16),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<8>_2048 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<7>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [7]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<7> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N18),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<7>_2047 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<6>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [6]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<6> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N20),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<6>_2046 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<5>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [5]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<5> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N22),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<5>_2045 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<4>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [4]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<4> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N24),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<4>_2044 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<3>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [3]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<3> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N26),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<3>_2043 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<31>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [31]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<31> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N28),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<31>_2071 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<30>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [30]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<30> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N30),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<30>_2070 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<2>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [2]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<2> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N32),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<2>_2042 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<29>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [29]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<29> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N34),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<29>_2069 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<28>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [28]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<28> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N36),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<28>_2068 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<27>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [27]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<27> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N38),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<27>_2067 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<26>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [26]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<26> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N40),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<26>_2066 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<25>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [25]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<25> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N42),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<25>_2065 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<24>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [24]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<24> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N44),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<24>_2064 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<23>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [23]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<23> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N46),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<23>_2063 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<22>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [22]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<22> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N48),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<22>_2062 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<21>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [21]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<21> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N50),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<21>_2061 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<20>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [20]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<20> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N52),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<20>_2060 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<19>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [19]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<19> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N54),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<19>_2059 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<18>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [18]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<18> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N56),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<18>_2058 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<17>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [17]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<17> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N58),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<17>_2057 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<16>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [16]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<16> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N60),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<16>_2056 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<15>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [15]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<15> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N62),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<15>_2055 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<14>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [14]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<14> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N64),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<14>_2054 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<13>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [13]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<13> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N66),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<13>_2053 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<12>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [12]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<12> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N68),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<12>_2052 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<11>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [11]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<11> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N70),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<11>_2051 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA820A820A820 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<10>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [10]),
    .I3(\sopc/openmips0/cp0_reg0/current_inst_addr_i[31]_GND_113_o_sub_149_OUT<10> ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I5(N72),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<10>_2050 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o11  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [24]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [25]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [22]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [23]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [20]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [21]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o11_4699 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o12  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [2]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [30]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [28]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [29]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [26]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [27]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o12_4700 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o13  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [13]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [14]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [11]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [12]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [0]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [10]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o13_4701 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o14  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [19]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [1]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [17]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [18]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [15]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [16]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o14_4702 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o15  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [8]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [9]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o15_4703 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o16  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [6]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [7]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [4]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [5]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [31]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [3]),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o16_4704 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o17  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o15_4703 ),
    .I1(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o16_4704 ),
    .I2(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o11_4699 ),
    .I3(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o12_4700 ),
    .I4(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o13_4701 ),
    .I5(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o14_4702 ),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o17_4705 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o18  (
    .I0(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_13_o ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o[31]_compare_o[31]_equal_5_o ),
    .I3(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o17_4705 ),
    .O(\sopc/openmips0/cp0_reg0/compare_o[31]_count_o[31]_AND_1418_o1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/cp0_reg0/Mmux__n08051_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(rst_IBUF_7365),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'hDDDDD55588888000 ))
  \sopc/openmips0/cp0_reg0/Mmux__n08051  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(N78),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/mem0/_n0650 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [0])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080512  (
    .I0(\sopc/openmips0/cp0_reg0/_n0804 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(rst_IBUF_7365),
    .I4(N80),
    .O(\sopc/openmips0/cp0_reg0/_n0805 [1])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o1  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_0_293 ),
    .I3(rst_IBUF_7365),
    .I4(N82),
    .O(\sopc/wishbone_data_o [0])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o210  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o2 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o211  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o2 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o21 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o212  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o21 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o22 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o213  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o22 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o23_4712 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o214  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_10_303 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o23_4712 ),
    .O(\sopc/wishbone_data_o [10])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o33  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o3 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o34  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o3 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o31 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o35  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o31 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o32 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o36  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o32 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o33_4716 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o37  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_11_304 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o33_4716 ),
    .O(\sopc/wishbone_data_o [11])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o41  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o4 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o42  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o4 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o41_4718 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o43  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o41_4718 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o42_4719 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o44  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o42_4719 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o43_4720 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o45  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_12_305 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o43_4720 ),
    .O(\sopc/wishbone_data_o [12])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o51  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o5 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o52  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o5 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o51_4722 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o53  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o51_4722 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o52_4723 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o54  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o52_4723 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o53_4724 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o55  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_13_306 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o53_4724 ),
    .O(\sopc/wishbone_data_o [13])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o61  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o6 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o62  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o6 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o61_4726 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o63  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o61_4726 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o62_4727 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o64  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o62_4727 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o63_4728 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o65  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_14_307 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o63_4728 ),
    .O(\sopc/wishbone_data_o [14])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o71  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o7 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o72  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o7 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o71_4730 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o73  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o71_4730 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o72_4731 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o74  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o72_4731 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o73_4732 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o75  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_15_308 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o73_4732 ),
    .O(\sopc/wishbone_data_o [15])
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o84  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o81 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82_4734 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_16_309 ),
    .O(\sopc/wishbone_data_o [16])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o91  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o9 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o92  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o9 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o91_4736 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o94  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o91_4736 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o92_4737 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_17_310 ),
    .O(\sopc/wishbone_data_o [17])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o101  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o10 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o102  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o10 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o101_4739 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o104  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o101_4739 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o102_4740 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_18_311 ),
    .O(\sopc/wishbone_data_o [18])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o111  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o11 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o112  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o11 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o111_4742 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o114  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o111_4742 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o112_4743 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_19_312 ),
    .O(\sopc/wishbone_data_o [19])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o12  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_1_294 ),
    .I3(rst_IBUF_7365),
    .I4(N84),
    .O(\sopc/wishbone_data_o [1])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o131  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o13 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o132  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o13 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o131_4746 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o134  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o131_4746 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o132_4747 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_20_313 ),
    .O(\sopc/wishbone_data_o [20])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o141  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o14 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o142  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o14 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o141_4749 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o144  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o141_4749 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o142_4750 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_21_314 ),
    .O(\sopc/wishbone_data_o [21])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o151  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o15 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o152  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o15 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o151_4752 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o154  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o151_4752 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o152_4753 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_22_315 ),
    .O(\sopc/wishbone_data_o [22])
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o161  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o16 )
  );
  LUT6 #(
    .INIT ( 64'hBBB33B3388800800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o162  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o16 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o161_4755 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A22280808000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o164  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [2]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o161_4755 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o162_4756 ),
    .I5(\sopc/bus_top0/bus0/m_data_o_23_316 ),
    .O(\sopc/wishbone_data_o [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o172  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o17 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o171_4758 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o173  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_24_317 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o171_4758 ),
    .O(\sopc/wishbone_data_o [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o182  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o18 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o181_4760 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o183  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_25_318 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o181_4760 ),
    .O(\sopc/wishbone_data_o [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o192  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o19 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o191_4762 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o193  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_26_319 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o191_4762 ),
    .O(\sopc/wishbone_data_o [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o202  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o20 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o201_4764 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o203  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_27_320 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o201_4764 ),
    .O(\sopc/wishbone_data_o [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o216  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o211_4765 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o212_4766 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o217  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_28_321 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o212_4766 ),
    .O(\sopc/wishbone_data_o [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o222  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o221_4767 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o222_4768 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o223  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_29_322 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o222_4768 ),
    .O(\sopc/wishbone_data_o [29])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o23  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_2_295 ),
    .I3(rst_IBUF_7365),
    .I4(N86),
    .O(\sopc/wishbone_data_o [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o242  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o24 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o241_4771 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o243  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_30_323 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o241_4771 ),
    .O(\sopc/wishbone_data_o [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o252  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o25 ),
    .I4(\sopc/openmips0/mem0/Mmux_mem_data_o171 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o251_4773 )
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o253  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [3]),
    .I2(\sopc/bus_top0/bus0/m_data_o_31_324 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o251_4773 ),
    .O(\sopc/wishbone_data_o [31])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o26  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_3_296 ),
    .I3(rst_IBUF_7365),
    .I4(N88),
    .O(\sopc/wishbone_data_o [3])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o27  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_4_297 ),
    .I3(rst_IBUF_7365),
    .I4(N90),
    .O(\sopc/wishbone_data_o [4])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o28  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_5_298 ),
    .I3(rst_IBUF_7365),
    .I4(N92),
    .O(\sopc/wishbone_data_o [5])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o29  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_6_299 ),
    .I3(rst_IBUF_7365),
    .I4(N94),
    .O(\sopc/wishbone_data_o [6])
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o30  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [0]),
    .I2(\sopc/bus_top0/bus0/m_data_o_7_300 ),
    .I3(rst_IBUF_7365),
    .I4(N96),
    .O(\sopc/wishbone_data_o [7])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o311  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o311_4779 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o312  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o311_4779 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o312_4780 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o313  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o312_4780 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o313_4781 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o314  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o313_4781 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o314_4782 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o315  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_8_301 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o314_4782 ),
    .O(\sopc/wishbone_data_o [8])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o321  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o321_4783 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o322  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o321_4783 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o322_4784 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o323  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o322_4784 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o323_4785 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o324  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_mem_data_o210 ),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o323_4785 ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o324_4786 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o325  (
    .I0(\sopc/wishbone_we_o ),
    .I1(\sopc/openmips0/ram_sel_o [1]),
    .I2(\sopc/bus_top0/bus0/m_data_o_9_302 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o324_4786 ),
    .O(\sopc/wishbone_data_o [9])
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \sopc/openmips0/wishbone_bus0/state[3]_PWR_53_o_Select_37_o_SW0  (
    .I0(\sopc/openmips0/ram_ce_o ),
    .I1(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I2(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I3(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .O(N98)
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \sopc/openmips0/wishbone_bus0/state[3]_PWR_53_o_Select_37_o  (
    .I0(N98),
    .I1(\sopc/openmips0/ram_we_o ),
    .I2(\sopc/openmips0/ram_sel_o [1]),
    .I3(\sopc/openmips0/ram_sel_o [3]),
    .I4(\sopc/openmips0/ram_sel_o [0]),
    .I5(\sopc/openmips0/ram_sel_o [2]),
    .O(\sopc/openmips0/wishbone_bus0/state[3]_PWR_53_o_Select_37_o_2335 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o14_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [10]),
    .I1(\sopc/openmips0/tlb_addr_i [23]),
    .I2(\sopc/openmips0/tlb_addr_i [22]),
    .I3(\sopc/openmips0/tlb_addr_i [20]),
    .O(N100)
  );
  LUT5 #(
    .INIT ( 32'h80200802 ))
  \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o1  (
    .I0(\sopc/openmips0/mem_wb0/wb_wreg_1029 ),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .I2(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .I3(\sopc/openmips0/reg1_addr [3]),
    .I4(\sopc/openmips0/reg1_addr [2]),
    .O(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o1_4790 )
  );
  LUT5 #(
    .INIT ( 32'h84210000 ))
  \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2  (
    .I0(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .I2(\sopc/openmips0/reg1_addr [0]),
    .I3(\sopc/openmips0/reg1_addr [1]),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o1_4790 ),
    .O(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 )
  );
  LUT4 #(
    .INIT ( 16'h9000 ))
  \sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o3  (
    .I0(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I1(\sopc/openmips0/reg1_addr [4]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .O(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wreg_1029 ),
    .I2(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .I3(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .I4(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .I5(N102),
    .O(\sopc/openmips0/regfile1/we_waddr[4]_AND_269_o_0_2435 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o12  (
    .I0(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>2 ),
    .I3(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ),
    .I5(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o11_4794 )
  );
  LUT6 #(
    .INIT ( 64'hEFEFEAE8CCCC8A88 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT22  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/if_id0/id_inst [0]),
    .I4(\sopc/openmips0/if_id0/id_inst [5]),
    .I5(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11113337 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23  (
    .I0(\sopc/openmips0/if_id0/id_inst [3]),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [5]),
    .I4(\sopc/openmips0/if_id0/id_inst [2]),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT21 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT22_4798 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA2AAAAAAAAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT25  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .I5(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_4800 )
  );
  LUT6 #(
    .INIT ( 64'h080808082828FC28 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT33  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o32 ),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .I2(\sopc/openmips0/if_id0/id_inst [14]),
    .I3(\sopc/openmips0/if_id0/id_inst [23]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I5(\sopc/openmips0/if_id0/id_inst [13]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32_4802 )
  );
  LUT6 #(
    .INIT ( 64'h0108011800080018 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT11  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT1 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT12  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I2(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT1 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT11_4804 )
  );
  LUT6 #(
    .INIT ( 64'h0051044444444444 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT13  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .I5(\sopc/openmips0/if_id0/id_inst [28]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT12_4805 )
  );
  LUT6 #(
    .INIT ( 64'h0110011401000114 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT21  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEEEEEEEEEEE ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT32  (
    .I0(\sopc/openmips0/id0/Mmux_alusel_o321_2879 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT3 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT31_4808 )
  );
  LUT6 #(
    .INIT ( 64'h0202020202000000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT33  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I2(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I3(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT31_4808 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT32_4809 )
  );
  LUT6 #(
    .INIT ( 64'hA898A89AA898A898 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT11  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/id0/_n0935 ),
    .I5(\sopc/openmips0/if_id0/id_inst [16]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT12  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT13  (
    .I0(\sopc/openmips0/id0/_n1145 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT1 ),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4> ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT12_4811 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT14  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT13_4812 )
  );
  LUT5 #(
    .INIT ( 32'h88888880 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT15  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I2(\sopc/openmips0/id0/op3[5]_INV_171_o1 ),
    .I3(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>1 ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>12 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT14_4813 )
  );
  LUT6 #(
    .INIT ( 64'h1514151495941514 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT16  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT14_4813 ),
    .I4(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .I5(\sopc/openmips0/id0/op3[5]_PWR_6_o_equal_38_o ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT15_4814 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55550004 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT17  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT15_4814 ),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT13_4812 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT12_4811 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT16_4815 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888FFFFA888 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT19  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT16_4815 ),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT17_4816 ),
    .I2(\sopc/openmips0/id0/Mmux_aluop_o11 ),
    .I3(\sopc/openmips0/if_id0/id_inst [0]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT18_4817 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT21  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT2 )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT22  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT21_4819 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT23  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>11 ),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/id0/op3[5]_INV_170_o1 ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>12 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>1 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT22_4820 )
  );
  LUT6 #(
    .INIT ( 64'h5555555511110010 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT24  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT22_4820 ),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT21_4819 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT2 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT23_4821 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEE0 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT25  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/id0/Mmux_aluop_o31 ),
    .I2(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ),
    .I3(\sopc/openmips0/id0/_n1145 ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>3 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT23_4821 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT24_4822 )
  );
  LUT6 #(
    .INIT ( 64'h2020202022202020 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT26  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT24_4822 ),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I5(\sopc/openmips0/id0/_n0959 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT25_4823 )
  );
  LUT6 #(
    .INIT ( 64'h1515151501010100 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT34  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT32_4826 ),
    .I5(\sopc/openmips0/if_id0/id_inst [29]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT33_4827 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT35  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT31_4825 ),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT33_4827 ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT3 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT34_4828 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8A8A8A8A8A8A8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT42  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_aluop_o711 ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT4 ),
    .I3(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<3> ),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o31 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT41_4830 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0080 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT53  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT51_4832 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I3(\sopc/openmips0/if_id0/id_inst [5]),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT5 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT52_4833 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT54  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ),
    .I1(\sopc/openmips0/id0/op3[5]_PWR_6_o_equal_38_o ),
    .I2(\sopc/openmips0/id0/op3[5]_PWR_6_o_equal_39_o ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ),
    .I4(\sopc/openmips0/id0/_n1145 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT53_4834 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBBBBB0B0B0 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT55  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o31 ),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT53_4834 ),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT52_4833 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT54_4835 )
  );
  LUT6 #(
    .INIT ( 64'h8888888080888080 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT62  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>3 ),
    .I2(\sopc/openmips0/id0/out92 ),
    .I3(\sopc/openmips0/if_id0/id_inst [2]),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_49_o111 ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o11 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF88A888 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT63  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4> ),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT61 ),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>2 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT62_4837 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT64  (
    .I0(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I1(\sopc/openmips0/id0/Mmux_aluop_o712 ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT62_4837 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_2915 ),
    .I4(\sopc/openmips0/id0/Mmux_aluop_o713 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT63_4838 )
  );
  LUT4 #(
    .INIT ( 16'h7222 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT71  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_48_o11 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h1F43FF671D40FF66 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT72  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(\sopc/openmips0/if_id0/id_inst [31]),
    .I4(\sopc/openmips0/if_id0/id_inst [28]),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT7 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT71_4840 )
  );
  LUT6 #(
    .INIT ( 64'h0040044444444444 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT81  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .I5(\sopc/openmips0/if_id0/id_inst [28]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h0202020202000000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT82  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I2(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I3(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT8 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT81_4842 )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT1_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out ),
    .O(N104)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT1  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N104),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT2_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out56 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out10 ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT2  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N106),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT3_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out57 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out11 ),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT3  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N108),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT4_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out58 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out12 ),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT4  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N110),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT5_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out60 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out13 ),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT5  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N112),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT6_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out61 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out14 ),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT6  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N114),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT7_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out62 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out15 ),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT7  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N116),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT8_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out63 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out16 ),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT8  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N118),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT9_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out1 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out17 ),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT9  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N120),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT10_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out2 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out18 ),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT10  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N122),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT11_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out3 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out19 ),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT11  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N124),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT12_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out59 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out1 ),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT12  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N126),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT13_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out4 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out20 ),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT13  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N128),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT14_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out5 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out21 ),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT14  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N130),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT15_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out6 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out22 ),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT15  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N132),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT16_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out8 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out23 ),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT16  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N134),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT17_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out9 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out24 ),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT17  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N136),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT18_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out10 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out25 ),
    .O(N138)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT18  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N138),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT19_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out11 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out26 ),
    .O(N140)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT19  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N140),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT20_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out12 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out27 ),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT20  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N142),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT21_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out13 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out28 ),
    .O(N144)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT21  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N144),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT22_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out14 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out29 ),
    .O(N146)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT22  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N146),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT23_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out7 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out2 ),
    .O(N148)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT23  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N148),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT24_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out15 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out30 ),
    .O(N150)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT24  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N150),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT25_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out16 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out31 ),
    .O(N152)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT25  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N152),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT26_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out17 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out3 ),
    .O(N154)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT26  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N154),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT27_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out18 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out4 ),
    .O(N156)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT27  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N156),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT28_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out19 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out5 ),
    .O(N158)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT28  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N158),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT29_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out25 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out6 ),
    .O(N160)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT29  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N160),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT30_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out36 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out7 ),
    .O(N162)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT30  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N162),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT31_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out47 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out8 ),
    .O(N164)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT31  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N164),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hEC20 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT32_SW0  (
    .I0(\sopc/openmips0/ex0/mem_whilo_i_mmx_out55 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out9 ),
    .O(N166)
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_lo[31]_GND_76_o_mux_20_OUT32  (
    .I0(baseram_addr_19_OBUF_2674),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(rst_IBUF_7365),
    .I3(N166),
    .I4(\sopc/openmips0/ex0/Mmux_HI11061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12  (
    .I0(\sopc/openmips0/tlb_addr_i [16]),
    .I1(\sopc/openmips0/tlb_addr_i [13]),
    .I2(\sopc/openmips0/tlb_addr_i [14]),
    .I3(\sopc/openmips0/tlb_addr_i [21]),
    .I4(\sopc/openmips0/tlb_addr_i [19]),
    .I5(\sopc/openmips0/tlb_addr_i [17]),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEEFFFFEEEE ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1  (
    .I0(\sopc/openmips0/tlb_addr_i [30]),
    .I1(\sopc/openmips0/tlb_addr_i [29]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/tlb_addr_i [31]),
    .I5(N170),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [6]),
    .I1(\sopc/openmips0/tlb_addr_i [5]),
    .I2(\sopc/openmips0/tlb_addr_i [4]),
    .I3(\sopc/openmips0/tlb_addr_i [3]),
    .I4(\sopc/openmips0/tlb_addr_i [10]),
    .O(N172)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [5]),
    .I1(\sopc/openmips0/tlb_addr_i [4]),
    .I2(\sopc/openmips0/tlb_addr_i [3]),
    .I3(\sopc/openmips0/tlb_addr_i [2]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'h88888880AAAAAAA0 ))
  \sopc/openmips0/id0/Mmux_wd_o15  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I2(N176),
    .I3(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .O(\sopc/openmips0/id0/Mmux_wd_o15_2876 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDEAA8 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o  (
    .I0(N178),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I5(\sopc/openmips0/reg2_read ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o  (
    .I0(N178),
    .I1(\sopc/openmips0/reg1_read ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I5(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/id0/_n1073<4>_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  \sopc/openmips0/id0/_n1073<4>  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(N184),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>7 ),
    .O(\sopc/openmips0/id0/_n1073 [4])
  );
  LUT6 #(
    .INIT ( 64'h000200FC000200F4 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1752  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1751 )
  );
  LUT6 #(
    .INIT ( 64'h0000000010101000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1753  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1751 ),
    .I4(\sopc/openmips0/id0/op3[5]_INV_171_o1 ),
    .I5(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1752_4948 )
  );
  LUT6 #(
    .INIT ( 64'h5777FFFF4666EEEE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1754  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [31]),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1752_4948 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1753_4949 )
  );
  LUT5 #(
    .INIT ( 32'hFF75FF30 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1755  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/id0/_n0935 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_2915 ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1753_4949 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1754_4950 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1756  (
    .I0(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I1(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1755_4951 )
  );
  LUT6 #(
    .INIT ( 64'h00AA000800AA0000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1757  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1754_4950 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT175 ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1755_4951 ),
    .O(\sopc/openmips0/reg1_read )
  );
  LUT5 #(
    .INIT ( 32'hBB3B8101 ))
  \sopc/openmips0/id0/Mmux_alusel_o321_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/op3[5]_INV_170_o1 ),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0505060605010602 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(N194),
    .I3(\sopc/openmips0/id_reg1_o[31] ),
    .I4(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I5(\sopc/openmips0/id0/n0110 ),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_2881 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [25]),
    .I1(\sopc/openmips0/if_id0/id_inst [21]),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1  (
    .I0(\sopc/openmips0/if_id0/id_inst [24]),
    .I1(\sopc/openmips0/if_id0/id_inst [22]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [28]),
    .I4(N198),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>3 ),
    .O(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [25]),
    .I1(\sopc/openmips0/if_id0/id_inst [22]),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .I4(\sopc/openmips0/if_id0/id_inst [31]),
    .I5(\sopc/openmips0/if_id0/id_inst [30]),
    .O(N200)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(N200),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>3 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>1 ),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o84  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [16]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o82 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [16]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o264  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [4]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o262 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [4]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o234  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [3]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o232 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [3]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o214  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [28]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [28]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out28 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0074FFFFFF74 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o124  (
    .I0(\sopc/openmips0/mem_wdata_o [2]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [2]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0074FFFFFF74 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o114  (
    .I0(\sopc/openmips0/mem_wdata_o [1]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o113_4977 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [1]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o104  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [18]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/ex_wdata_o [18]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out18 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0074FF74 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o14  (
    .I0(\sopc/openmips0/mem_wdata_o [0]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o114_4979 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(\sopc/openmips0/ex_wdata_o [0]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'hCCF5CC05 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1772  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1761 ),
    .I1(\sopc/openmips0/mem_wdata_o [0]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT177 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1771_4981 )
  );
  LUT5 #(
    .INIT ( 32'h0A020800 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1773  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/ex_wdata_o [0]),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1771_4981 ),
    .O(\sopc/openmips0/id_reg2_o [0])
  );
  LUT5 #(
    .INIT ( 32'hCCF5CC05 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1992  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981_2920 ),
    .I1(\sopc/openmips0/mem_wdata_o [1]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT199 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1991_4983 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1993  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1991_4983 ),
    .I4(\sopc/openmips0/ex_wdata_o [1]),
    .O(\sopc/openmips0/id_reg2_o [1])
  );
  LUT5 #(
    .INIT ( 32'hAAF3AA03 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11212  (
    .I0(\sopc/openmips0/mem_wdata_o [2]),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11201 ),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1121 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11211_4985 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11213  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11211_4985 ),
    .I4(\sopc/openmips0/ex_wdata_o [2]),
    .O(\sopc/openmips0/id_reg2_o [2])
  );
  LUT5 #(
    .INIT ( 32'hAAF3AA03 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11272  (
    .I0(\sopc/openmips0/mem_wdata_o [3]),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11261 ),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1127 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11271_4987 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11273  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11271_4987 ),
    .I4(\sopc/openmips0/ex_wdata_o [3]),
    .O(\sopc/openmips0/id_reg2_o [3])
  );
  LUT5 #(
    .INIT ( 32'hAAF3AA03 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11292  (
    .I0(\sopc/openmips0/mem_wdata_o [4]),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11281 ),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1129 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11291_4989 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11293  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11291_4989 ),
    .I4(\sopc/openmips0/ex_wdata_o [4]),
    .O(\sopc/openmips0/id_reg2_o [4])
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>2  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_48_o11 ),
    .I2(\sopc/openmips0/id0/op3[5]_INV_171_o1 ),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>1 )
  );
  LUT6 #(
    .INIT ( 64'h88808A8288808A80 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>3  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4> ),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>1 ),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>2_4992 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>4  (
    .I0(\sopc/openmips0/id0/_n1073 [4]),
    .I1(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>3 ),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<4>2_4992 ),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o5_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_wd [0]),
    .I1(\sopc/openmips0/reg2_addr [0]),
    .I2(\sopc/openmips0/id_ex0/ex_wd [1]),
    .I3(\sopc/openmips0/reg2_addr [1]),
    .I4(\sopc/openmips0/id_ex0/ex_wd [2]),
    .I5(\sopc/openmips0/reg2_addr [2]),
    .O(N204)
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o5_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_wd [0]),
    .I1(\sopc/openmips0/id_ex0/ex_wd [1]),
    .I2(\sopc/openmips0/id_ex0/ex_wd [4]),
    .I3(\sopc/openmips0/reg1_addr [0]),
    .I4(\sopc/openmips0/reg1_addr [1]),
    .I5(\sopc/openmips0/reg1_addr [4]),
    .O(N206)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o5  (
    .I0(\sopc/openmips0/id_ex0/ex_wd [3]),
    .I1(\sopc/openmips0/id_ex0/ex_wd [2]),
    .I2(\sopc/openmips0/reg1_addr [3]),
    .I3(\sopc/openmips0/reg1_addr [2]),
    .I4(N206),
    .O(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o )
  );
  LUT5 #(
    .INIT ( 32'hAAFCAAF0 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11253  (
    .I0(\sopc/openmips0/mem_wdata_o [31]),
    .I1(\sopc/openmips0/reg2_read ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1125 ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11251_5010 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11252_5011 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o9  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<17> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N208),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [17])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o8_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 ),
    .O(N210)
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o8  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [14]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<16> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N210),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [16])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 ),
    .O(N212)
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N212),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [15])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o6  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<14> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N214),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [14])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<13> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N216),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [13])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [10]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N218),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [12])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o32  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N220),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [9])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [6]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N222),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [8])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o30  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N224),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [7])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [9]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N226),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [11])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o29  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N228),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [6])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o28  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N230),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [5])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o27_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out4 ),
    .O(N232)
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o27  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N232),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [4])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o26_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out3 ),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o26  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N234),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [3])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o25  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [31]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<31> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N236),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [31])
  );
  LUT6 #(
    .INIT ( 64'hAA80AAAA8080AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I4(N238),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [30])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o23_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out2 ),
    .O(N240)
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o23  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N240),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [2])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [29]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N242),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [29])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [28]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<28> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N244),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [28])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o20  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [25]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<27> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N246),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [27])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [8]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N248),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [10])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [24]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<26> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N250),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [26])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<25> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N252),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [25])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [22]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N254),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [24])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [21]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N256),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [23])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<22> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N258),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [22])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [19]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<21> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N260),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [21])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [18]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<20> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N262),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [20])
  );
  LUT6 #(
    .INIT ( 64'hA8A0AAAA8800AAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<19> ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N264),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/branch_target_address [19])
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1912  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16> ),
    .I1(\sopc/openmips0/mem_wdata_o [16]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT191 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1911_5044 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1913  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1911_5044 ),
    .I4(\sopc/openmips0/ex_wdata_o [16]),
    .O(\sopc/openmips0/id_reg2_o [16])
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1932  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<17> ),
    .I1(\sopc/openmips0/mem_wdata_o [17]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT193 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1931_5046 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1952  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<18> ),
    .I1(\sopc/openmips0/mem_wdata_o [18]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT195 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1951_5048 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1972  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<19> ),
    .I1(\sopc/openmips0/mem_wdata_o [19]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT197 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1971_5050 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11012  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<20> ),
    .I1(\sopc/openmips0/mem_wdata_o [20]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1101 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11011_5052 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11032  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<21> ),
    .I1(\sopc/openmips0/mem_wdata_o [21]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1103 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11031_5054 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11052  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<22> ),
    .I1(\sopc/openmips0/mem_wdata_o [22]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1105 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11051_5056 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11072  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<23> ),
    .I1(\sopc/openmips0/mem_wdata_o [23]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1107 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11071_5058 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11092  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<24> ),
    .I1(\sopc/openmips0/mem_wdata_o [24]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1109 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11091_5060 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11112  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<25> ),
    .I1(\sopc/openmips0/mem_wdata_o [25]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1111 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11111_5062 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11132  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<26> ),
    .I1(\sopc/openmips0/mem_wdata_o [26]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1113 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11131_5064 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11152  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<27> ),
    .I1(\sopc/openmips0/mem_wdata_o [27]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1115 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11151_5066 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11172  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<28> ),
    .I1(\sopc/openmips0/mem_wdata_o [28]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1117 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11171_5068 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11192  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<29> ),
    .I1(\sopc/openmips0/mem_wdata_o [29]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1119 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11191_5070 )
  );
  LUT5 #(
    .INIT ( 32'hCCFACC0A ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11232  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<30> ),
    .I1(\sopc/openmips0/mem_wdata_o [30]),
    .I2(\sopc/openmips0/reg2_read ),
    .I3(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1123 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11231_5072 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1792  (
    .I0(\sopc/openmips0/if_id0/id_inst [10]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [10]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT179 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1791_5074 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1793  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1791_5074 ),
    .I4(\sopc/openmips0/ex_wdata_o [10]),
    .O(\sopc/openmips0/id_reg2_o [10])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1812  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [11]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT181 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1811_5076 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1813  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1811_5076 ),
    .I4(\sopc/openmips0/ex_wdata_o [11]),
    .O(\sopc/openmips0/id_reg2_o [11])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1832  (
    .I0(\sopc/openmips0/if_id0/id_inst [12]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [12]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT183 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1831_5078 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1833  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1831_5078 ),
    .I4(\sopc/openmips0/ex_wdata_o [12]),
    .O(\sopc/openmips0/id_reg2_o [12])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1852  (
    .I0(\sopc/openmips0/if_id0/id_inst [13]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [13]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT185 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1851_5080 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1853  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1851_5080 ),
    .I4(\sopc/openmips0/ex_wdata_o [13]),
    .O(\sopc/openmips0/id_reg2_o [13])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1872  (
    .I0(\sopc/openmips0/if_id0/id_inst [14]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [14]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT187 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1871_5082 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1873  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1871_5082 ),
    .I4(\sopc/openmips0/ex_wdata_o [14]),
    .O(\sopc/openmips0/id_reg2_o [14])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1892  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [15]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT189 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1891_5084 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1893  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1891_5084 ),
    .I4(\sopc/openmips0/ex_wdata_o [15]),
    .O(\sopc/openmips0/id_reg2_o [15])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11312  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [5]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1131 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11311_5086 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11313  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11311_5086 ),
    .I4(\sopc/openmips0/ex_wdata_o [5]),
    .O(\sopc/openmips0/id_reg2_o [5])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11332  (
    .I0(\sopc/openmips0/if_id0/id_inst [6]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [6]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1133 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11331_5088 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11333  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11331_5088 ),
    .I4(\sopc/openmips0/ex_wdata_o [6]),
    .O(\sopc/openmips0/id_reg2_o [6])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11352  (
    .I0(\sopc/openmips0/if_id0/id_inst [7]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [7]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1135 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11351_5090 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11353  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11351_5090 ),
    .I4(\sopc/openmips0/ex_wdata_o [7]),
    .O(\sopc/openmips0/id_reg2_o [7])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11372  (
    .I0(\sopc/openmips0/if_id0/id_inst [8]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [8]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1137 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11371_5092 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11373  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11371_5092 ),
    .I4(\sopc/openmips0/ex_wdata_o [8]),
    .O(\sopc/openmips0/id_reg2_o [8])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF88F0F00088 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11392  (
    .I0(\sopc/openmips0/if_id0/id_inst [9]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I2(\sopc/openmips0/mem_wdata_o [9]),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o ),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1139 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11391_5094 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11393  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I2(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11391_5094 ),
    .I4(\sopc/openmips0/ex_wdata_o [9]),
    .O(\sopc/openmips0/id_reg2_o [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11  (
    .I0(\sopc/openmips0/if_id0/id_inst [24]),
    .I1(\sopc/openmips0/if_id0/id_inst [21]),
    .I2(\sopc/openmips0/if_id0/id_inst [20]),
    .I3(\sopc/openmips0/if_id0/id_inst [19]),
    .I4(\sopc/openmips0/if_id0/id_inst [23]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>12_5095 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>12  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .I2(\sopc/openmips0/if_id0/id_inst [14]),
    .I3(\sopc/openmips0/if_id0/id_inst [12]),
    .I4(\sopc/openmips0/if_id0/id_inst [18]),
    .I5(\sopc/openmips0/if_id0/id_inst [15]),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>13_5096 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>13  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>12_5095 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>13_5096 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .O(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFFFFFFFFFFFF ))
  \sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [25]),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/if_id0/id_inst [16]),
    .I3(\sopc/openmips0/if_id0/id_inst [30]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .I5(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>1 ),
    .O(N268)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o<31>1 ),
    .I2(\sopc/openmips0/if_id0/id_inst [0]),
    .I3(\sopc/openmips0/if_id0/id_inst [22]),
    .I4(\sopc/openmips0/id0/_n12261 ),
    .I5(N268),
    .O(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/n0029<31>1  (
    .I0(\sopc/openmips0/id_reg2_o [20]),
    .I1(\sopc/openmips0/id_reg2_o [19]),
    .I2(\sopc/openmips0/id_reg2_o [21]),
    .I3(\sopc/openmips0/id_reg2_o [22]),
    .I4(\sopc/openmips0/id_reg2_o [23]),
    .I5(\sopc/openmips0/id_reg2_o [24]),
    .O(\sopc/openmips0/id0/n0029_0 [31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/n0029<31>2  (
    .I0(\sopc/openmips0/id_reg2_o [1]),
    .I1(\sopc/openmips0/id_reg2_o [0]),
    .I2(\sopc/openmips0/id_reg2_o [2]),
    .I3(\sopc/openmips0/id_reg2_o [3]),
    .I4(\sopc/openmips0/id_reg2_o [4]),
    .I5(\sopc/openmips0/id_reg2_o [5]),
    .O(\sopc/openmips0/id0/n0029<31>1_5099 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \sopc/openmips0/id0/n0029<31>3  (
    .I0(\sopc/openmips0/id_reg2_o [13]),
    .I1(\sopc/openmips0/id_reg2_o [12]),
    .I2(\sopc/openmips0/id_reg2_o [14]),
    .I3(\sopc/openmips0/id0/n0029<31>1_5099 ),
    .I4(\sopc/openmips0/id_reg2_o [15]),
    .I5(\sopc/openmips0/id_reg2_o [16]),
    .O(\sopc/openmips0/id0/n0029<31>2_5100 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/n0029<31>4  (
    .I0(\sopc/openmips0/id_reg2_o [7]),
    .I1(\sopc/openmips0/id_reg2_o [6]),
    .I2(\sopc/openmips0/id_reg2_o [8]),
    .I3(\sopc/openmips0/id_reg2_o [9]),
    .I4(\sopc/openmips0/id_reg2_o [10]),
    .I5(\sopc/openmips0/id_reg2_o [11]),
    .O(\sopc/openmips0/id0/n0029<31>3_5101 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/openmips0/id0/n0029<31>5  (
    .I0(\sopc/openmips0/id0/n0029<31>2_5100 ),
    .I1(\sopc/openmips0/id0/n0029<31>3_5101 ),
    .I2(\sopc/openmips0/id_reg2_o [17]),
    .I3(\sopc/openmips0/id_reg2_o [18]),
    .O(\sopc/openmips0/id0/n0029<31>4_5102 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/id0/n0029<31>6  (
    .I0(\sopc/openmips0/id_reg2_o [26]),
    .I1(\sopc/openmips0/id_reg2_o [25]),
    .I2(\sopc/openmips0/id_reg2_o [27]),
    .I3(\sopc/openmips0/id_reg2_o [28]),
    .O(\sopc/openmips0/id0/n0029<31>5_5103 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/id0/n0029<31>7  (
    .I0(\sopc/openmips0/id0/n0029_0 [31]),
    .I1(\sopc/openmips0/id0/n0029<31>5_5103 ),
    .I2(\sopc/openmips0/id_reg2_o [31]),
    .I3(\sopc/openmips0/id0/n0029<31>4_5102 ),
    .I4(\sopc/openmips0/id_reg2_o [29]),
    .I5(\sopc/openmips0/id_reg2_o [30]),
    .O(\sopc/openmips0/id0/n0029 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/n01104  (
    .I0(\sopc/openmips0/id_reg1_o[7] ),
    .I1(\sopc/openmips0/id_reg1_o[6] ),
    .I2(\sopc/openmips0/id_reg1_o[8] ),
    .I3(\sopc/openmips0/id_reg1_o[9] ),
    .I4(\sopc/openmips0/id_reg1_o[10] ),
    .I5(\sopc/openmips0/id_reg1_o[11] ),
    .O(\sopc/openmips0/id0/n01104_5105 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \sopc/openmips0/ex0/_n0413_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .O(N272)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \sopc/openmips0/ex0/_n0413  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(N272),
    .O(\sopc/openmips0/ex0/_n0413_4061 )
  );
  LUT3 #(
    .INIT ( 8'h47 ))
  \sopc/openmips0/ex0/Sh591_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .O(N274)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \sopc/openmips0/ex0/Sh591  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(N274),
    .I3(\sopc/openmips0/ex0/Sh2710 ),
    .I4(\sopc/openmips0/ex0/Sh19 ),
    .O(\sopc/openmips0/ex0/Sh591_3246 )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \sopc/openmips0/ex0/Sh581_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .O(N276)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \sopc/openmips0/ex0/Sh581  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(N276),
    .I2(\sopc/openmips0/ex0/Sh18 ),
    .O(\sopc/openmips0/ex0/Sh581_3247 )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \sopc/openmips0/ex0/Sh571_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .O(N278)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \sopc/openmips0/ex0/Sh571  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(N278),
    .I2(\sopc/openmips0/ex0/Sh17 ),
    .O(\sopc/openmips0/ex0/Sh571_3248 )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \sopc/openmips0/ex0/Sh561_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .O(N280)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \sopc/openmips0/ex0/Sh561  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(N280),
    .I2(\sopc/openmips0/ex0/Sh16 ),
    .O(\sopc/openmips0/ex0/Sh561_3249 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o<7>_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .O(N282)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o<7>  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(N282),
    .O(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \sopc/openmips0/ex0/Sh1391_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .O(N284)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \sopc/openmips0/ex0/Sh1391  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(N284),
    .I2(\sopc/openmips0/ex0/Sh119 ),
    .O(\sopc/openmips0/ex0/Sh1391_3266 )
  );
  LUT6 #(
    .INIT ( 64'h0002400240020002 ))
  \sopc/openmips0/ex0/_n04231  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .O(\sopc/openmips0/ex0/_n04231_5114 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/_n04232  (
    .I0(\sopc/openmips0/ex0/_n04231_5114 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .O(\sopc/openmips0/ex0/_n0423 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .O(N286)
  );
  LUT6 #(
    .INIT ( 64'h8200008200000000 ))
  \sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I1(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I5(N286),
    .O(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 )
  );
  LUT6 #(
    .INIT ( 64'h7FDFF7FDBFEFFBFE ))
  \sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/mem_cp0_reg_write_addr_o [2]),
    .I4(\sopc/openmips0/mem_cp0_reg_write_addr_o [1]),
    .I5(\sopc/openmips0/mem_cp0_reg_write_addr_o [0]),
    .O(N288)
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o122  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o121_5118 )
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  \sopc/openmips0/ex0/Mmux_wdata_o123  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/ex0/Sh33 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I4(\sopc/openmips0/ex0/Sh2251 ),
    .I5(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<1>1 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o122_5119 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o124  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh145 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o123_5120 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o126  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh105 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o124_5121 ),
    .I5(\sopc/openmips0/ex0/Sh1291 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o125_5122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o127  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o123_5120 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o125_5122 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o122_5119 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o121_5118 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o126_5123 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o128  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o127_5124 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1210 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1215  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1214 )
  );
  LUT6 #(
    .INIT ( 64'h77F7F7F777777777 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1218  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1217 )
  );
  LUT6 #(
    .INIT ( 64'hF777000077770000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1222  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o127_5124 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1220_5129 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1221_5130 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1223  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1222_5131 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/ex0/Mmux_wdata_o1224  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1223_5132 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/ex0/Mmux_wdata_o1230  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1229 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEFEFEFEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o1233  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1232 )
  );
  LUT6 #(
    .INIT ( 64'hEEEF0000EEEE0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1237  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1222_5131 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1235_5136 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1236_5137 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAFFAAFF80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1238  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I1(\sopc/openmips0/ex0/_n0423 ),
    .I2(\sopc/openmips0/ex0/result_sum [1]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o126_5123 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1236_5137 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1221_5130 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1237_5138 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1239  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out21 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out59 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1238_5139 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o1241  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_1_1875 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_1_1790 ),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_1_1849 ),
    .I3(\sopc/openmips0/cp0_reg0/count_o [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1240 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1246  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[1] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1238_5139 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1244_5142 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1245_5143 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1247  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o12_5117 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1237_5138 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1245_5143 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out1 ),
    .O(\sopc/openmips0/ex_wdata_o [1])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o12  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh144 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o13 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I4(\sopc/openmips0/ex0/Sh961 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o14 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o113  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh104 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o14 ),
    .I5(\sopc/openmips0/ex0/Sh1281 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o15 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o115  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out ),
    .I2(\sopc/openmips0/ex0/mem_whilo_i_mmx_out20 ),
    .I3(\sopc/openmips0/ex0/_n0413_4061 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o17 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o117  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_0_2177 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [0]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o19 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o118  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_0_1874 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_0_1789 ),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_0_1848 ),
    .I3(\sopc/openmips0/cp0_reg0/count_o [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o116_5152 )
  );
  LUT5 #(
    .INIT ( 32'hC0A00000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o120  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [0]),
    .I1(\sopc/openmips0/cp0_reg0/status_o [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o118_5154 )
  );
  LUT6 #(
    .INIT ( 64'h1515111105040100 ))
  \sopc/openmips0/ex0/Mmux_wdata_o130  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o117_5153 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o116_5152 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o118_5154 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o119_5155 )
  );
  LUT6 #(
    .INIT ( 64'h00CA00CA00CA00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o119_5155 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o19 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o120_5156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAA88FFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o132  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o18 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o17 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o16 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o120_5156 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o130_5157 )
  );
  LUT6 #(
    .INIT ( 64'hBABABBBABABABBBB ))
  \sopc/openmips0/ex0/Mmux_wdata_o134  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I5(\sopc/openmips0/ex0/Sh1941 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o132_5159 )
  );
  LUT6 #(
    .INIT ( 64'h0000AAEF0000AAEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o135  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o132_5159 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o133_5160 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEEFFAAAAEEFE ))
  \sopc/openmips0/ex0/Mmux_wdata_o136  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o133_5160 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o134_5161 )
  );
  LUT6 #(
    .INIT ( 64'h0000AAEF0000AAEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o137  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o134_5161 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o135_5162 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEEFFAAAAEEFE ))
  \sopc/openmips0/ex0/Mmux_wdata_o138  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o135_5162 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o136_5163 )
  );
  LUT6 #(
    .INIT ( 64'hAEAF0000AEAE0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o139  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o131_5158 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o136_5163 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o137_5164 )
  );
  LUT6 #(
    .INIT ( 64'h2AAA2A2A22222222 ))
  \sopc/openmips0/ex0/Mmux_wdata_o140  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o138_5165 )
  );
  LUT6 #(
    .INIT ( 64'hFF7755557F775555 ))
  \sopc/openmips0/ex0/Mmux_wdata_o141  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o138_5165 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o139_5166 )
  );
  LUT6 #(
    .INIT ( 64'hDF5500005F550000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o142  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o139_5166 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o140_5167 )
  );
  LUT6 #(
    .INIT ( 64'hFF7755557F775555 ))
  \sopc/openmips0/ex0/Mmux_wdata_o143  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o140_5167 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o141_5168 )
  );
  LUT6 #(
    .INIT ( 64'hDF5500005F550000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o144  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o141_5168 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o142_5169 )
  );
  LUT6 #(
    .INIT ( 64'hF5F5757575F57575 ))
  \sopc/openmips0/ex0/Mmux_wdata_o145  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o142_5169 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o143_5170 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o148  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o146 )
  );
  LUT6 #(
    .INIT ( 64'h4500EF000400AE00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o149  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o146 ),
    .I4(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<15>_3502 ),
    .I5(\sopc/openmips0/ex0/result_sum [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o147 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o148_5173 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out ),
    .O(\sopc/openmips0/ex_wdata_o [0])
  );
  LUT4 #(
    .INIT ( 16'hFF51 ))
  \sopc/openmips0/ex0/Mmux_wreg_o1_SW0  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .O(N290)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AA8AAAAA ))
  \sopc/openmips0/ex0/Mmux_wreg_o1  (
    .I0(\sopc/openmips0/id_ex0/ex_wreg_1420 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I3(N290),
    .I4(\sopc/openmips0/ex0/reg2_i_mux [31]),
    .I5(\sopc/openmips0/ex0/result_sum [31]),
    .O(\sopc/openmips0/ex_wreg_o )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o42  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o41_5176 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o43  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1401 ),
    .I4(\sopc/openmips0/ex0/Sh1361 ),
    .I5(\sopc/openmips0/ex0/Sh156 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o42_5177 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/ex0/Mmux_wdata_o44  (
    .I0(\sopc/openmips0/ex0/Sh44 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o42_5177 ),
    .I4(\sopc/openmips0/ex0/Sh236 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o43_5178 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o45  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o41_5176 ),
    .I1(\sopc/openmips0/ex0/result_sum [12]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o43_5178 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o44_5179 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o46  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out33 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out58 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o45_5180 )
  );
  LUT6 #(
    .INIT ( 64'h0440040000400000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o47  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [3]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_1_o_12_1860 ),
    .I5(\sopc/openmips0/cp0_reg0/bad_v_addr_o [12]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o46_5181 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o48  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_12_2187 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_0_o_12_1886 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o [12]),
    .I3(\sopc/openmips0/cp0_raddr_i [4]),
    .I4(\sopc/openmips0/cp0_raddr_i [1]),
    .I5(\sopc/openmips0/cp0_raddr_i [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o47_5182 )
  );
  LUT5 #(
    .INIT ( 32'h55551110 ))
  \sopc/openmips0/ex0/Mmux_wdata_o410  (
    .I0(\sopc/openmips0/cp0_raddr_i [2]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o47_5182 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o48_5183 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o46_5181 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o49_5184 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o411  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [12]),
    .I5(\sopc/openmips0/cp0_reg0/status_o [12]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o410_5185 )
  );
  LUT6 #(
    .INIT ( 64'hCACACACAC0CAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o412  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o410_5185 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o49_5184 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o411_5186 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o413  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[12] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o45_5180 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o411_5186 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o412_5187 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o414  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o4 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o44_5179 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o412_5187 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out12 ),
    .O(\sopc/openmips0/ex_wdata_o [12])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o62  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o61_5189 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o63  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1421 ),
    .I4(\sopc/openmips0/ex0/Sh1381 ),
    .I5(\sopc/openmips0/ex0/Sh158 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o62_5190 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/ex0/Mmux_wdata_o64  (
    .I0(\sopc/openmips0/ex0/Sh46 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o62_5190 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I5(\sopc/openmips0/ex0/Sh238 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o63_5191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o65  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o61_5189 ),
    .I1(\sopc/openmips0/ex0/result_sum [14]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o63_5191 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o64_5192 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o66  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out35 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out61 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o65_5193 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o67  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_14_2189 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [14]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o66_5194 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o68  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_14_1862 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_14_1798 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [14]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_14_1888 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o67_5195 )
  );
  LUT6 #(
    .INIT ( 64'hF000CC00AA000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o69  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [14]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [14]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [14]),
    .I3(\sopc/openmips0/cp0_raddr_i [3]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o68_5196 )
  );
  LUT5 #(
    .INIT ( 32'h15041100 ))
  \sopc/openmips0/ex0/Mmux_wdata_o610  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o68_5196 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o67_5195 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o69_5197 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o611  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o69_5197 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o66_5194 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o610_5198 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o612  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[14] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o65_5193 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o610_5198 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o611_5199 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o613  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o6 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o64_5192 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o611_5199 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out14 ),
    .O(\sopc/openmips0/ex_wdata_o [14])
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o72  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1431 ),
    .I4(\sopc/openmips0/ex0/Sh1391_3266 ),
    .I5(\sopc/openmips0/ex0/Sh159 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o71_5201 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o73  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Sh47 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o71_5201 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o72_5202 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o74  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o73_5203 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o75  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o73_5203 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [15]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o72_5202 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o74_5204 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o76  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out37 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out62 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o75_5205 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o77  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_15_2190 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [15]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o76_5206 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o78  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_15_1889 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_15_1799 ),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_15_1863 ),
    .I3(\sopc/openmips0/cp0_reg0/count_o [15]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o77_5207 )
  );
  LUT6 #(
    .INIT ( 64'hF000CC00AA000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o79  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [15]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [15]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [15]),
    .I3(\sopc/openmips0/cp0_raddr_i [3]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o78_5208 )
  );
  LUT5 #(
    .INIT ( 32'h15041100 ))
  \sopc/openmips0/ex0/Mmux_wdata_o710  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o78_5208 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o77_5207 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o79_5209 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o711  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o79_5209 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o76_5206 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o710_5210 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o712  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[15] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o75_5205 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o710_5210 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o711_5211 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o713  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o7 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o74_5204 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o711_5211 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out15 ),
    .O(\sopc/openmips0/ex_wdata_o [15])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o211  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o21 )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/ex0/Mmux_wdata_o212  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Sh42 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I4(\sopc/openmips0/ex0/Sh234 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o22 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o213  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh1381 ),
    .I3(\sopc/openmips0/ex0/Sh1341 ),
    .I4(\sopc/openmips0/ex0/Sh1541 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o23 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o216  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out31 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out56 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o26 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o217  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_0_o_10_1884 ),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_1_o_10_1858 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o27 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o218  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [10]),
    .I4(\sopc/openmips0/cp0_reg0/bad_v_addr_o [10]),
    .I5(\sopc/openmips0/cp0_reg0/cause_o_10_1753 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o28 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \sopc/openmips0/ex0/Mmux_wdata_o219  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/count_o [10]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [10]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o29 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \sopc/openmips0/ex0/Mmux_wdata_o220  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o29 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o28 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o27 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o210_5222 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEAAA44444000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o221  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/cp0_reg0/epc_o [10]),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o210_5222 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o211_5223 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o222  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[10] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o211_5223 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o26 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o212_5224 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o223  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o25 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o212_5224 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out10 ),
    .O(\sopc/openmips0/ex_wdata_o [10])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o52  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o51_5226 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o53  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1411 ),
    .I4(\sopc/openmips0/ex0/Sh1371 ),
    .I5(\sopc/openmips0/ex0/Sh157 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o52_5227 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF20FF20FF20 ))
  \sopc/openmips0/ex0/Mmux_wdata_o55  (
    .I0(\sopc/openmips0/ex0/Sh45 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o52_5227 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o53_5228 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o54_5229 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o56  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o51_5226 ),
    .I1(\sopc/openmips0/ex0/result_sum [13]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o54_5229 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o55_5230 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o57  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out34 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out60 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o56_5231 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o58  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_13_2188 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [13]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o57_5232 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o59  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_13_1887 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_13_1797 ),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_13_1861 ),
    .I3(\sopc/openmips0/cp0_reg0/count_o [13]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o58_5233 )
  );
  LUT6 #(
    .INIT ( 64'hF000CC00AA000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o510  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [13]),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [13]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [13]),
    .I3(\sopc/openmips0/cp0_raddr_i [3]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o59_5234 )
  );
  LUT5 #(
    .INIT ( 32'h15041100 ))
  \sopc/openmips0/ex0/Mmux_wdata_o511  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o59_5234 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o58_5233 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o510_5235 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o512  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o510_5235 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o57_5232 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o511_5236 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o513  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[13] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o56_5231 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o511_5236 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o512_5237 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o514  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o5 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o55_5230 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o512_5237 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out13 ),
    .O(\sopc/openmips0/ex_wdata_o [13])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o292  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o292_5239 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44445444 ))
  \sopc/openmips0/ex0/Mmux_wdata_o295  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o294_5241 ),
    .I2(\sopc/openmips0/ex0/Sh461 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o293_5240 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o295_5242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o296  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o292_5239 ),
    .I1(\sopc/openmips0/ex0/result_sum [6]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o295_5242 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o296_5243 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o297  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out27 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out25 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o297_5244 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEAAA44444000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2914  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2912_5246 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o249 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2910_5245 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2914_5247 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2915  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[6] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2914_5247 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o297_5244 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2915_5248 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o2916  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o291_5238 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o296_5243 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2915_5248 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out6 ),
    .O(\sopc/openmips0/ex_wdata_o [6])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o312  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o311_5250 )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/ex0/Mmux_wdata_o313  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh40 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I4(\sopc/openmips0/ex0/Sh232 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o312_5251 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o314  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh1361 ),
    .I3(\sopc/openmips0/ex0/Sh1321 ),
    .I4(\sopc/openmips0/ex0/Sh1521 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o313_5252 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o317  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out29 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out47 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o316_5255 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o318  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_0_o_8_1882 ),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_1_o_8_1856 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o317_5256 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o319  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [8]),
    .I4(\sopc/openmips0/cp0_reg0/bad_v_addr_o [8]),
    .I5(\sopc/openmips0/cp0_reg0/cause_o_8_1751 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o318_5257 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3110  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/count_o [8]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [8]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o319_5258 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3111  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o319_5258 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o318_5257 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o317_5256 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3110_5259 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3112  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [8]),
    .I5(\sopc/openmips0/cp0_reg0/ebase_o_8_2185 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3111_5260 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEEEA40404440 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3113  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o3110_5259 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o3111_5260 ),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3112_5261 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3114  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[8] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o3112_5261 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o316_5255 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3113_5262 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o3115  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o31_5249 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o315_5254 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o3113_5262 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out8 ),
    .O(\sopc/openmips0/ex_wdata_o [8])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o33  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o32 )
  );
  LUT6 #(
    .INIT ( 64'hFF08080808080808 ))
  \sopc/openmips0/ex0/Mmux_wdata_o34  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/ex0/Sh43 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/Sh2361 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o33_5265 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o35  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh1391_3266 ),
    .I3(\sopc/openmips0/ex0/Sh1351 ),
    .I4(\sopc/openmips0/ex0/Sh1551 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o34_5266 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o38  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out32 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out57 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o37_5269 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o39  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_reg0/bad_v_addr_o [11]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [11]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [11]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o38_5270 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o310  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/count_o [11]),
    .I3(\sopc/openmips0/cp0_reg0/entry_lo_0_o_11_1885 ),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_1_o_11_1859 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o39_5271 )
  );
  LUT6 #(
    .INIT ( 64'h1511040004000400 ))
  \sopc/openmips0/ex0/Mmux_wdata_o320  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o39_5271 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o38_5270 ),
    .I5(\sopc/openmips0/cp0_raddr_i [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o310_5272 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEAAA44444000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o321  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/cp0_reg0/epc_o [11]),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o310_5272 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o320_5273 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o322  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[11] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o320_5273 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o37_5269 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o321_5274 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o323  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o3 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o36_5268 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o321_5274 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out11 ),
    .O(\sopc/openmips0/ex_wdata_o [11])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o303  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o302_5277 )
  );
  LUT6 #(
    .INIT ( 64'hFF08080808080808 ))
  \sopc/openmips0/ex0/Mmux_wdata_o304  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I2(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<3>1 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I5(\sopc/openmips0/ex0/Sh151 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o303_5278 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544400400 ))
  \sopc/openmips0/ex0/Mmux_wdata_o306  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1311 ),
    .I4(\sopc/openmips0/ex0/Sh1351 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o304_5279 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o305_5280 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFA8FFA8FFA8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o307  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o303_5278 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o305_5280 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o302_5277 ),
    .I4(\sopc/openmips0/ex0/result_sum [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o301_5276 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o306_5281 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o308  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out28 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out36 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o307_5282 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o309  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_7_2184 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [7]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o308_5283 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3010  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_7_1855 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_7_1796 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [7]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_7_1881 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o309_5284 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3011  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [7]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [7]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [7]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3010_5285 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3012  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o3010_5285 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o309_5284 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3011_5286 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3013  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o3011_5286 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o308_5283 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3012_5287 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3014  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[7] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o307_5282 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o3012_5287 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3013_5288 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o3015  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o30 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o306_5281 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o3013_5288 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out7 ),
    .O(\sopc/openmips0/ex_wdata_o [7])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o325  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o323_5290 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o327  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh1371 ),
    .I3(\sopc/openmips0/ex0/Sh1331 ),
    .I4(\sopc/openmips0/ex0/Sh1531 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o325_5291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3210  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out30 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out55 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o328 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3211  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_0_o_9_1883 ),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_1_o_9_1857 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o329_5294 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3212  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [9]),
    .I4(\sopc/openmips0/cp0_reg0/bad_v_addr_o [9]),
    .I5(\sopc/openmips0/cp0_reg0/cause_o_9_1752 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3210_5295 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3213  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/count_o [9]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [9]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3211_5296 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3214  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o3211_5296 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o3210_5295 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o329_5294 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3212_5297 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3215  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [9]),
    .I5(\sopc/openmips0/cp0_reg0/ebase_o_9_2186 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3213_5298 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEEEA40404440 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3216  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o3212_5297 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o3213_5298 ),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3214_5299 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o3217  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[9] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o3214_5299 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o328 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3215_5300 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o3218  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o322_5289 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o327_5292 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o3215_5300 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out9 ),
    .O(\sopc/openmips0/ex_wdata_o [9])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o172  (
    .I0(\sopc/openmips0/ex0/Sh232 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Sh40 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o172_5302 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA2220 ))
  \sopc/openmips0/ex0/Mmux_wdata_o175  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o174_5304 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o173_5303 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o172_5302 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o175_5305 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o176  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o176_5306 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o177  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o176_5306 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [24]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o175_5305 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o177_5307 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o178  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out46 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out9 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o178_5308 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o179  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_24_2199 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [24]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o179_5309 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1710  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_24_1872 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_24_1808 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [24]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_24_1898 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1710_5310 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1711  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [24]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [24]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [24]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1711_5311 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1712  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1711_5311 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1710_5310 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1712_5312 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1713  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1712_5312 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o179_5309 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1713_5313 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1714  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[24] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o178_5308 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1713_5313 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1714_5314 )
  );
  LUT6 #(
    .INIT ( 64'hAA8A8A8AA8888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o185  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o182_5316 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/ex0/Sh41_3905 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o184_5317 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o185_5318 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o186  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o186_5319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o187  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o186_5319 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [25]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o185_5318 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o187_5320 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o188  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out48 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out10 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o188_5321 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o189  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_25_2200 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [25]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o189_5322 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1810  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_25_1873 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_25_1809 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [25]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_25_1899 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1810_5323 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1811  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [25]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [25]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [25]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1811_5324 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1812  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1811_5324 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1810_5323 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1812_5325 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1813  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1812_5325 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o189_5322 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1813_5326 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1814  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[25] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o188_5321 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1813_5326 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1814_5327 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o191  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o191_5328 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o193  (
    .I0(\sopc/openmips0/ex0/Sh234 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I2(\sopc/openmips0/ex0/Sh42 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o193_5329 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o197  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out49 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out11 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o197_5331 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o199  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1910  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_26_2201 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [26]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1910_5333 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1911  (
    .I0(\sopc/openmips0/cp0_reg0/entry_hi_o_26_1810 ),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [26]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [26]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1911_5334 )
  );
  LUT5 #(
    .INIT ( 32'h000A00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1912  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [26]),
    .I1(\sopc/openmips0/cp0_reg0/count_o [26]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1912_5335 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08080800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1913  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 ),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1912_5335 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1911_5334 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1910_5333 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1913_5336 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o201  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o20 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o207  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out50 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out12 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o206 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2010  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_27_2202 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [27]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o209 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2011  (
    .I0(\sopc/openmips0/cp0_reg0/entry_hi_o_27_1811 ),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [27]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [27]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2010_5344 )
  );
  LUT5 #(
    .INIT ( 32'h000A00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2012  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [27]),
    .I1(\sopc/openmips0/cp0_reg0/count_o [27]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2011_5345 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08080800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2013  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 ),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2011_5345 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2010_5344 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o209 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2012_5346 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o83  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh12 ),
    .I4(\sopc/openmips0/ex0/Sh16 ),
    .I5(\sopc/openmips0/ex0/Sh481 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o82_5351 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o84  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o82_5351 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh32 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o81_5350 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o83_5352 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o85  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o84_5353 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o86  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o84_5353 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [16]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o83_5352 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o85_5354 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o87  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out38 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out63 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o86_5355 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o88  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_16_2191 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [16]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o87_5356 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o89  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_16_1890 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_16_1800 ),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_16_1864 ),
    .I3(\sopc/openmips0/cp0_reg0/count_o [16]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o88_5357 )
  );
  LUT6 #(
    .INIT ( 64'hCC00F000AA000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o810  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [16]),
    .I1(\sopc/openmips0/cp0_reg0/status_o [16]),
    .I2(\sopc/openmips0/cp0_reg0/compare_o [16]),
    .I3(\sopc/openmips0/cp0_raddr_i [3]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o89_5358 )
  );
  LUT5 #(
    .INIT ( 32'h15041100 ))
  \sopc/openmips0/ex0/Mmux_wdata_o811  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o89_5358 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o88_5357 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o810_5359 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o812  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o810_5359 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o87_5356 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o811_5360 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o813  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[16] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o86_5355 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o811_5360 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o812_5361 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o814  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o8 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o85_5354 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o812_5361 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out16 ),
    .O(\sopc/openmips0/ex_wdata_o [16])
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  \sopc/openmips0/ex0/Mmux_wdata_o92  (
    .I0(\sopc/openmips0/ex0/Sh145 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I4(\sopc/openmips0/ex0/Sh2251 ),
    .I5(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<1>1 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o91_5363 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o93  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh13 ),
    .I4(\sopc/openmips0/ex0/Sh17 ),
    .I5(\sopc/openmips0/ex0/Sh491 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o92_5364 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o94  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o92_5364 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh33 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o91_5363 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o93_5365 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o95  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o94_5366 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o96  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o94_5366 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [17]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o93_5365 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o95_5367 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o97  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out39 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out1 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o96_5368 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o98  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_17_2192 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [17]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o97_5369 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o99  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_17_1865 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_17_1801 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [17]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_17_1891 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o98_5370 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o910  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [17]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [17]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [17]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o99_5371 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o911  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o99_5371 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o98_5370 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o910_5372 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o912  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o910_5372 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o97_5369 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o911_5373 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o913  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[17] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o96_5368 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o911_5373 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o912_5374 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o103  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh14 ),
    .I4(\sopc/openmips0/ex0/Sh18 ),
    .I5(\sopc/openmips0/ex0/Sh501 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o102_5377 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o104  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o102_5377 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh34 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o101_5376 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o103_5378 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o105  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o104_5379 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o106  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o104_5379 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [18]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o103_5378 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o105_5380 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o107  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out40 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out2 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o106_5381 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o108  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_18_2193 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [18]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o107_5382 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o109  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_18_1866 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_18_1802 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [18]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_18_1892 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o108_5383 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1010  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [18]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [18]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [18]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o109_5384 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1011  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o109_5384 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o108_5383 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1010_5385 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1012  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1010_5385 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o107_5382 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1011_5386 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1013  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[18] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o106_5381 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1011_5386 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1012_5387 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1113  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh15 ),
    .I4(\sopc/openmips0/ex0/Sh19 ),
    .I5(\sopc/openmips0/ex0/Sh511 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1112_5390 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1114  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1112_5390 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh35 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1111_5389 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1113_5391 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1115  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1114_5392 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o1116  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o1114_5392 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I2(\sopc/openmips0/ex0/result_sum [19]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1113_5391 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1115_5393 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1117  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out41 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out3 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1116_5394 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1118  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_19_2194 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [19]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1117_5395 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1119  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_19_1867 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_19_1803 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [19]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_19_1893 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1118_5396 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1120  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [19]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [19]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [19]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1119_5397 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1122  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1119_5397 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1118_5396 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1120_5398 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1123  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1120_5398 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1117_5395 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1121_5399 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1124  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[19] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1116_5394 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1121_5399 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1122_5400 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1311  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1311_5402 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1313  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh16 ),
    .I2(\sopc/openmips0/ex0/Sh8 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1313_5404 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1314  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1313_5404 ),
    .I3(\sopc/openmips0/ex0/Sh521 ),
    .I4(\sopc/openmips0/ex0/Sh441_3289 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1314_5405 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1315  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1314_5405 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1312_5403 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1311_5402 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1315_5406 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1317  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out42 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out4 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1317_5408 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1318  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_20_2195 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [20]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1318_5409 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1319  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_20_1868 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_20_1804 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [20]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_20_1894 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1319_5410 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1320  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [20]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [20]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [20]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1320_5411 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1321  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1320_5411 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1319_5410 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1321_5412 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1322  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1321_5412 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1318_5409 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1322_5413 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1323  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[20] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1317_5408 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1322_5413 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1323_5414 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1411  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1410_5416 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1413  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh17 ),
    .I2(\sopc/openmips0/ex0/Sh9 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1412_5418 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1414  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1412_5418 ),
    .I3(\sopc/openmips0/ex0/Sh531 ),
    .I4(\sopc/openmips0/ex0/Sh451_3288 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1413_5419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1415  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1413_5419 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1411_5417 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1410_5416 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1414_5420 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1417  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out43 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out5 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1416_5422 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1418  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_21_2196 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [21]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1417_5423 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1419  (
    .I0(\sopc/openmips0/cp0_raddr_i [0]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_reg0/entry_lo_1_o_21_1869 ),
    .I3(\sopc/openmips0/cp0_reg0/entry_hi_o_21_1805 ),
    .I4(\sopc/openmips0/cp0_reg0/count_o [21]),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_0_o_21_1895 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1418_5424 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1420  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [21]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [21]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [21]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1419_5425 )
  );
  LUT5 #(
    .INIT ( 32'h10105410 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1421  (
    .I0(\sopc/openmips0/cp0_raddr_i [4]),
    .I1(\sopc/openmips0/cp0_raddr_i [1]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1419_5425 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1418_5424 ),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1420_5426 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1422  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1420_5426 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1417_5423 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1421_5427 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1423  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[21] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1416_5422 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1421_5427 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1422_5428 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o153  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o152_5430 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o155  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh18 ),
    .I2(\sopc/openmips0/ex0/Sh10 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o154_5432 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o156  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o154_5432 ),
    .I3(\sopc/openmips0/ex0/Sh541 ),
    .I4(\sopc/openmips0/ex0/Sh461 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o155_5433 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o157  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o155_5433 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o153_5431 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o152_5430 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o156_5434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o159  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out44 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out6 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o158_5436 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1510  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_reg0/entry_hi_o_22_1806 ),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_22_1754 ),
    .I4(\sopc/openmips0/cp0_reg0/status_o [22]),
    .I5(\sopc/openmips0/cp0_reg0/bad_v_addr_o [22]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o159_5437 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1512  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [4]),
    .I2(\sopc/openmips0/cp0_raddr_i [0]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1510_5438 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o159_5437 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1511_5439 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEAAA44444000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1516  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1513 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1514_5441 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1511_5439 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1515_5442 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1517  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[22] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1515_5442 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o158_5436 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1516_5443 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o162  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o162_5445 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o164  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/ex0/Sh19 ),
    .I2(\sopc/openmips0/ex0/Sh11 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o164_5447 )
  );
  LUT6 #(
    .INIT ( 64'h51405140FBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o165  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o164_5447 ),
    .I3(\sopc/openmips0/ex0/Sh551 ),
    .I4(\sopc/openmips0/ex0/Sh471 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o165_5448 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o166  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o165_5448 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o163_5446 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o162_5445 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o166_5449 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o168  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out45 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out8 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o168_5451 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o169  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_reg0/entry_hi_o_23_1807 ),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_23_1755 ),
    .I4(\sopc/openmips0/cp0_reg0/status_o [23]),
    .I5(\sopc/openmips0/cp0_reg0/bad_v_addr_o [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o169_5452 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1611  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [4]),
    .I2(\sopc/openmips0/cp0_raddr_i [0]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1610_5453 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o169_5452 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1611_5454 )
  );
  LUT6 #(
    .INIT ( 64'h2E0E24042A0A2000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1613  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [4]),
    .I2(\sopc/openmips0/cp0_raddr_i [0]),
    .I3(\sopc/openmips0/cp0_reg0/entry_lo_1_o_23_1871 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1612_5455 ),
    .I5(\sopc/openmips0/cp0_reg0/epc_o [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1613_5456 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEAAA44444000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1615  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1613_5456 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1514_5441 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1611_5454 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1615_5457 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1616  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/mem_cp0_reg_data_o[23] ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1615_5457 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o168_5451 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1616_5458 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/ex0/Mmux_wdata_o252  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o252_5460 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o253  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh301 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o252_5460 ),
    .I4(\sopc/openmips0/ex0/Sh23 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o253_5461 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o254  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh591_3246 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o253_5461 ),
    .I5(\sopc/openmips0/ex0/Sh47 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o254_5462 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8888A888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o255  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o16141 ),
    .I2(\sopc/openmips0/ex0/Sh159 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o254_5462 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o255_5463 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \sopc/openmips0/ex0/Mmux_wdata_o258  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o255_5463 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o257_5464 ),
    .I2(\sopc/openmips0/ex0/result_sum [31]),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o259  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out54 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out16 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o259_5466 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2510  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_31_2176 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [31]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2510_5467 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2511  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_reg0/entry_hi_o_31_1815 ),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_31_1756 ),
    .I4(\sopc/openmips0/cp0_reg0/status_o [31]),
    .I5(\sopc/openmips0/cp0_reg0/bad_v_addr_o [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2511_5468 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2513  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [4]),
    .I2(\sopc/openmips0/cp0_raddr_i [0]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2512_5469 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2511_5468 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2513_5470 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAC0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2514  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .I2(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2513_5470 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2510_5467 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2514_5471 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2515  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[31] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o259_5466 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2514_5471 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out31 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 ),
    .O(\sopc/openmips0/ex_wdata_o [31])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o282  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o282_5474 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o287  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o287_5477 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o288  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT411 ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT62 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o287_5477 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o288_5478 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o289  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT411 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT62 ),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o289_5479 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2810  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o288_5478 ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT61 ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT61 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o289_5479 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2810_5480 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2812  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out26 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out19 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2812_5482 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2815  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [5]),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_5_1794 ),
    .I2(\sopc/openmips0/cp0_reg0/status_o [5]),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_5_1750 ),
    .I4(\sopc/openmips0/cp0_raddr_i [1]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2815_5484 )
  );
  LUT6 #(
    .INIT ( 64'h00000000F000CCAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2816  (
    .I0(\sopc/openmips0/cp0_reg0/index_o_5_1905 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_0_o_5_1879 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o [5]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2816_5485 )
  );
  LUT6 #(
    .INIT ( 64'hFFBBFF33FCB8FC30 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2818  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2817_5486 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2814_5483 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2815_5484 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2816_5485 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2818_5487 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2820  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[5] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2812_5482 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2819_5488 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2820_5489 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o2821  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o281_5473 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2811_5481 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2820_5489 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out5 ),
    .O(\sopc/openmips0/ex_wdata_o [5])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2110  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o213_5490 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2112  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh2710 ),
    .I3(\sopc/openmips0/ex0/Sh287 ),
    .I4(\sopc/openmips0/ex0/Sh20 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o215_5491 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2113  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh561_3249 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o215_5491 ),
    .I5(\sopc/openmips0/ex0/Sh44 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o216_5492 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2116  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out51 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out13 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o219_5494 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2119  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_28_2203 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [28]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2113_5495 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2120  (
    .I0(\sopc/openmips0/cp0_reg0/entry_hi_o_28_1812 ),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [28]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [28]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2114 )
  );
  LUT5 #(
    .INIT ( 32'h000A00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2121  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [28]),
    .I1(\sopc/openmips0/cp0_reg0/count_o [28]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2115_5497 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08080800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2122  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 ),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2115_5497 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2114 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2113_5495 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2116_5498 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2124  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o218_5493 ),
    .I1(\sopc/openmips0/ex0/result_sum [28]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2117 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2118 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o224  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o221_5501 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o226  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh287 ),
    .I3(\sopc/openmips0/ex0/Sh291 ),
    .I4(\sopc/openmips0/ex0/Sh21_3913 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o223_5503 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o227  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh571_3248 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o223_5503 ),
    .I5(\sopc/openmips0/ex0/Sh45 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o224_5504 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o228  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o222_5502 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o224_5504 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o221_5501 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o225_5505 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o229  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out52 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out14 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o226_5506 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2212  (
    .I0(\sopc/openmips0/cp0_reg0/ebase_o_29_2204 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [29]),
    .I2(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o229_5507 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2213  (
    .I0(\sopc/openmips0/cp0_reg0/entry_hi_o_29_1813 ),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [29]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [29]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2210 )
  );
  LUT5 #(
    .INIT ( 32'h000A00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2214  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [29]),
    .I1(\sopc/openmips0/cp0_reg0/count_o [29]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2211 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08080800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2215  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 ),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [4]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2211 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2210 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o229_5507 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2212_5510 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2217  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o225_5505 ),
    .I1(\sopc/openmips0/ex0/result_sum [29]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2213_5511 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2214_5512 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o241  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o241_5513 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o243  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh291 ),
    .I3(\sopc/openmips0/ex0/Sh301 ),
    .I4(\sopc/openmips0/ex0/Sh22 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o243_5515 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o244  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh581_3247 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o243_5515 ),
    .I5(\sopc/openmips0/ex0/Sh46 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o244_5516 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o245  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o242_5514 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o244_5516 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o241_5513 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o245_5517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o246  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out53 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out15 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o246_5518 )
  );
  LUT6 #(
    .INIT ( 64'h00F00000AACC0000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2410  (
    .I0(\sopc/openmips0/cp0_reg0/entry_hi_o_30_1814 ),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [30]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [30]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [0]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2410_5520 )
  );
  LUT5 #(
    .INIT ( 32'h000A00C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2411  (
    .I0(\sopc/openmips0/cp0_reg0/compare_o [30]),
    .I1(\sopc/openmips0/cp0_reg0/count_o [30]),
    .I2(\sopc/openmips0/cp0_raddr_i [1]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2411_5521 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA888088808880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2412  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o199_5332 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o249 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2410_5520 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2411_5521 ),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [30]),
    .I5(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2412_5522 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2414  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o245_5517 ),
    .I1(\sopc/openmips0/ex0/result_sum [30]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2413_5523 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2414_5524 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o272  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o272_5526 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/Mmux_wdata_o277  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o277_5529 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o278  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I1(\sopc/openmips0/ex0/reg1_i_not<7>_mmx_out ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT3112 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o277_5529 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o278_5530 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \sopc/openmips0/ex0/Mmux_wdata_o279  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT3112 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o279_5531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF888088808880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2710  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT61 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ),
    .I2(\sopc/openmips0/ex0/reg1_i<7>_mmx_out ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o279_5531 ),
    .I4(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT61 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o278_5530 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2710_5532 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2712  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out24 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out18 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2712_5534 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2715  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [4]),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_4_1793 ),
    .I2(\sopc/openmips0/cp0_reg0/status_o [4]),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_4_1749 ),
    .I4(\sopc/openmips0/cp0_raddr_i [1]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2715_5536 )
  );
  LUT6 #(
    .INIT ( 64'h00000000F000CCAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2716  (
    .I0(\sopc/openmips0/cp0_reg0/index_o_4_1904 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_0_o_4_1878 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o [4]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2716_5537 )
  );
  LUT6 #(
    .INIT ( 64'hFFBBFF33FCB8FC30 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2718  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2717_5538 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2714_5535 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2715_5536 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2716_5537 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2718_5539 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2720  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[4] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2712_5534 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2719_5540 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2720_5541 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o2721  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o271_5525 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2711_5533 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2720_5541 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out4 ),
    .O(\sopc/openmips0/ex_wdata_o [4])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o262  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o262_5543 )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/ex0/Mmux_wdata_o263  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh35 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I4(\sopc/openmips0/ex0/Sh2251 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o263_5544 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o264  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/Sh1002 ),
    .I3(\sopc/openmips0/ex0/Sh981 ),
    .I4(\sopc/openmips0/ex0/Sh107 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o264_5545 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o265  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1311 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o264_5545 ),
    .I5(\sopc/openmips0/ex0/Sh147 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o265_5546 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/Mmux_wdata_o267  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o267_5547 )
  );
  LUT6 #(
    .INIT ( 64'h8888888088808880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o268  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT611_3300 ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT413 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o267_5547 ),
    .I4(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT411 ),
    .I5(\sopc/openmips0/ex0/reg1_i_not<7>_mmx_out ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o268_5548 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \sopc/openmips0/ex0/Mmux_wdata_o269  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT413 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o269_5549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2610  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT611_3299 ),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT411 ),
    .I3(\sopc/openmips0/ex0/reg1_i<7>_mmx_out ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o269_5549 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o268_5548 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2610_5550 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2612  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out23 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out17 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2612_5552 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2615  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [3]),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_3_1792 ),
    .I2(\sopc/openmips0/cp0_reg0/status_o [3]),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_3_1748 ),
    .I4(\sopc/openmips0/cp0_raddr_i [1]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2615_5554 )
  );
  LUT6 #(
    .INIT ( 64'h00000000F000CCAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2616  (
    .I0(\sopc/openmips0/cp0_reg0/index_o_3_1903 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_0_o_3_1877 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2616_5555 )
  );
  LUT6 #(
    .INIT ( 64'hFFBBFF33FCB8FC30 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2618  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2617_5556 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2614_5553 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2615_5554 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2616_5555 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2618_5557 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2620  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[3] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2612_5552 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2619_5558 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2620_5559 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o2621  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o261_5542 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2611_5551 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2620_5559 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out3 ),
    .O(\sopc/openmips0/ex_wdata_o [3])
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o232  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o232_5561 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o234  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh146 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o234_5562 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o236  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh106 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o235_5563 ),
    .I5(\sopc/openmips0/ex0/Sh1301 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o236_5564 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/ex0/Mmux_wdata_o238  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o238_5566 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o239  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT321 ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT4111 ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT3112 ),
    .I3(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT62 ),
    .I4(\sopc/openmips0/ex0/reg1_i<3>_mmx_out ),
    .I5(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT413 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o239_5567 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2310  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_141_o ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_99_OUT6111 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o238_5566 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o239_5567 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2310_5568 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2311_5569 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2312  (
    .I0(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT321 ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT4111 ),
    .I2(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT3112 ),
    .I3(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT62 ),
    .I4(\sopc/openmips0/ex0/reg1_i_not<3>_mmx_out ),
    .I5(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT413 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2312_5570 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2313  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I1(\sopc/openmips0/ex0/Mmux_GND_73_o_GND_73_o_mux_131_OUT6111 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2311_5569 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2312_5570 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2313_5571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2314  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o2310_5568 ),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/result_sum [2]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2313_5571 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o237_5565 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2314_5572 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2315  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_58_o ),
    .I1(\sopc/openmips0/ex0/mem_whilo_i_mmx_out22 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_59_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out7 ),
    .I4(\sopc/openmips0/ex0/_n0413_4061 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2315_5573 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2318  (
    .I0(\sopc/openmips0/cp0_reg0/bad_v_addr_o [2]),
    .I1(\sopc/openmips0/cp0_reg0/entry_hi_o_2_1791 ),
    .I2(\sopc/openmips0/cp0_reg0/status_o [2]),
    .I3(\sopc/openmips0/cp0_reg0/cause_o_2_1747 ),
    .I4(\sopc/openmips0/cp0_raddr_i [1]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2318_5575 )
  );
  LUT6 #(
    .INIT ( 64'h00000000F000CCAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o2319  (
    .I0(\sopc/openmips0/cp0_reg0/index_o_2_1902 ),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_0_o_2_1876 ),
    .I2(\sopc/openmips0/cp0_reg0/count_o [2]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_raddr_i [3]),
    .I5(\sopc/openmips0/cp0_raddr_i [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2319_5576 )
  );
  LUT6 #(
    .INIT ( 64'hFFBBFF33FCB8FC30 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2321  (
    .I0(\sopc/openmips0/cp0_raddr_i [3]),
    .I1(\sopc/openmips0/cp0_raddr_i [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2320_5577 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2317_5574 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2318_5575 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2319_5576 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2321_5578 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC80C0CCCC8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2323  (
    .I0(\sopc/openmips0/mem_cp0_reg_data_o[2] ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2315_5573 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2322_5579 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2323_5580 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEECEEEEEECC ))
  \sopc/openmips0/ex0/Mmux_wdata_o2324  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o231_5560 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2314_5572 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2323_5580 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out2 ),
    .O(\sopc/openmips0/ex_wdata_o [2])
  );
  LUT6 #(
    .INIT ( 64'h0800080808080808 ))
  \sopc/openmips0/mem0/Mmux_mem_ce_o11  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .O(\sopc/openmips0/mem0/Mmux_mem_ce_o1 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \sopc/openmips0/mem0/Mmux_mem_ce_o12  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .O(\sopc/openmips0/mem0/Mmux_mem_ce_o11_5582 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/mem0/Mmux_mem_ce_o13  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/_n0650 ),
    .I3(\sopc/openmips0/mem0/Mmux_mem_ce_o11_5582 ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I5(\sopc/openmips0/mem0/Mmux_mem_ce_o1 ),
    .O(\sopc/openmips0/ram_ce_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF800A8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o301  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_7_1658 ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o30 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820FD75A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o302  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out72 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out73 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o301_5584 )
  );
  LUT5 #(
    .INIT ( 32'h44E04440 ))
  \sopc/openmips0/mem0/Mmux_wdata_o303  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT161 ),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I4(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT71 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o302_5585 )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/mem0/Mmux_wdata_o304  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o301_5584 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o302_5585 ),
    .I4(\sopc/openmips0/mem0/_n06432 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o303_5586 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o305  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o30 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o303_5586 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [7]),
    .O(\sopc/openmips0/mem_wdata_o [7])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o291  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o29_5587 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o292  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o29_5587 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o291_5588 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o293  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o292_5589 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o294  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<6> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o292_5589 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o291_5588 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o293_5590 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o295  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o294_5591 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o296  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o293_5590 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o294_5591 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [6]),
    .O(\sopc/openmips0/mem_wdata_o [6])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o281  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o28_5592 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o282  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o28_5592 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o281_5593 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o283  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o282_5594 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o284  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<5> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o282_5594 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o281_5593 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o283_5595 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o285  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o284_5596 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o286  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o283_5595 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o284_5596 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [5]),
    .O(\sopc/openmips0/mem_wdata_o [5])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o271  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o27_5597 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o272  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o27_5597 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o271_5598 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o273  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o272_5599 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o274  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<4> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o272_5599 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o271_5598 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o273_5600 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o275  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o274_5601 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o276  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o273_5600 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o274_5601 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [4]),
    .O(\sopc/openmips0/mem_wdata_o [4])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o261  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o26_5602 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o262  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o26_5602 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o261_5603 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o263  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o262_5604 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o264  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<3> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o262_5604 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o261_5603 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o263_5605 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o265  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o264_5606 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o266  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o263_5605 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o264_5606 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [3]),
    .O(\sopc/openmips0/mem_wdata_o [3])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o121  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o12_5607 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o122  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o12_5607 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o121_5608 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o123  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o122_5609 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o124  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<1> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o122_5609 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o121_5608 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o123_5610 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o125  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o124_5611 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o126  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o123_5610 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o124_5611 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [1]),
    .O(\sopc/openmips0/mem_wdata_o [1])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o12  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o110  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o1 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o11 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o111  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o112  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<0> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o13 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o11 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o14 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o113  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o15 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o114  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o14 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o15 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [0]),
    .O(\sopc/openmips0/mem_wdata_o [0])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o231  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o23_5617 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o232  (
    .I0(\sopc/openmips0/mem0/_n06432 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o23_5617 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o231_5618 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/openmips0/mem0/Mmux_wdata_o233  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o232_5619 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o234  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<2> ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o232_5619 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o231_5618 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o233_5620 )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o235  (
    .I0(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o234_5621 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o236  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o233_5620 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o234_5621 ),
    .I3(\sopc/openmips0/mem0/_n0668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [2]),
    .O(\sopc/openmips0/mem_wdata_o [2])
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/mem0/mem_we_o3  (
    .I0(\sopc/openmips0/mem_excepttype_o[3] ),
    .I1(\sopc/openmips0/mem0/mem_we_o1 ),
    .I2(\sopc/openmips0/mem_excepttype_o[0] ),
    .I3(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I4(\sopc/openmips0/mem_excepttype_o[2] ),
    .O(\sopc/openmips0/ram_we_o )
  );
  LUT5 #(
    .INIT ( 32'hF2020202 ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_SW0  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/mem0/_n06432 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(N292)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBBFB ))
  \sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_GND_77_o_equal_54_o ),
    .I1(\sopc/openmips0/mem0/n0046 ),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I5(N292),
    .O(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_61_OUT<1>22_4376 )
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o61  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o6 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o62  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o61_5625 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o63  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o61_5625 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o62_5626 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o64  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o62_5626 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o63_5627 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o65  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o63_5627 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o6 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [14]),
    .O(\sopc/openmips0/mem_wdata_o [14])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o51  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o5 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o52  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o51_5629 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o53  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o51_5629 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o52_5630 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o54  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o52_5630 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o53_5631 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o55  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o53_5631 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o5 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [13]),
    .O(\sopc/openmips0/mem_wdata_o [13])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o41  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o4 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o42  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o41_5633 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o43  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o41_5633 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o42_5634 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o44  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o42_5634 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o43_5635 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o45  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o43_5635 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o4 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [12]),
    .O(\sopc/openmips0/mem_wdata_o [12])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o33  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o3 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o34  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o31 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o35  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o31 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o32 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o36  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o32 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o33_5639 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o37  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o33_5639 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o3 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [11]),
    .O(\sopc/openmips0/mem_wdata_o [11])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o321  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o321_5640 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o322  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o322_5641 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o323  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o322_5641 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o323_5642 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o324  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o323_5642 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o324_5643 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o325  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o324_5643 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o321_5640 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [9]),
    .O(\sopc/openmips0/mem_wdata_o [9])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o311  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o311_5644 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o312  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o312_5645 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o313  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o312_5645 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o313_5646 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o314  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o313_5646 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o314_5647 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o315  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o314_5647 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o311_5644 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [8]),
    .O(\sopc/openmips0/mem_wdata_o [8])
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o23  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o2 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o26  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o21_5649 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF0404540404 ))
  \sopc/openmips0/mem0/Mmux_wdata_o27  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o21_5649 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o22_5650 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o28  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o22_5650 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o24_5651 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o29  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o24_5651 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o2 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [10]),
    .O(\sopc/openmips0/mem_wdata_o [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o91  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_1_1652 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_9_1660 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o9 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o92  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o91_5653 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o93  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o9 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o91_5653 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o92_5654 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o94  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_17_1668 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o92_5654 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o93_5655 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o95  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [17]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o93_5655 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o81  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_0_1651 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_8_1659 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o8 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o82  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o81_5657 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o83  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o8 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o81_5657 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o82_5658 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o84  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_16_1667 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o82_5658 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o83_5659 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o85  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [16]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o83_5659 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o151  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_6_1657 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_14_1665 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o151_5660 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o152  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o152_5661 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o153  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o151_5660 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o152_5661 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o153_5662 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o154  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_22_1673 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o153_5662 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o154_5663 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o155  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [22]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o154_5663 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o141  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_5_1656 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_13_1664 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o141_5664 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o142  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o142_5665 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o143  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o141_5664 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o142_5665 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o143_5666 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o144  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_21_1672 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o143_5666 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o144_5667 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o145  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [21]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o144_5667 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o131  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_4_1655 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_12_1663 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o131_5668 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o132  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o132_5669 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o133  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o131_5668 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o132_5669 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o133_5670 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o134  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_20_1671 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o133_5670 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o134_5671 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o135  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [20]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o134_5671 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o115  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_3_1654 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_11_1662 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o111_5672 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o116  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o112_5673 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o117  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o111_5672 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o112_5673 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o113_5674 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o118  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_19_1670 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o113_5674 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o114_5675 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o119  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [19]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o114_5675 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/mem0/Mmux_wdata_o101  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_2_1653 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_10_1661 ),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o10 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o103  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o101_5677 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o104  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o10 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o101_5677 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o103_5678 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o105  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_18_1669 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o103_5678 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o104_5679 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o106  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [18]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o104_5679 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/mem0/Mmux_wdata_o252  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o25 ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o251_5681 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \sopc/openmips0/mem0/Mmux_wdata_o253  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n0668 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wdata [31]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o251_5681 ),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [31])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o21_SW0  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(N294)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEA5D5D5D48 ))
  \sopc/openmips0/mem0/Mmux_mem_sel_o21  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/mem0/_n06432 ),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I4(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I5(N294),
    .O(\sopc/openmips0/mem0/Mmux_mem_sel_o21_4368 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o163  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .I4(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_mem_data_i[31]_wide_mux_24_OUT161 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o162 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o165  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/Mmux_wdata_o16 ),
    .I2(\sopc/openmips0/mem0/_n0668 ),
    .I3(\sopc/openmips0/ex_mem0/mem_wdata [23]),
    .I4(\sopc/openmips0/mem0/Mmux_wdata_o163_5685 ),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [23])
  );
  LUT6 #(
    .INIT ( 64'hD8EE00EED8440044 ))
  \sopc/openmips0/mem0/Mmux_wdata_o72  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I5(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out72 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o71_5687 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/openmips0/mem0/Mmux_wdata_o73  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o71_5687 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o72_5688 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \sopc/openmips0/mem0/Mmux_wdata_o74  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .I2(\sopc/openmips0/mem0/Mmux_wdata_o72_5688 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o7 ),
    .I4(\sopc/openmips0/mem0/_n0668 ),
    .I5(\sopc/openmips0/ex_mem0/mem_wdata [15]),
    .O(\sopc/openmips0/mem_wdata_o [15])
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_adel1_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I3(rst_IBUF_7365),
    .O(N296)
  );
  LUT6 #(
    .INIT ( 64'h0020222000202020 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_adel1  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_adel12 ),
    .I1(N296),
    .I2(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/mem0/excepttype_is_adel )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12312  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_8_1751 ),
    .I1(\sopc/openmips0/cp0_reg0/status_o [8]),
    .I2(\sopc/openmips0/cp0_reg0/cause_o_9_1752 ),
    .I3(\sopc/openmips0/cp0_reg0/status_o [9]),
    .I4(\sopc/openmips0/cp0_reg0/cause_o_10_1753 ),
    .I5(\sopc/openmips0/cp0_reg0/status_o [10]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12312_5690 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12313  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [8]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [9]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [15]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12313_5691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12314  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [13]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [14]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I4(\sopc/openmips0/cp0_reg0/status_o [12]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12314_5692 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12315  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12314_5692 ),
    .I1(\sopc/openmips0/cp0_reg0/status_o [10]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [11]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .I5(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12313_5691 ),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12315_5693 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12316  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [0]),
    .I1(\sopc/openmips0/cp0_reg0/status_o [1]),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1388_o ),
    .I3(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .I4(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12312_5690 ),
    .I5(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12315_5693 ),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12316_5694 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12317  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_8_1751 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I2(\sopc/openmips0/cp0_reg0/cause_o_9_1752 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I4(\sopc/openmips0/cp0_reg0/cause_o_10_1753 ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12317_5695 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12318  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12318_5696 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o24_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<6> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_30_1681 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [30]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N298)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o24  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .I4(N298),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o22_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<5> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_29_1680 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [29]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N300)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o22  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .I4(N300),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o21_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<4> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_28_1679 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [28]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N302)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .I4(N302),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o20_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<3> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_27_1678 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [27]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N304)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o20  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .I4(N304),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o19_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<2> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_26_1677 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [26]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o19  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .I4(N306),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o18_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<1> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_25_1676 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [25]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N308)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o18  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .I4(N308),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/openmips0/mem0/Mmux_wdata_o17_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT<0> ),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o ),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_24_1675 ),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o1721 ),
    .I4(\sopc/openmips0/ex_mem0/mem_wdata [24]),
    .I5(\sopc/openmips0/mem0/_n0668 ),
    .O(N310)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o17  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT171 ),
    .I3(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .I4(N310),
    .I5(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 ),
    .O(\sopc/openmips0/mem_wdata_o [24])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \sopc/openmips0/mem0/Mmux_wdata_o102_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(N312)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00000080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o102  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/_n06432 ),
    .I2(\sopc/openmips0/mem0/Mmux_mem_addr_i[1]_reg2_i[31]_wide_mux_25_OUT71 ),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(N312),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_mem_addr_i[1]_select_60_OUT<7>1 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o102_4366 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades123_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I1(\sopc/openmips0/ex_mem0/mem_excepttype[11] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[10] ),
    .I3(\sopc/openmips0/ex_mem0/mem_excepttype[12] ),
    .O(N314)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888880 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades123  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o ),
    .I2(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I3(\sopc/openmips0/mem0/excepttype_is_adel ),
    .I4(N314),
    .I5(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .O(\sopc/openmips0/mem_excepttype_o[2] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o1  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [11]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [10]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [13]),
    .I3(\sopc/openmips0/ex_mem0/mem_current_inst_address [12]),
    .I4(\sopc/openmips0/ex_mem0/mem_current_inst_address [15]),
    .I5(\sopc/openmips0/ex_mem0/mem_current_inst_address [14]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o1_5706 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o2  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [4]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [7]),
    .I3(\sopc/openmips0/ex_mem0/mem_current_inst_address [6]),
    .I4(\sopc/openmips0/ex_mem0/mem_current_inst_address [9]),
    .I5(\sopc/openmips0/ex_mem0/mem_current_inst_address [8]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o2_5707 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o3  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [23]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [22]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [25]),
    .I3(\sopc/openmips0/ex_mem0/mem_current_inst_address [24]),
    .I4(\sopc/openmips0/ex_mem0/mem_current_inst_address [27]),
    .I5(\sopc/openmips0/ex_mem0/mem_current_inst_address [26]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o3_5708 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o4  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [17]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [16]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [19]),
    .I3(\sopc/openmips0/ex_mem0/mem_current_inst_address [18]),
    .I4(\sopc/openmips0/ex_mem0/mem_current_inst_address [21]),
    .I5(\sopc/openmips0/ex_mem0/mem_current_inst_address [20]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o4_5709 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o5  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [29]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [28]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o5_5710 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o6  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [31]),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [30]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_current_inst_address [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_current_inst_address [3]),
    .I5(\sopc/openmips0/ex_mem0/mem_current_inst_address [2]),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o6_5711 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o7  (
    .I0(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o5_5710 ),
    .I1(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o6_5711 ),
    .I2(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o1_5706 ),
    .I3(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o2_5707 ),
    .I4(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o3_5708 ),
    .I5(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o4_5709 ),
    .O(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o )
  );
  LUT6 #(
    .INIT ( 64'h1606120214041000 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>1  (
    .I0(\sopc/wishbone_select_o[2] ),
    .I1(\sopc/wishbone_select_o[6] ),
    .I2(\sopc/wishbone_select_o[4] ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_data [0]),
    .I4(segdisp0_6_OBUF_158),
    .I5(N423),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>1_5714 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>3  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>2_5715 ),
    .I2(\sopc/bus_top0/bus0/_n0076 [0]),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>1_5714 ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<1>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp0_5_OBUF_157),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [1]),
    .I5(N422),
    .O(N318)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<1>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [1]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [1]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N318),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<1>_4455 )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<2>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp0_4_OBUF_156),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [2]),
    .I5(N421),
    .O(N320)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<2>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [2]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [2]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N320),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<2>_4456 )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<3>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp0_3_OBUF_155),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [3]),
    .I5(N420),
    .O(N322)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<3>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [3]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [3]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N322),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<3>_4457 )
  );
  LUT6 #(
    .INIT ( 64'h1606120214041000 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>1  (
    .I0(\sopc/wishbone_select_o[2] ),
    .I1(\sopc/wishbone_select_o[6] ),
    .I2(\sopc/wishbone_select_o[4] ),
    .I3(\sopc/bus_top0/uart0/u1/RxD_data [4]),
    .I4(segdisp0_2_OBUF_154),
    .I5(N419),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>1_5719 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>3  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>2_5720 ),
    .I2(\sopc/bus_top0/bus0/_n0076 [0]),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>1_5719 ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<5>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp0_1_OBUF_153),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [5]),
    .I5(N418),
    .O(N324)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<5>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [5]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [5]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N324),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<5>_4459 )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<6>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp0_0_OBUF_152),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [6]),
    .I5(N417),
    .O(N326)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<6>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [6]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [6]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N326),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<6>_4460 )
  );
  LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<7>_SW0  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(segdisp1_6_OBUF_165),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_data [7]),
    .I5(N416),
    .O(N328)
  );
  LUT6 #(
    .INIT ( 64'hA820A820FFFFA820 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<7>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/base_data_out [7]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [7]),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I5(N328),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<7>_4461 )
  );
  LUT6 #(
    .INIT ( 64'h0440040000400000 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<8>_SW0  (
    .I0(\sopc/wishbone_select_o[4] ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I2(\sopc/wishbone_select_o[6] ),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(segdisp1_5_OBUF_164),
    .I5(N415),
    .O(N330)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<8>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [8]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/base_data_out [8]),
    .I4(N330),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<8>_4462 )
  );
  LUT6 #(
    .INIT ( 64'h0440040000400000 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<12>_SW0  (
    .I0(\sopc/wishbone_select_o[4] ),
    .I1(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I2(\sopc/wishbone_select_o[6] ),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(segdisp1_1_OBUF_160),
    .I5(N411),
    .O(N332)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<12>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/wishbone_addr_o [19]),
    .I2(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [12]),
    .I3(\sopc/bus_top0/ram0/ram_driver0/base_data_out [12]),
    .I4(N332),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<12>_4466 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<9>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(N334),
    .I2(segdisp1_4_OBUF_163),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .I5(N414),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<9>_4463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<10>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(N336),
    .I2(segdisp1_3_OBUF_162),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .I5(N413),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<10>_4464 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<11>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(N338),
    .I2(segdisp1_2_OBUF_161),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .I5(N412),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<11>_4465 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<13>  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(N340),
    .I2(segdisp1_0_OBUF_159),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_15_o ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o ),
    .I5(N410),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<13>_4467 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \sopc/bus_top0/uart0/u1/_n0156_inv_SW0  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd3_4610 ),
    .I1(rst_IBUF_7365),
    .O(N342)
  );
  LUT6 #(
    .INIT ( 64'h0001000000010101 ))
  \sopc/bus_top0/uart0/u1/_n0156_inv  (
    .I0(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .I1(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd2_4611 ),
    .I2(N342),
    .I3(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4-In2 ),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .I5(\sopc/bus_top0/uart0/u1/RxD_bit_4607 ),
    .O(\sopc/bus_top0/uart0/u1/_n0156_inv_4597 )
  );
  IBUF   rst_IBUF (
    .I(rst),
    .O(rst_IBUF_7365)
  );
  IBUF   sw_dip_31_IBUF (
    .I(sw_dip[31]),
    .O(sw_dip_31_IBUF_7367)
  );
  IBUF   sw_dip_10_IBUF (
    .I(sw_dip[10]),
    .O(sw_dip_10_IBUF_1)
  );
  IBUF   sw_dip_9_IBUF (
    .I(sw_dip[9]),
    .O(sw_dip_9_IBUF_2)
  );
  IBUF   sw_dip_8_IBUF (
    .I(sw_dip[8]),
    .O(sw_dip_8_IBUF_3)
  );
  IBUF   sw_dip_7_IBUF (
    .I(sw_dip[7]),
    .O(sw_dip_7_IBUF_4)
  );
  IBUF   clk_key_IBUF (
    .I(clk_key),
    .O(clk_key_IBUF_7)
  );
  IBUF   com_RxD_IBUF (
    .I(com_RxD),
    .O(com_RxD_IBUF_8)
  );
  IOBUF   baseram_data_31_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [31]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N344),
    .IO(baseram_data[31])
  );
  IOBUF   baseram_data_30_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [30]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N345),
    .IO(baseram_data[30])
  );
  IOBUF   baseram_data_29_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [29]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N346),
    .IO(baseram_data[29])
  );
  IOBUF   baseram_data_28_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [28]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N347),
    .IO(baseram_data[28])
  );
  IOBUF   baseram_data_27_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [27]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N348),
    .IO(baseram_data[27])
  );
  IOBUF   baseram_data_26_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [26]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N349),
    .IO(baseram_data[26])
  );
  IOBUF   baseram_data_25_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [25]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N350),
    .IO(baseram_data[25])
  );
  IOBUF   baseram_data_24_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [24]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N351),
    .IO(baseram_data[24])
  );
  IOBUF   baseram_data_23_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [23]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N352),
    .IO(baseram_data[23])
  );
  IOBUF   baseram_data_22_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [22]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N353),
    .IO(baseram_data[22])
  );
  IOBUF   baseram_data_21_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [21]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N354),
    .IO(baseram_data[21])
  );
  IOBUF   baseram_data_20_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [20]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N355),
    .IO(baseram_data[20])
  );
  IOBUF   baseram_data_19_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [19]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N356),
    .IO(baseram_data[19])
  );
  IOBUF   baseram_data_18_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [18]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N357),
    .IO(baseram_data[18])
  );
  IOBUF   baseram_data_17_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [17]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N358),
    .IO(baseram_data[17])
  );
  IOBUF   baseram_data_16_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [16]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N359),
    .IO(baseram_data[16])
  );
  IOBUF   baseram_data_15_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [15]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N360),
    .IO(baseram_data[15])
  );
  IOBUF   baseram_data_14_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [14]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N361),
    .IO(baseram_data[14])
  );
  IOBUF   baseram_data_13_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [13]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N362),
    .IO(baseram_data[13])
  );
  IOBUF   baseram_data_12_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [12]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N363),
    .IO(baseram_data[12])
  );
  IOBUF   baseram_data_11_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [11]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N364),
    .IO(baseram_data[11])
  );
  IOBUF   baseram_data_10_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [10]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N365),
    .IO(baseram_data[10])
  );
  IOBUF   baseram_data_9_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [9]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N366),
    .IO(baseram_data[9])
  );
  IOBUF   baseram_data_8_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [8]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N367),
    .IO(baseram_data[8])
  );
  IOBUF   baseram_data_7_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [7]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N368),
    .IO(baseram_data[7])
  );
  IOBUF   baseram_data_6_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [6]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N369),
    .IO(baseram_data[6])
  );
  IOBUF   baseram_data_5_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [5]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N370),
    .IO(baseram_data[5])
  );
  IOBUF   baseram_data_4_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [4]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N371),
    .IO(baseram_data[4])
  );
  IOBUF   baseram_data_3_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [3]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N372),
    .IO(baseram_data[3])
  );
  IOBUF   baseram_data_2_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [2]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N373),
    .IO(baseram_data[2])
  );
  IOBUF   baseram_data_1_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [1]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N374),
    .IO(baseram_data[1])
  );
  IOBUF   baseram_data_0_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/base_data_latch [0]),
    .T(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv ),
    .O(N375),
    .IO(baseram_data[0])
  );
  IOBUF   extram_data_31_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [31]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N376),
    .IO(extram_data[31])
  );
  IOBUF   extram_data_30_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [30]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N377),
    .IO(extram_data[30])
  );
  IOBUF   extram_data_29_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [29]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N378),
    .IO(extram_data[29])
  );
  IOBUF   extram_data_28_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [28]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N379),
    .IO(extram_data[28])
  );
  IOBUF   extram_data_27_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [27]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N380),
    .IO(extram_data[27])
  );
  IOBUF   extram_data_26_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [26]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N381),
    .IO(extram_data[26])
  );
  IOBUF   extram_data_25_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [25]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N382),
    .IO(extram_data[25])
  );
  IOBUF   extram_data_24_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [24]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N383),
    .IO(extram_data[24])
  );
  IOBUF   extram_data_23_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [23]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N384),
    .IO(extram_data[23])
  );
  IOBUF   extram_data_22_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [22]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N385),
    .IO(extram_data[22])
  );
  IOBUF   extram_data_21_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [21]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N386),
    .IO(extram_data[21])
  );
  IOBUF   extram_data_20_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [20]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N387),
    .IO(extram_data[20])
  );
  IOBUF   extram_data_19_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [19]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N388),
    .IO(extram_data[19])
  );
  IOBUF   extram_data_18_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [18]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N389),
    .IO(extram_data[18])
  );
  IOBUF   extram_data_17_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [17]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N390),
    .IO(extram_data[17])
  );
  IOBUF   extram_data_16_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [16]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N391),
    .IO(extram_data[16])
  );
  IOBUF   extram_data_15_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [15]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N392),
    .IO(extram_data[15])
  );
  IOBUF   extram_data_14_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [14]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N393),
    .IO(extram_data[14])
  );
  IOBUF   extram_data_13_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [13]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N394),
    .IO(extram_data[13])
  );
  IOBUF   extram_data_12_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [12]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N395),
    .IO(extram_data[12])
  );
  IOBUF   extram_data_11_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [11]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N396),
    .IO(extram_data[11])
  );
  IOBUF   extram_data_10_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [10]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N397),
    .IO(extram_data[10])
  );
  IOBUF   extram_data_9_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [9]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N398),
    .IO(extram_data[9])
  );
  IOBUF   extram_data_8_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [8]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N399),
    .IO(extram_data[8])
  );
  IOBUF   extram_data_7_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [7]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N400),
    .IO(extram_data[7])
  );
  IOBUF   extram_data_6_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [6]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N401),
    .IO(extram_data[6])
  );
  IOBUF   extram_data_5_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [5]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N402),
    .IO(extram_data[5])
  );
  IOBUF   extram_data_4_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [4]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N403),
    .IO(extram_data[4])
  );
  IOBUF   extram_data_3_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [3]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N404),
    .IO(extram_data[3])
  );
  IOBUF   extram_data_2_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [2]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N405),
    .IO(extram_data[2])
  );
  IOBUF   extram_data_1_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [1]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N406),
    .IO(extram_data[1])
  );
  IOBUF   extram_data_0_IOBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extra_data_latch [0]),
    .T(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv ),
    .O(N407),
    .IO(extram_data[0])
  );
  IOBUF   flash_data_15_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [15]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N408),
    .IO(flash_data[15])
  );
  IOBUF   flash_data_14_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [14]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N409),
    .IO(flash_data[14])
  );
  IOBUF   flash_data_13_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [13]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N410),
    .IO(flash_data[13])
  );
  IOBUF   flash_data_12_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [12]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N411),
    .IO(flash_data[12])
  );
  IOBUF   flash_data_11_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [11]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N412),
    .IO(flash_data[11])
  );
  IOBUF   flash_data_10_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [10]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N413),
    .IO(flash_data[10])
  );
  IOBUF   flash_data_9_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [9]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N414),
    .IO(flash_data[9])
  );
  IOBUF   flash_data_8_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [8]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N415),
    .IO(flash_data[8])
  );
  IOBUF   flash_data_7_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [7]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N416),
    .IO(flash_data[7])
  );
  IOBUF   flash_data_6_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [6]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N417),
    .IO(flash_data[6])
  );
  IOBUF   flash_data_5_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [5]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N418),
    .IO(flash_data[5])
  );
  IOBUF   flash_data_4_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [4]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N419),
    .IO(flash_data[4])
  );
  IOBUF   flash_data_3_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [3]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N420),
    .IO(flash_data[3])
  );
  IOBUF   flash_data_2_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [2]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N421),
    .IO(flash_data[2])
  );
  IOBUF   flash_data_1_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [1]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N422),
    .IO(flash_data[1])
  );
  IOBUF   flash_data_0_IOBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/data_to_write [0]),
    .T(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv ),
    .O(N423),
    .IO(flash_data[0])
  );
  OBUF   led_15_OBUF (
    .I(led_15_189),
    .O(led[15])
  );
  OBUF   led_14_OBUF (
    .I(led_14_190),
    .O(led[14])
  );
  OBUF   led_13_OBUF (
    .I(led_13_191),
    .O(led[13])
  );
  OBUF   led_12_OBUF (
    .I(led_12_192),
    .O(led[12])
  );
  OBUF   led_11_OBUF (
    .I(led_11_193),
    .O(led[11])
  );
  OBUF   led_10_OBUF (
    .I(led_10_194),
    .O(led[10])
  );
  OBUF   led_9_OBUF (
    .I(led_9_195),
    .O(led[9])
  );
  OBUF   led_8_OBUF (
    .I(led_8_196),
    .O(led[8])
  );
  OBUF   led_7_OBUF (
    .I(led_7_197),
    .O(led[7])
  );
  OBUF   led_6_OBUF (
    .I(led_6_198),
    .O(led[6])
  );
  OBUF   led_5_OBUF (
    .I(led_5_199),
    .O(led[5])
  );
  OBUF   led_4_OBUF (
    .I(led_4_200),
    .O(led[4])
  );
  OBUF   led_3_OBUF (
    .I(led_3_201),
    .O(led[3])
  );
  OBUF   led_2_OBUF (
    .I(led_2_202),
    .O(led[2])
  );
  OBUF   led_1_OBUF (
    .I(led_1_203),
    .O(led[1])
  );
  OBUF   led_0_OBUF (
    .I(led_0_204),
    .O(led[0])
  );
  OBUF   baseram_addr_19_OBUF (
    .I(baseram_addr_19_OBUF_2674),
    .O(baseram_addr[19])
  );
  OBUF   baseram_addr_18_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [18]),
    .O(baseram_addr[18])
  );
  OBUF   baseram_addr_17_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [17]),
    .O(baseram_addr[17])
  );
  OBUF   baseram_addr_16_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [16]),
    .O(baseram_addr[16])
  );
  OBUF   baseram_addr_15_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [15]),
    .O(baseram_addr[15])
  );
  OBUF   baseram_addr_14_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [14]),
    .O(baseram_addr[14])
  );
  OBUF   baseram_addr_13_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [13]),
    .O(baseram_addr[13])
  );
  OBUF   baseram_addr_12_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [12]),
    .O(baseram_addr[12])
  );
  OBUF   baseram_addr_11_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [11]),
    .O(baseram_addr[11])
  );
  OBUF   baseram_addr_10_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [10]),
    .O(baseram_addr[10])
  );
  OBUF   baseram_addr_9_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [9]),
    .O(baseram_addr[9])
  );
  OBUF   baseram_addr_8_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [8]),
    .O(baseram_addr[8])
  );
  OBUF   baseram_addr_7_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [7]),
    .O(baseram_addr[7])
  );
  OBUF   baseram_addr_6_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [6]),
    .O(baseram_addr[6])
  );
  OBUF   baseram_addr_5_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [5]),
    .O(baseram_addr[5])
  );
  OBUF   baseram_addr_4_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [4]),
    .O(baseram_addr[4])
  );
  OBUF   baseram_addr_3_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [3]),
    .O(baseram_addr[3])
  );
  OBUF   baseram_addr_2_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [2]),
    .O(baseram_addr[2])
  );
  OBUF   baseram_addr_1_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [1]),
    .O(baseram_addr[1])
  );
  OBUF   baseram_addr_0_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_addr [0]),
    .O(baseram_addr[0])
  );
  OBUF   extram_addr_19_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [19]),
    .O(extram_addr[19])
  );
  OBUF   extram_addr_18_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [18]),
    .O(extram_addr[18])
  );
  OBUF   extram_addr_17_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [17]),
    .O(extram_addr[17])
  );
  OBUF   extram_addr_16_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [16]),
    .O(extram_addr[16])
  );
  OBUF   extram_addr_15_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [15]),
    .O(extram_addr[15])
  );
  OBUF   extram_addr_14_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [14]),
    .O(extram_addr[14])
  );
  OBUF   extram_addr_13_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [13]),
    .O(extram_addr[13])
  );
  OBUF   extram_addr_12_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [12]),
    .O(extram_addr[12])
  );
  OBUF   extram_addr_11_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [11]),
    .O(extram_addr[11])
  );
  OBUF   extram_addr_10_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [10]),
    .O(extram_addr[10])
  );
  OBUF   extram_addr_9_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [9]),
    .O(extram_addr[9])
  );
  OBUF   extram_addr_8_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [8]),
    .O(extram_addr[8])
  );
  OBUF   extram_addr_7_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [7]),
    .O(extram_addr[7])
  );
  OBUF   extram_addr_6_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [6]),
    .O(extram_addr[6])
  );
  OBUF   extram_addr_5_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [5]),
    .O(extram_addr[5])
  );
  OBUF   extram_addr_4_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [4]),
    .O(extram_addr[4])
  );
  OBUF   extram_addr_3_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [3]),
    .O(extram_addr[3])
  );
  OBUF   extram_addr_2_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [2]),
    .O(extram_addr[2])
  );
  OBUF   extram_addr_1_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [1]),
    .O(extram_addr[1])
  );
  OBUF   extram_addr_0_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_addr [0]),
    .O(extram_addr[0])
  );
  OBUF   flash_addr_22_OBUF (
    .I(flash_addr_22_OBUF_112),
    .O(flash_addr[22])
  );
  OBUF   flash_addr_21_OBUF (
    .I(flash_addr_21_OBUF_113),
    .O(flash_addr[21])
  );
  OBUF   flash_addr_20_OBUF (
    .I(flash_addr_20_OBUF_114),
    .O(flash_addr[20])
  );
  OBUF   flash_addr_19_OBUF (
    .I(flash_addr_19_OBUF_115),
    .O(flash_addr[19])
  );
  OBUF   flash_addr_18_OBUF (
    .I(flash_addr_18_OBUF_116),
    .O(flash_addr[18])
  );
  OBUF   flash_addr_17_OBUF (
    .I(flash_addr_17_OBUF_117),
    .O(flash_addr[17])
  );
  OBUF   flash_addr_16_OBUF (
    .I(flash_addr_16_OBUF_118),
    .O(flash_addr[16])
  );
  OBUF   flash_addr_15_OBUF (
    .I(flash_addr_15_OBUF_119),
    .O(flash_addr[15])
  );
  OBUF   flash_addr_14_OBUF (
    .I(flash_addr_14_OBUF_120),
    .O(flash_addr[14])
  );
  OBUF   flash_addr_13_OBUF (
    .I(flash_addr_13_OBUF_121),
    .O(flash_addr[13])
  );
  OBUF   flash_addr_12_OBUF (
    .I(flash_addr_12_OBUF_122),
    .O(flash_addr[12])
  );
  OBUF   flash_addr_11_OBUF (
    .I(flash_addr_11_OBUF_123),
    .O(flash_addr[11])
  );
  OBUF   flash_addr_10_OBUF (
    .I(flash_addr_10_OBUF_124),
    .O(flash_addr[10])
  );
  OBUF   flash_addr_9_OBUF (
    .I(flash_addr_9_OBUF_125),
    .O(flash_addr[9])
  );
  OBUF   flash_addr_8_OBUF (
    .I(flash_addr_8_OBUF_126),
    .O(flash_addr[8])
  );
  OBUF   flash_addr_7_OBUF (
    .I(flash_addr_7_OBUF_127),
    .O(flash_addr[7])
  );
  OBUF   flash_addr_6_OBUF (
    .I(flash_addr_6_OBUF_128),
    .O(flash_addr[6])
  );
  OBUF   flash_addr_5_OBUF (
    .I(flash_addr_5_OBUF_129),
    .O(flash_addr[5])
  );
  OBUF   flash_addr_4_OBUF (
    .I(flash_addr_4_OBUF_130),
    .O(flash_addr[4])
  );
  OBUF   flash_addr_3_OBUF (
    .I(flash_addr_3_OBUF_131),
    .O(flash_addr[3])
  );
  OBUF   flash_addr_2_OBUF (
    .I(flash_addr_2_OBUF_132),
    .O(flash_addr[2])
  );
  OBUF   flash_addr_1_OBUF (
    .I(flash_addr_1_OBUF_133),
    .O(flash_addr[1])
  );
  OBUF   flash_addr_0_OBUF (
    .I(baseram_addr_19_OBUF_2674),
    .O(flash_addr[0])
  );
  OBUF   flash_ctl_7_OBUF (
    .I(\sopc/bus_top0/digseg_ack_o ),
    .O(flash_ctl[7])
  );
  OBUF   flash_ctl_6_OBUF (
    .I(baseram_addr_19_OBUF_2674),
    .O(flash_ctl[6])
  );
  OBUF   flash_ctl_5_OBUF (
    .I(baseram_addr_19_OBUF_2674),
    .O(flash_ctl[5])
  );
  OBUF   flash_ctl_4_OBUF (
    .I(baseram_addr_19_OBUF_2674),
    .O(flash_ctl[4])
  );
  OBUF   flash_ctl_3_OBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/flash_oe_150 ),
    .O(flash_ctl[3])
  );
  OBUF   flash_ctl_2_OBUF (
    .I(\sopc/bus_top0/digseg_ack_o ),
    .O(flash_ctl[2])
  );
  OBUF   flash_ctl_1_OBUF (
    .I(\sopc/bus_top0/digseg_ack_o ),
    .O(flash_ctl[1])
  );
  OBUF   flash_ctl_0_OBUF (
    .I(\sopc/bus_top0/flash0/flash_driver0/flash_we_151 ),
    .O(flash_ctl[0])
  );
  OBUF   segdisp0_0_OBUF (
    .I(segdisp0_0_OBUF_152),
    .O(segdisp0[0])
  );
  OBUF   segdisp0_1_OBUF (
    .I(segdisp0_1_OBUF_153),
    .O(segdisp0[1])
  );
  OBUF   segdisp0_2_OBUF (
    .I(segdisp0_2_OBUF_154),
    .O(segdisp0[2])
  );
  OBUF   segdisp0_3_OBUF (
    .I(segdisp0_3_OBUF_155),
    .O(segdisp0[3])
  );
  OBUF   segdisp0_4_OBUF (
    .I(segdisp0_4_OBUF_156),
    .O(segdisp0[4])
  );
  OBUF   segdisp0_5_OBUF (
    .I(segdisp0_5_OBUF_157),
    .O(segdisp0[5])
  );
  OBUF   segdisp0_6_OBUF (
    .I(segdisp0_6_OBUF_158),
    .O(segdisp0[6])
  );
  OBUF   segdisp1_0_OBUF (
    .I(segdisp1_0_OBUF_159),
    .O(segdisp1[0])
  );
  OBUF   segdisp1_1_OBUF (
    .I(segdisp1_1_OBUF_160),
    .O(segdisp1[1])
  );
  OBUF   segdisp1_2_OBUF (
    .I(segdisp1_2_OBUF_161),
    .O(segdisp1[2])
  );
  OBUF   segdisp1_3_OBUF (
    .I(segdisp1_3_OBUF_162),
    .O(segdisp1[3])
  );
  OBUF   segdisp1_4_OBUF (
    .I(segdisp1_4_OBUF_163),
    .O(segdisp1[4])
  );
  OBUF   segdisp1_5_OBUF (
    .I(segdisp1_5_OBUF_164),
    .O(segdisp1[5])
  );
  OBUF   segdisp1_6_OBUF (
    .I(segdisp1_6_OBUF_165),
    .O(segdisp1[6])
  );
  OBUF   baseram_ce_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_ce_182 ),
    .O(baseram_ce)
  );
  OBUF   baseram_oe_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_183 ),
    .O(baseram_oe)
  );
  OBUF   baseram_we_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_we_184 ),
    .O(baseram_we)
  );
  OBUF   extram_ce_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_ce_185 ),
    .O(extram_ce)
  );
  OBUF   extram_oe_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_oe_186 ),
    .O(extram_oe)
  );
  OBUF   extram_we_OBUF (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_we_187 ),
    .O(extram_we)
  );
  OBUF   com_TxD_OBUF (
    .I(com_TxD_OBUF_188),
    .O(com_TxD)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [30]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<30>_rt_5928 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [29]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<29>_rt_5929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [28]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<28>_rt_5930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [27]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<27>_rt_5931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [26]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<26>_rt_5932 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [25]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<25>_rt_5933 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [24]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<24>_rt_5934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [23]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<23>_rt_5935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [22]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<22>_rt_5936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [21]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<21>_rt_5937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [20]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<20>_rt_5938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [19]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<19>_rt_5939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [18]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<18>_rt_5940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [17]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<17>_rt_5941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [16]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<16>_rt_5942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [15]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<15>_rt_5943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [14]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<14>_rt_5944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [13]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<13>_rt_5945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [12]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<12>_rt_5946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [11]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<11>_rt_5947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [10]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<10>_rt_5948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [9]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<9>_rt_5949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [8]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<8>_rt_5950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [7]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<7>_rt_5951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [6]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<6>_rt_5952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [5]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<5>_rt_5953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [4]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<4>_rt_5954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [3]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<3>_rt_5955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [2]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<2>_rt_5956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [1]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_cy<1>_rt_5957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_rt  (
    .I0(\sopc/openmips0/ex_mem0/mem_current_inst_address [2]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_cy<2>_rt_5958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [30]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<30>_rt_5959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [29]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<29>_rt_5960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [28]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<28>_rt_5961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [27]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<27>_rt_5962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [26]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<26>_rt_5963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [25]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<25>_rt_5964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [24]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<24>_rt_5965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [23]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<23>_rt_5966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [22]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<22>_rt_5967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [21]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<21>_rt_5968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [20]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<20>_rt_5969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [19]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<19>_rt_5970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [18]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<18>_rt_5971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [17]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<17>_rt_5972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [16]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<16>_rt_5973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [15]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<15>_rt_5974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [14]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<14>_rt_5975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [13]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<13>_rt_5976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [12]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<12>_rt_5977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [11]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<11>_rt_5978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [10]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<10>_rt_5979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [9]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<9>_rt_5980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [8]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<8>_rt_5981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [7]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<7>_rt_5982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [6]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<6>_rt_5983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [5]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<5>_rt_5984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [4]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<4>_rt_5985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [3]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_cy<3>_rt_5986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<30>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [30]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<30>_rt_5987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<29>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [29]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<29>_rt_5988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<28>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [28]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<28>_rt_5989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<27>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [27]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<27>_rt_5990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<26>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [26]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<26>_rt_5991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<25>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [25]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<25>_rt_5992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<24>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [24]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<24>_rt_5993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<23>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [23]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<23>_rt_5994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<22>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [22]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<22>_rt_5995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<21>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [21]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<21>_rt_5996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<20>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [20]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<20>_rt_5997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<19>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [19]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<19>_rt_5998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<18>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [18]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<18>_rt_5999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<17>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [17]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<17>_rt_6000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<16>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [16]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<16>_rt_6001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<15>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<15>_rt_6002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<14>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [14]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<14>_rt_6003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<13>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [13]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<13>_rt_6004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<12>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [12]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<12>_rt_6005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<11>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [11]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<11>_rt_6006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<10>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [10]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<10>_rt_6007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<9>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [9]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<9>_rt_6008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<8>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [8]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<8>_rt_6009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<7>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [7]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<7>_rt_6010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<6>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [6]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<6>_rt_6011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<5>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [5]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<5>_rt_6012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<4>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [4]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<4>_rt_6013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_cy<3>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [3]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_cy<3>_rt_6014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<30>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [30]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<30>_rt_6015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<29>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [29]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<29>_rt_6016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<28>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [28]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<28>_rt_6017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<27>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [27]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<27>_rt_6018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<26>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [26]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<26>_rt_6019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<25>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [25]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<25>_rt_6020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<24>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [24]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<24>_rt_6021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<23>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [23]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<23>_rt_6022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<22>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [22]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<22>_rt_6023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<21>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [21]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<21>_rt_6024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<20>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [20]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<20>_rt_6025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<19>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [19]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<19>_rt_6026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<18>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [18]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<18>_rt_6027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<17>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [17]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<17>_rt_6028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<16>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [16]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<16>_rt_6029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<15>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [15]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<15>_rt_6030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<14>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [14]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<14>_rt_6031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<13>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [13]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<13>_rt_6032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<12>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [12]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<12>_rt_6033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<11>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [11]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<11>_rt_6034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<10>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [10]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<10>_rt_6035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<9>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [9]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<9>_rt_6036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<8>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [8]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<8>_rt_6037 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<7>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [7]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<7>_rt_6038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<6>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [6]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<6>_rt_6039 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<5>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [5]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<5>_rt_6040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_cy<4>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [4]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_cy<4>_rt_6041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [16]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<16>_rt_6042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [15]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<15>_rt_6043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [14]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<14>_rt_6044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [13]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<13>_rt_6045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [12]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<12>_rt_6046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [11]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<11>_rt_6047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [10]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<10>_rt_6048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [9]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<9>_rt_6049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [7]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<7>_rt_6050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [6]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<6>_rt_6051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>_rt  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Acc [4]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy<4>_rt_6052 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [16]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<16>_rt_6053 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [15]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<15>_rt_6054 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [14]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<14>_rt_6055 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [13]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<13>_rt_6056 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [12]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<12>_rt_6057 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [10]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<10>_rt_6058 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [9]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<9>_rt_6059 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>_rt  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [7]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_cy<7>_rt_6060 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<31>_rt  (
    .I0(\sopc/openmips0/cp0_reg0/count_o [31]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_xor<31>_rt_6061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<31>_rt  (
    .I0(\sopc/openmips0/pc_reg0/pc [31]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_xor<31>_rt_6062 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_4_xor<31>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [31]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_xor<31>_rt_6063 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/id0/Madd_pc_plus_8_xor<31>_rt  (
    .I0(\sopc/openmips0/if_id0/id_pc [31]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_xor<31>_rt_6064 )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/stallreq_from_mem ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hC4CC ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wdata[31]_GND_110_o_mux_13_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wdata_o [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/mem_wb0/wb_wdata[31]_GND_110_o_mux_13_OUT<9> )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wd_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wd_4_rstpot_6066 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wd [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wd_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wd_3_rstpot_6067 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wd [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wd_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wd_2_rstpot_6068 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wd [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wd_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wd_1_rstpot_6069 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wd [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wd_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wd_0_rstpot_6070 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wd [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_31_rstpot_6071 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_30_rstpot_6072 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_29_rstpot_6073 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_28_rstpot_6074 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_27_rstpot_6075 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_26_rstpot_6076 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_25_rstpot_6077 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_24_rstpot_6078 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_23_rstpot_6079 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_22_rstpot_6080 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_21_rstpot_6081 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_20_rstpot_6082 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_19_rstpot_6083 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_18_rstpot_6084 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_17_rstpot_6085 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_16_rstpot_6086 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_15_rstpot_6087 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [15])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_14_rstpot_6088 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_13_rstpot_6089 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_12_rstpot_6090 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_11_rstpot_6091 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_10_rstpot_6092 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_9_rstpot_6093 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_8_rstpot_6094 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_7_rstpot_6095 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_6_rstpot_6096 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_5_rstpot_6097 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_4_rstpot_6098 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_3_rstpot_6099 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_2_rstpot_6100 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_1_rstpot_6101 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_current_inst_address_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_current_inst_address_0_rstpot_6102 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_current_inst_address [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_is_in_delayslot  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_rstpot_6103 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_excepttype_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_excepttype_12_rstpot_6104 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_excepttype[12] )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_excepttype_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_excepttype_11_rstpot_6105 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_excepttype[11] )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_excepttype_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_excepttype_10_rstpot_6106 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_excepttype[10] )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_excepttype_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_excepttype_8_rstpot_6107 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_excepttype[8] )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_we  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_rstpot_6108 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_1169 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_31_rstpot_6109 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_30_rstpot_6110 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_29_rstpot_6111 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_28_rstpot_6112 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_27_rstpot_6113 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_26_rstpot_6114 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_25_rstpot_6115 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_24_rstpot_6116 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_23_rstpot_6117 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_22_rstpot_6118 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_21_rstpot_6119 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_20_rstpot_6120 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_19_rstpot_6121 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_18_rstpot_6122 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_17_rstpot_6123 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_16_rstpot_6124 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_15_rstpot_6125 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [15])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_14_rstpot_6126 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_13_rstpot_6127 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_12_rstpot_6128 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_11_rstpot_6129 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_10_rstpot_6130 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_9_rstpot_6131 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_8_rstpot_6132 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_7_rstpot_6133 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_6_rstpot_6134 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_5_rstpot_6135 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_4_rstpot_6136 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_3_rstpot_6137 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_2_rstpot_6138 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_1_rstpot_6139 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_reg2_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_reg2_0_rstpot_6140 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_reg2 [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_31_rstpot_6141 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_30_rstpot_6142 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_29_rstpot_6143 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_28_rstpot_6144 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_27_rstpot_6145 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_26_rstpot_6146 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_25_rstpot_6147 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_24_rstpot_6148 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_23_rstpot_6149 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_22_rstpot_6150 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_21_rstpot_6151 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_20_rstpot_6152 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_19_rstpot_6153 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_18_rstpot_6154 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_17_rstpot_6155 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_16_rstpot_6156 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_15_rstpot_6157 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [15])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_14_rstpot_6158 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_13_rstpot_6159 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_12_rstpot_6160 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_11_rstpot_6161 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_10_rstpot_6162 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_9_rstpot_6163 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_8_rstpot_6164 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_7_rstpot_6165 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_6_rstpot_6166 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_5_rstpot_6167 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_4_rstpot_6168 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_3_rstpot_6169 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_2_rstpot_6170 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_1_rstpot_6171 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_mem_addr_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_mem_addr_0_rstpot_6172 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_mem_addr [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_7_rstpot_6173 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_6_rstpot_6174 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_5_rstpot_6175 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_4_rstpot_6176 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_3_rstpot_6177 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_2_rstpot_6178 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_1_rstpot_6179 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_aluop_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_aluop_0_rstpot_6180 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_aluop [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_31_rstpot_6181 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_30_rstpot_6182 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_29_rstpot_6183 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_28_rstpot_6184 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_27_rstpot_6185 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_26_rstpot_6186 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_25_rstpot_6187 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_24_rstpot_6188 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_23_rstpot_6189 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_22_rstpot_6190 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_21_rstpot_6191 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_20_rstpot_6192 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_19_rstpot_6193 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_18_rstpot_6194 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_17_rstpot_6195 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_16_rstpot_6196 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_15_rstpot_6197 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [15])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_14_rstpot_6198 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_13_rstpot_6199 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_12_rstpot_6200 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_11_rstpot_6201 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_10_rstpot_6202 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_9_rstpot_6203 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_8_rstpot_6204 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_7_rstpot_6205 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_6_rstpot_6206 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_5_rstpot_6207 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_4_rstpot_6208 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_3_rstpot_6209 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_2_rstpot_6210 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_1_rstpot_6211 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wdata_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wdata_0_rstpot_6212 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wdata [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_wreg  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_wreg_rstpot_6213 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_wreg_1171 )
  );
  FD   \sopc/bus_top0/uart0/u0/ack  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/ack_rstpot_6214 ),
    .Q(\sopc/bus_top0/uart0/u0/ack_205 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \sopc/bus_top0/uart0/u0/TxD_shift_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/bus_top0/uart0/u0/TxD_shift_7_rstpot_6215 ),
    .Q(\sopc/bus_top0/uart0/u0/TxD_shift [7])
  );
  LUT5 #(
    .INIT ( 32'h00C38241 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<10>  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_reg2_o [30]),
    .I2(\sopc/openmips0/id_reg1_o[30] ),
    .I3(\sopc/openmips0/id_reg2_o [31]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<10>_2928 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_is_in_delayslot_GND_72_o_MUX_151_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/is_in_delayslot_o_1418 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_is_in_delayslot_GND_72_o_MUX_151_o )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT65  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT63_4838 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_current_inst_address[31]_GND_72_o_mux_23_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_pc [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_current_inst_address[31]_GND_72_o_mux_23_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_inst[31]_GND_72_o_mux_21_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_inst[31]_GND_72_o_mux_21_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [0]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [10]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [11]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [12]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [13]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [14]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [15]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [16]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [1]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [2]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [3]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [4]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [5]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [6]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [7]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [8]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000DDDF0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_reg2_o [9]),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0D0D0D0F0 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT34  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT32_4809 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT43  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT41_4830 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0D0D0D0F0 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT83  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT81_4842 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult110  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<0> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [0])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult25  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<10> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [10])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult33  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<11> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [11])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult41  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<12> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [12])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult51  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<13> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [13])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<1> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [1])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult231  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1_2_1_7326 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<2> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [2])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult261  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1_3_1_7325 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<3> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [3])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult271  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<4> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [4])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult281  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<5> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [5])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult291  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<6> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [6])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult301  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<7> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [7])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<8> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [8])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult321  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<9> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [9])
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult110  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I1(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<0> ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [0])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult25  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<10> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [10])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult33  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<11> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [11])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult41  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<12> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [12])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult51  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<13> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [13])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult121  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<1> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [1])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult231  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<2> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [2])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult261  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<3> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [3])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult271  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<4> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [4])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult281  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<5> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [5])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult291  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<6> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [6])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult301  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<7> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [7])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<8> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [8])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult321  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<9> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [9])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult61  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<14> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [14])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult61  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<14> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [14])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult71  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<15> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [15])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult71  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<15> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [15])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult81  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<16> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 ),
    .O(\sopc/openmips0/ex0/opdata1_mult [16])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult81  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<16> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 ),
    .O(\sopc/openmips0/ex0/opdata2_mult [16])
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_we_GND_110_o_MUX_879_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_1169 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_GND_110_o_MUX_879_o )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_whilo_GND_110_o_MUX_878_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_whilo_GND_110_o_MUX_878_o )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wreg_GND_110_o_MUX_877_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wreg_1171 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_wreg_GND_110_o_MUX_877_o )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_data[31]_GND_110_o_mux_17_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr[4]_GND_110_o_mux_16_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_lo[31]_GND_110_o_mux_15_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_lo [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_lo[31]_GND_110_o_mux_15_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wd[4]_GND_110_o_mux_12_OUT11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wd[4]_GND_110_o_mux_12_OUT21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wd[4]_GND_110_o_mux_12_OUT31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wd[4]_GND_110_o_mux_12_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_wd[4]_GND_110_o_mux_12_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_wd[4]_GND_110_o_mux_12_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \sopc/openmips0/mem_wb0/Mmux_wb_hi[31]_GND_110_o_mux_14_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/mem_wb0/wb_hi[31]_GND_110_o_mux_14_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \sopc/bus_top0/uart0/u0/_n0077_inv1_SW0  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .O(N510)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8A8B8B8B8B ))
  \sopc/bus_top0/uart0/u0/ack_rstpot  (
    .I0(\sopc/bus_top0/uart0/u0/ack_205 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd4_4504 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I4(N510),
    .I5(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/ack_rstpot_6214 )
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult91  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<17> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [17])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult101  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<18> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [18])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<19> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [19])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<20> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [20])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult141  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<21> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [21])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult151  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<22> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [22])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult161  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<23> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [23])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult171  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<24> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [24])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult181  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<25> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [25])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult191  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<26> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [26])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult201  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<27> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [27])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<28> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [28])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult221  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<29> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [29])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata1_mult241  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I2(\sopc/openmips0/ex0/reg1_i[31]_GND_73_o_add_149_OUT<30> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata1_mult [30])
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_wd_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_wd [4]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [4]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_wd_4_rstpot_6066 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_wd_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_wd [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [3]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_wd_3_rstpot_6067 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_wd_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_wd [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [2]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_wd_2_rstpot_6068 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_wd_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_wd [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [1]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_wd_1_rstpot_6069 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_wd_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_wd [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [0]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_wd_0_rstpot_6070 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [31]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [31]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_31_rstpot_6071 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [30]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [30]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_30_rstpot_6072 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [29]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [29]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_29_rstpot_6073 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [28]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [28]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_28_rstpot_6074 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [27]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [27]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_27_rstpot_6075 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [26]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [26]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_26_rstpot_6076 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [25]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [25]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_25_rstpot_6077 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [24]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [24]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_24_rstpot_6078 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [23]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [23]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_23_rstpot_6079 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [22]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [22]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_22_rstpot_6080 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [21]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [21]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_21_rstpot_6081 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [20]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [20]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_20_rstpot_6082 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [19]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [19]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_19_rstpot_6083 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [18]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [18]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_18_rstpot_6084 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [17]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [17]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_17_rstpot_6085 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [16]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [16]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_16_rstpot_6086 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [15]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [15]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_15_rstpot_6087 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [14]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [14]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_14_rstpot_6088 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [13]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [13]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_13_rstpot_6089 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [12]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [12]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_12_rstpot_6090 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [11]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [11]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_11_rstpot_6091 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [10]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [10]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_10_rstpot_6092 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [9]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [9]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_9_rstpot_6093 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [8]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [8]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_8_rstpot_6094 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [7]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_7_rstpot_6095 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [6]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [6]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_6_rstpot_6096 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [5]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [5]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_5_rstpot_6097 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [4]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [4]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_4_rstpot_6098 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [3]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_3_rstpot_6099 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [2]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_2_rstpot_6100 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [1]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_1_rstpot_6101 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_current_inst_address_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_current_inst_address [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_current_inst_address [0]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_current_inst_address_0_rstpot_6102 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_is_in_delayslot_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_is_in_delayslot_1419 ),
    .I2(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_rstpot_6103 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_excepttype_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_excepttype[12] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[12] ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_excepttype_12_rstpot_6104 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_excepttype_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_excepttype[11] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[11] ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 ),
    .O(\sopc/openmips0/ex_mem0/mem_excepttype_11_rstpot_6105 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_excepttype_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_excepttype[10] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[10] ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_excepttype_10_rstpot_6106 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_excepttype_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_excepttype[8] ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_excepttype_8_rstpot_6107 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [31]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_31_rstpot_6109 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_30_rstpot_6110 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [29]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_29_rstpot_6111 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_28_rstpot_6112 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [27]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_27_rstpot_6113 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [26]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_26_rstpot_6114 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [25]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_25_rstpot_6115 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_24_rstpot_6116 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_23_rstpot_6117 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_22_rstpot_6118 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [21]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_21_rstpot_6119 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [20]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_20_rstpot_6120 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [19]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_19_rstpot_6121 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_18_rstpot_6122 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [17]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_17_rstpot_6123 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_16_rstpot_6124 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [15]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_15_rstpot_6125 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_14_rstpot_6126 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [13]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_13_rstpot_6127 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [12]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_12_rstpot_6128 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [11]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_11_rstpot_6129 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [10]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_10_rstpot_6130 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [9]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_9_rstpot_6131 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_8_rstpot_6132 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_7_rstpot_6133 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_6_rstpot_6134 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_5_rstpot_6135 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_4_rstpot_6136 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_3_rstpot_6137 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_2_rstpot_6138 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_1_rstpot_6139 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_reg2_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_reg2_0_rstpot_6140 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [31]),
    .I2(\sopc/openmips0/ex_mem_addr_o [31]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_31_rstpot_6141 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [30]),
    .I2(\sopc/openmips0/ex_mem_addr_o [30]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_30_rstpot_6142 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [29]),
    .I2(\sopc/openmips0/ex_mem_addr_o [29]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_29_rstpot_6143 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [28]),
    .I2(\sopc/openmips0/ex_mem_addr_o [28]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_28_rstpot_6144 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [27]),
    .I2(\sopc/openmips0/ex_mem_addr_o [27]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_27_rstpot_6145 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [26]),
    .I2(\sopc/openmips0/ex_mem_addr_o [26]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_26_rstpot_6146 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [25]),
    .I2(\sopc/openmips0/ex_mem_addr_o [25]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_25_rstpot_6147 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [24]),
    .I2(\sopc/openmips0/ex_mem_addr_o [24]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_24_rstpot_6148 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [23]),
    .I2(\sopc/openmips0/ex_mem_addr_o [23]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_23_rstpot_6149 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [22]),
    .I2(\sopc/openmips0/ex_mem_addr_o [22]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_22_rstpot_6150 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [21]),
    .I2(\sopc/openmips0/ex_mem_addr_o [21]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_21_rstpot_6151 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [20]),
    .I2(\sopc/openmips0/ex_mem_addr_o [20]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_20_rstpot_6152 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [19]),
    .I2(\sopc/openmips0/ex_mem_addr_o [19]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_19_rstpot_6153 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [18]),
    .I2(\sopc/openmips0/ex_mem_addr_o [18]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_18_rstpot_6154 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [17]),
    .I2(\sopc/openmips0/ex_mem_addr_o [17]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_17_rstpot_6155 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [16]),
    .I2(\sopc/openmips0/ex_mem_addr_o [16]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_16_rstpot_6156 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [15]),
    .I2(\sopc/openmips0/ex_mem_addr_o [15]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_15_rstpot_6157 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [14]),
    .I2(\sopc/openmips0/ex_mem_addr_o [14]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_14_rstpot_6158 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [13]),
    .I2(\sopc/openmips0/ex_mem_addr_o [13]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_13_rstpot_6159 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [12]),
    .I2(\sopc/openmips0/ex_mem_addr_o [12]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_12_rstpot_6160 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [11]),
    .I2(\sopc/openmips0/ex_mem_addr_o [11]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_11_rstpot_6161 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [10]),
    .I2(\sopc/openmips0/ex_mem_addr_o [10]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_10_rstpot_6162 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [9]),
    .I2(\sopc/openmips0/ex_mem_addr_o [9]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_9_rstpot_6163 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [8]),
    .I2(\sopc/openmips0/ex_mem_addr_o [8]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_8_rstpot_6164 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [7]),
    .I2(\sopc/openmips0/ex_mem_addr_o [7]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_7_rstpot_6165 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [6]),
    .I2(\sopc/openmips0/ex_mem_addr_o [6]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_6_rstpot_6166 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [5]),
    .I2(\sopc/openmips0/ex_mem_addr_o [5]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_5_rstpot_6167 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [4]),
    .I2(\sopc/openmips0/ex_mem_addr_o [4]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_4_rstpot_6168 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [3]),
    .I2(\sopc/openmips0/ex_mem_addr_o [3]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_3_rstpot_6169 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [2]),
    .I2(\sopc/openmips0/ex_mem_addr_o [2]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_2_rstpot_6170 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/ex_mem_addr_o [1]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_1_rstpot_6171 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_mem_addr_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem_addr_o [0]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_mem_addr_0_rstpot_6172 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_7_rstpot_6173 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_6_rstpot_6174 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_5_rstpot_6175 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_4_rstpot_6176 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_3_rstpot_6177 )
  );
  LUT5 #(
    .INIT ( 32'hCCE4CCCC ))
  \sopc/openmips0/ex_mem0/mem_aluop_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_2_rstpot_6178 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_1_rstpot_6179 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_aluop_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_aluop_0_rstpot_6180 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [31]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [31]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_31_rstpot_6181 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [30]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [30]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_30_rstpot_6182 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [29]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [29]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_29_rstpot_6183 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [28]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [28]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_28_rstpot_6184 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [27]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [27]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_27_rstpot_6185 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [26]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [26]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_26_rstpot_6186 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [25]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [25]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_25_rstpot_6187 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [24]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [24]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_24_rstpot_6188 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [23]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [23]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_23_rstpot_6189 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [22]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [22]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_22_rstpot_6190 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [21]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [21]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_21_rstpot_6191 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [20]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [20]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_20_rstpot_6192 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [19]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [19]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_19_rstpot_6193 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [18]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [18]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_18_rstpot_6194 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [17]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [17]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_17_rstpot_6195 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [16]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [16]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_16_rstpot_6196 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [15]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [15]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_15_rstpot_6197 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [14]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [14]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_14_rstpot_6198 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [13]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [13]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_13_rstpot_6199 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [12]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [12]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_12_rstpot_6200 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [11]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [11]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_11_rstpot_6201 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [10]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [10]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_10_rstpot_6202 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [9]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [9]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_9_rstpot_6203 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [8]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [8]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_8_rstpot_6204 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [7]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [7]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_7_rstpot_6205 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [6]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [6]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_6_rstpot_6206 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [5]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [5]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_5_rstpot_6207 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [4]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [4]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_4_rstpot_6208 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [3]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [3]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_3_rstpot_6209 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [2]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [2]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_2_rstpot_6210 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [1]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_1_rstpot_6211 )
  );
  LUT5 #(
    .INIT ( 32'hFD08FF00 ))
  \sopc/openmips0/ex_mem0/mem_wdata_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wdata [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/ex_wdata_o [0]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wdata_0_rstpot_6212 )
  );
  LUT5 #(
    .INIT ( 32'hF0D8F0F0 ))
  \sopc/openmips0/ex_mem0/mem_wreg_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wreg_1171 ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/ex_mem0/mem_wreg_rstpot_6213 )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out10 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT33  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out11 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out12 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out13 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out14 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out2 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out3 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out4 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out5 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out6 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out7 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out8 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAAA0000888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out9 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0000003900280011 ))
  \sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<5>  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_reg2_o [16]),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out16 ),
    .I3(N506),
    .I4(\sopc/openmips0/id_reg2_o [17]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out17 ),
    .O(\sopc/openmips0/id0/Mcompar_reg1_o[31]_reg2_o[31]_equal_79_o_lut<5>_2938 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N512),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N514),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N516),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N518),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N520),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N522),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N524),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N526),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N528),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N530),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N532),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N534),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N536),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N538),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0000080A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N540),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg2[31]_GND_72_o_mux_18_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT91_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [17]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o92 ),
    .I4(\sopc/openmips0/ex_wdata_o [17]),
    .O(N542)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N542),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT101_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [18]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ),
    .I4(\sopc/openmips0/ex_wdata_o [18]),
    .O(N544)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N544),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT111_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [19]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1112 ),
    .I4(\sopc/openmips0/ex_wdata_o [19]),
    .O(N546)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N546),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT131_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [20]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o132 ),
    .I4(\sopc/openmips0/ex_wdata_o [20]),
    .O(N548)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N548),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT141_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [21]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o142 ),
    .I4(\sopc/openmips0/ex_wdata_o [21]),
    .O(N550)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N550),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT151_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [22]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o152 ),
    .I4(\sopc/openmips0/ex_wdata_o [22]),
    .O(N552)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N552),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT161_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [23]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o162 ),
    .I4(\sopc/openmips0/ex_wdata_o [23]),
    .O(N554)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N554),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT171_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [24]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o172 ),
    .I4(\sopc/openmips0/ex_wdata_o [24]),
    .O(N556)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N556),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT181_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [25]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ),
    .I4(\sopc/openmips0/ex_wdata_o [25]),
    .O(N558)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N558),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT191_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [26]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .I4(\sopc/openmips0/ex_wdata_o [26]),
    .O(N560)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N560),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT201_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [27]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ),
    .I4(\sopc/openmips0/ex_wdata_o [27]),
    .O(N562)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N562),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT211_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [28]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I4(\sopc/openmips0/ex_wdata_o [28]),
    .O(N564)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N564),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT221_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [29]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o222 ),
    .I4(\sopc/openmips0/ex_wdata_o [29]),
    .O(N566)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N566),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT241_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [30]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o242 ),
    .I4(\sopc/openmips0/ex_wdata_o [30]),
    .O(N568)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N568),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEAEF4045 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT251_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/mem_wdata_o [31]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o252 ),
    .I4(\sopc/openmips0/ex_wdata_o [31]),
    .O(N570)
  );
  LUT6 #(
    .INIT ( 64'h00AA0000008A0000 ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg1[31]_GND_72_o_mux_17_OUT251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(N570),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT311_SW0  (
    .I0(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I1(rst_IBUF_7365),
    .O(N572)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT311  (
    .I0(N572),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 ),
    .O(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT110_SW0  (
    .I0(\sopc/openmips0/if_id0/id_pc [0]),
    .I1(rst_IBUF_7365),
    .O(N574)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT110  (
    .I0(N574),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT210_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [10]),
    .I1(rst_IBUF_7365),
    .O(N576)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT210  (
    .I0(N576),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT33_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [11]),
    .I1(rst_IBUF_7365),
    .O(N578)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT33  (
    .I0(N578),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT41_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [12]),
    .I1(rst_IBUF_7365),
    .O(N580)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT41  (
    .I0(N580),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT51_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [13]),
    .I1(rst_IBUF_7365),
    .O(N582)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT51  (
    .I0(N582),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT61_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [14]),
    .I1(rst_IBUF_7365),
    .O(N584)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT61  (
    .I0(N584),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT71_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [15]),
    .I1(rst_IBUF_7365),
    .O(N586)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT71  (
    .I0(N586),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT81_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [16]),
    .I1(rst_IBUF_7365),
    .O(N588)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT81  (
    .I0(N588),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT91_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [17]),
    .I1(rst_IBUF_7365),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT91  (
    .I0(N590),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT101_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [18]),
    .I1(rst_IBUF_7365),
    .O(N592)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT101  (
    .I0(N592),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT111_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [19]),
    .I1(rst_IBUF_7365),
    .O(N594)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT111  (
    .I0(N594),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT121_SW0  (
    .I0(\sopc/openmips0/if_id0/id_pc [1]),
    .I1(rst_IBUF_7365),
    .O(N596)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT121  (
    .I0(N596),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT131_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [20]),
    .I1(rst_IBUF_7365),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT131  (
    .I0(N598),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT141_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [21]),
    .I1(rst_IBUF_7365),
    .O(N600)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT141  (
    .I0(N600),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT151_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [22]),
    .I1(rst_IBUF_7365),
    .O(N602)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT151  (
    .I0(N602),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT161_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [23]),
    .I1(rst_IBUF_7365),
    .O(N604)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT161  (
    .I0(N604),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT171_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [24]),
    .I1(rst_IBUF_7365),
    .O(N606)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT171  (
    .I0(N606),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT181_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [25]),
    .I1(rst_IBUF_7365),
    .O(N608)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT181  (
    .I0(N608),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT191_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [26]),
    .I1(rst_IBUF_7365),
    .O(N610)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT191  (
    .I0(N610),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT201_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [27]),
    .I1(rst_IBUF_7365),
    .O(N612)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT201  (
    .I0(N612),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT211_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [28]),
    .I1(rst_IBUF_7365),
    .O(N614)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT211  (
    .I0(N614),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT221_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [29]),
    .I1(rst_IBUF_7365),
    .O(N616)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT221  (
    .I0(N616),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT231_SW0  (
    .I0(\sopc/openmips0/if_id0/id_pc [2]),
    .I1(rst_IBUF_7365),
    .O(N618)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT231  (
    .I0(N618),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT241_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [30]),
    .I1(rst_IBUF_7365),
    .O(N620)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT241  (
    .I0(N620),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT251_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [31]),
    .I1(rst_IBUF_7365),
    .O(N622)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT251  (
    .I0(N622),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT261_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [3]),
    .I1(rst_IBUF_7365),
    .O(N624)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT261  (
    .I0(N624),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT271_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [4]),
    .I1(rst_IBUF_7365),
    .O(N626)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT271  (
    .I0(N626),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT281_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [5]),
    .I1(rst_IBUF_7365),
    .O(N628)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT281  (
    .I0(N628),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT291_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [6]),
    .I1(rst_IBUF_7365),
    .O(N630)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT291  (
    .I0(N630),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT301_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [7]),
    .I1(rst_IBUF_7365),
    .O(N632)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT301  (
    .I0(N632),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT311_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [8]),
    .I1(rst_IBUF_7365),
    .O(N634)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT311  (
    .I0(N634),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT321_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_8 [9]),
    .I1(rst_IBUF_7365),
    .O(N636)
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_link_address[31]_GND_72_o_mux_20_OUT321  (
    .I0(N636),
    .I1(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_link_address[31]_GND_72_o_mux_20_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT110  (
    .I0(N638),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT27_SW0  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N640)
  );
  LUT6 #(
    .INIT ( 64'hF8F8F8F8F850F8F8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT27  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT25_4823 ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(N640),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808088 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT74  (
    .I0(N642),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAACCCF888A ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o18  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o32 ),
    .I1(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o16 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_wreg_GND_72_o_MUX_150_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT15  (
    .I0(rst_IBUF_7365),
    .I1(N646),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCC4C4C4CC ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT23  (
    .I0(rst_IBUF_7365),
    .I1(N648),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_alusel[2]_GND_72_o_mux_16_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0D0D0D0F0 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT56  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(N650),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h2888FFFF ))
  \sopc/bus_top0/bus0/m_ack_o_SW1  (
    .I0(\sopc/openmips0/ram_ce_o ),
    .I1(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I2(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I3(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I4(rst_IBUF_7365),
    .O(N652)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o111_SW0  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .O(N658)
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>11_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [9]),
    .I1(\sopc/openmips0/tlb_addr_i [0]),
    .I2(\sopc/openmips0/tlb_addr_i [8]),
    .I3(\sopc/openmips0/tlb_addr_i [7]),
    .I4(\sopc/openmips0/tlb_addr_i [11]),
    .O(N660)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>11_SW1  (
    .I0(\sopc/openmips0/tlb_addr_i [9]),
    .I1(\sopc/openmips0/tlb_addr_i [6]),
    .I2(\sopc/openmips0/tlb_addr_i [8]),
    .I3(\sopc/openmips0/tlb_addr_i [11]),
    .I4(\sopc/openmips0/tlb_addr_i [7]),
    .O(N662)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o11_SW0_SW0  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I1(\sopc/openmips0/mem0/mem_addr_o_18_623 ),
    .I2(\sopc/openmips0/mem0/mem_addr_o_15_620 ),
    .I3(\sopc/openmips0/mem0/mem_addr_o_12_617 ),
    .O(N664)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8A8A8A8A0 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o11_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(N664),
    .I3(\sopc/openmips0/tlb0/Mmux_tlb_addr4 ),
    .I4(\sopc/openmips0/tlb0/Mmux_tlb_addr7 ),
    .I5(\sopc/openmips0/tlb0/Mmux_tlb_addr10 ),
    .O(N504)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_SW0_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_26_631 ),
    .I1(\sopc/openmips0/mem0/mem_addr_o_25_630 ),
    .O(N666)
  );
  LUT6 #(
    .INIT ( 64'hC8C0C8C0C8C08800 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_SW0  (
    .I0(N666),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I4(\sopc/openmips0/tlb0/Mmux_tlb_addr18 ),
    .I5(\sopc/openmips0/tlb0/Mmux_tlb_addr19 ),
    .O(N170)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr51_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_13_618 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [13]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N668)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr51_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [13]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_13_618 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N669)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr61_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_14_619 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [14]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N671)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr61_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [14]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_14_619 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N672)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr81_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_16_621 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [16]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N674)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr81_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [16]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_16_621 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N675)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr91_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_17_622 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [17]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N677)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr91_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [17]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_17_622 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N678)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr112_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_19_624 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [19]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N680)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr112_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [19]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_19_624 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N681)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr141_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_21_626 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [21]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N683)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr141_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [21]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_21_626 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N684)
  );
  LUT5 #(
    .INIT ( 32'hA088A0A0 ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_we_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_1169 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_rstpot_6108 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251  (
    .I0(\sopc/openmips0/ex0/hilo_temp [31]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out31 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241  (
    .I0(\sopc/openmips0/ex0/hilo_temp [30]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out30 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221  (
    .I0(\sopc/openmips0/ex0/hilo_temp [29]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out29 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211  (
    .I0(\sopc/openmips0/ex0/hilo_temp [28]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out28 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201  (
    .I0(\sopc/openmips0/ex0/hilo_temp [27]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out27 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191  (
    .I0(\sopc/openmips0/ex0/hilo_temp [26]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out26 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181  (
    .I0(\sopc/openmips0/ex0/hilo_temp [25]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out25 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171  (
    .I0(\sopc/openmips0/ex0/hilo_temp [24]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out24 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161  (
    .I0(\sopc/openmips0/ex0/hilo_temp [23]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out23 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151  (
    .I0(\sopc/openmips0/ex0/hilo_temp [22]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out22 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141  (
    .I0(\sopc/openmips0/ex0/hilo_temp [21]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out21 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131  (
    .I0(\sopc/openmips0/ex0/hilo_temp [20]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out20 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111  (
    .I0(\sopc/openmips0/ex0/hilo_temp [19]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out19 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101  (
    .I0(\sopc/openmips0/ex0/hilo_temp [18]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out18 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91  (
    .I0(\sopc/openmips0/ex0/hilo_temp [17]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out17 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBBBF ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW0  (
    .I0(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .O(N686)
  );
  LUT6 #(
    .INIT ( 64'h5555444555554444 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1  (
    .I0(N686),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o111_SW1  (
    .I0(\sopc/wishbone_we_o ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .O(N696)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr110_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_0_605 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [0]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N700)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr110_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [0]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_0_605 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N701)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr121_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_1_606 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [1]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N703)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr121_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [1]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_1_606 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N704)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr231_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_2_607 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [2]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N706)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr231_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [2]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_2_607 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N707)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr261_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_3_608 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [3]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N709)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr261_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [3]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_3_608 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N710)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr271_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_4_609 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [4]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N712)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr271_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [4]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_4_609 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N713)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr281_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_5_610 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [5]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N715)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr281_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [5]),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I4(\sopc/openmips0/mem0/mem_addr_o_5_610 ),
    .O(N716)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr291_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_6_611 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [6]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N718)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr291_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [6]),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I4(\sopc/openmips0/mem0/mem_addr_o_6_611 ),
    .O(N719)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr301_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_7_612 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [7]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N721)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr301_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [7]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_7_612 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N722)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr311_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_8_613 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [8]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N724)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr311_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [8]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_8_613 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N725)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr321_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_9_614 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [9]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N727)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr321_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [9]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_9_614 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N728)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr24_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_10_615 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [10]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N730)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr24_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [10]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_10_615 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N731)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr33_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_11_616 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [11]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N733)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr33_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [11]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_11_616 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N734)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr131_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_20_625 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [20]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N736)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr131_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [20]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_20_625 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N737)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr151_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_22_627 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [22]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N739)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr151_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [22]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_22_627 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N740)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr161_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_23_628 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [23]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N742)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr161_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [23]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_23_628 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N743)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr171_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_24_629 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [24]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N745)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr171_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [24]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_24_629 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N746)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr201_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_27_632 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [27]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N748)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr201_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [27]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_27_632 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N749)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr211_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_28_633 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [28]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N751)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr211_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [28]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_28_633 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N752)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr221_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_29_634 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [29]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N754)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr221_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [29]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_29_634 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N755)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ),
    .I2(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_2881 ),
    .I3(\sopc/openmips0/id0/Mmux_branch_target_address_o101_5042 ),
    .I4(N759),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o10 ),
    .O(\sopc/openmips0/branch_target_address [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFF57DF ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/bus_top0/uart0/u1/ack_206 ),
    .I3(\sopc/bus_top0/uart0/u0/ack_205 ),
    .I4(\sopc/openmips0/tlb_addr_i [2]),
    .O(N789)
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o241_SW0  (
    .I0(\sopc/openmips0/new_pc [30]),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem0/mem_addr_o_30_635 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N796)
  );
  LUT6 #(
    .INIT ( 64'hFFFF808880888088 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o241_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/new_pc [30]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I5(\sopc/openmips0/mem0/mem_addr_o_30_635 ),
    .O(N797)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_12_617 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [12]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N799)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [12]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_12_617 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N800)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_15_620 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [15]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N802)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [15]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_15_620 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N803)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr181_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_25_630 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [25]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N805)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr181_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [25]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_25_630 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N806)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr191_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_26_631 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [26]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N808)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr191_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [26]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_26_631 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N809)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o241_SW2  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_30_635 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [30]),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N811)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o241_SW3  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/flush ),
    .I2(\sopc/openmips0/new_pc [30]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_30_635 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N812)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o5_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<13> ),
    .I1(N668),
    .I2(N669),
    .O(N820)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o6_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<14> ),
    .I1(N671),
    .I2(N672),
    .O(N823)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o8_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<16> ),
    .I1(N674),
    .I2(N675),
    .O(N826)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o9_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<17> ),
    .I1(N677),
    .I2(N678),
    .O(N829)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<19> ),
    .I1(N680),
    .I2(N681),
    .O(N832)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW1  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<21> ),
    .I1(N683),
    .I2(N684),
    .O(N835)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr101_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_18_623 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [18]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N838)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr101_SW1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/new_pc [18]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_18_623 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N839)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N841)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N842)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2415_SW0  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o2414_5524 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [30]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N844)
  );
  LUT5 #(
    .INIT ( 32'hFF55FF7F ))
  \sopc/openmips0/ex0/Mmux_wdata_o2218_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [29]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2214_5512 ),
    .O(N847)
  );
  LUT5 #(
    .INIT ( 32'hFF55FF7F ))
  \sopc/openmips0/ex0/Mmux_wdata_o2125_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [28]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2118 ),
    .O(N850)
  );
  LUT5 #(
    .INIT ( 32'hFF55FF7F ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [27]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2014_5348 ),
    .O(N853)
  );
  LUT5 #(
    .INIT ( 32'hFF55FF7F ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [26]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1915_5338 ),
    .O(N856)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o181_5315 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o187_5320 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1814_5327 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N859)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1715_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o171_5301 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o177_5307 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1714_5314 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N862)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1617_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o161_5444 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o167_5450 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1616_5458 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N865)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1518_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o151_5429 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o157_5435 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1516_5443 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N868)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1424_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o149_5415 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1415_5421 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1422_5428 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N871)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1324_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1310_5401 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1316_5407 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1323_5414 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N874)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1125_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1110_5388 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1115_5393 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1122_5400 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N877)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1014_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o105_5380 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1012_5387 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N880)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o914_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o9 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o95_5367 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o912_5374 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .O(N883)
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_31_rstpot_6401 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_30_rstpot_6402 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_29_rstpot_6403 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_28_rstpot_6404 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_27_rstpot_6405 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_26_rstpot_6406 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_25_rstpot_6407 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_24_rstpot_6408 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_23_rstpot_6409 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_22_rstpot_6410 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_21_rstpot_6411 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_20_rstpot_6412 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_19_rstpot_6413 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_18_rstpot_6414 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_17_rstpot_6415 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_16_rstpot_6416 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_15_rstpot_6417 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [15])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_14_rstpot_6418 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_13_rstpot_6419 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_12_rstpot_6420 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_11_rstpot_6421 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_10_rstpot_6422 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_9_rstpot_6423 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_8_rstpot_6424 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_7_rstpot_6425 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_6_rstpot_6426 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_5_rstpot_6427 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_4_rstpot_6428 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_3_rstpot_6429 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_2_rstpot_6430 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_1_rstpot_6431 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_data_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_0_rstpot_6432 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_4_rstpot_6433 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_3_rstpot_6434 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_2_rstpot_6435 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [2])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_1_rstpot_6436 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_0_rstpot_6437 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [0])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_31_rstpot_6438 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [31])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_30_rstpot_6439 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [30])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_29_rstpot_6440 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [29])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_28_rstpot_6441 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [28])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_27_rstpot_6442 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [27])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_26_rstpot_6443 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [26])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_25_rstpot_6444 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [25])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_24_rstpot_6445 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [24])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_23_rstpot_6446 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [23])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_22_rstpot_6447 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [22])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_21_rstpot_6448 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [21])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_20_rstpot_6449 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [20])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_19_rstpot_6450 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [19])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_18_rstpot_6451 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [18])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_17_rstpot_6452 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [17])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_16_rstpot_6453 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [16])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_15_rstpot_6454 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW0  (
    .I0(\sopc/openmips0/flush ),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<31> ),
    .I2(\sopc/openmips0/new_pc [31]),
    .O(N886)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW2  (
    .I0(\sopc/openmips0/flush ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/new_pc [31]),
    .O(N888)
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [31]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_31_rstpot_6401 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_30_rstpot_6402 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [29]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_29_rstpot_6403 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [28]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_28_rstpot_6404 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [27]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_27_rstpot_6405 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [26]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_26_rstpot_6406 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [25]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_25_rstpot_6407 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_24_rstpot_6408 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [23]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_23_rstpot_6409 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [22]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_22_rstpot_6410 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [21]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_21_rstpot_6411 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [20]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_20_rstpot_6412 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [19]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_19_rstpot_6413 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [18]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_18_rstpot_6414 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [17]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_17_rstpot_6415 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_16_rstpot_6416 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [15]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_15_rstpot_6417 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [14]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_14_rstpot_6418 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [13]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_13_rstpot_6419 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [12]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_12_rstpot_6420 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [11]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1111 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_11_rstpot_6421 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [10]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_10_rstpot_6422 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [9]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_9_rstpot_6423 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [8]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_8_rstpot_6424 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_7_rstpot_6425 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_6_rstpot_6426 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [5]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_5_rstpot_6427 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_4_rstpot_6428 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_3_rstpot_6429 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_2_rstpot_6430 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_1_rstpot_6431 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_data_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_data_0_rstpot_6432 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_4_rstpot_6433 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_3_rstpot_6434 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [2]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_2_rstpot_6435 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [1]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_1_rstpot_6436 )
  );
  LUT5 #(
    .INIT ( 32'hA000CCCC ))
  \sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [0]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr_0_rstpot_6437 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_31_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [31]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT251_4924 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT25 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_31_rstpot_6438 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_30_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [30]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT241_4922 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT24 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1112 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_30_rstpot_6439 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_29_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [29]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT221_4918 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT22 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_29_rstpot_6440 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_28_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [28]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT212 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT211_4915 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_28_rstpot_6441 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_27_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [27]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT201_4914 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT20 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_27_rstpot_6442 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_26_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [26]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT191_4912 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT19 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_26_rstpot_6443 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_25_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [25]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT181_4910 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT18 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_25_rstpot_6444 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_24_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [24]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT171_4908 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT17 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_24_rstpot_6445 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_23_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [23]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT161_4906 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT16 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_23_rstpot_6446 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_22_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [22]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT151_4904 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT15 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_22_rstpot_6447 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_21_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [21]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT141_4902 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT14 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_21_rstpot_6448 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_20_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [20]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT131_4900 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT13 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_20_rstpot_6449 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_19_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [19]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT112 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT111_4895 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_19_rstpot_6450 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_18_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [18]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT101_4894 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT10 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_18_rstpot_6451 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_17_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [17]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT91_4892 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT9 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_17_rstpot_6452 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_16_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [16]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT81_4890 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT8 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_16_rstpot_6453 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_15_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [15]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT71_4888 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT7 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_15_rstpot_6454 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \sopc/bus_top0/ram0/ram_driver0/Mmux_PWR_89_o_write_enable_MUX_2255_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .O(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2255_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N765),
    .I4(\sopc/openmips0/ex_wdata_o [29]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFDFFFFFFFFF ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o13_SW0_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [23]),
    .I1(\sopc/openmips0/tlb_addr_i [30]),
    .I2(\sopc/openmips0/tlb_addr_i [22]),
    .I3(\sopc/openmips0/tlb_addr_i [20]),
    .I4(\sopc/openmips0/tlb_addr_i [29]),
    .I5(\sopc/openmips0/tlb_addr_i [28]),
    .O(N894)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3  (
    .I0(\sopc/openmips0/tlb_addr_i [24]),
    .I1(\sopc/openmips0/tlb_addr_i [31]),
    .I2(N504),
    .I3(N894),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFFFEFFFFFF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o10111_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [18]),
    .I1(\sopc/openmips0/if_id0/id_inst [19]),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I5(\sopc/openmips0/id_reg1_o[31] ),
    .O(N759)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW2_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/tlb_addr_i [30]),
    .I2(\sopc/openmips0/tlb_addr_i [29]),
    .I3(\sopc/openmips0/tlb_addr_i [27]),
    .I4(\sopc/openmips0/tlb_addr_i [28]),
    .O(N896)
  );
  LUT5 #(
    .INIT ( 32'hF780F0F0 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o5_SW2_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(N669),
    .I3(N668),
    .I4(N216),
    .O(N898)
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o5_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<13> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N668),
    .I4(N669),
    .I5(N216),
    .O(N899)
  );
  LUT5 #(
    .INIT ( 32'hF780F0F0 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o6_SW2_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [12]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(N672),
    .I3(N671),
    .I4(N214),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o6_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [12]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<14> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N671),
    .I4(N672),
    .I5(N214),
    .O(N902)
  );
  LUT5 #(
    .INIT ( 32'hF780F0F0 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o8_SW2_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [14]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(N675),
    .I3(N674),
    .I4(N210),
    .O(N904)
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o8_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [14]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<16> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N674),
    .I4(N675),
    .I5(N210),
    .O(N905)
  );
  LUT5 #(
    .INIT ( 32'hF780F0F0 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o9_SW2_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(N678),
    .I3(N677),
    .I4(N208),
    .O(N907)
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o9_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<17> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N677),
    .I4(N678),
    .I5(N208),
    .O(N908)
  );
  LUT6 #(
    .INIT ( 64'hA0A0AA0088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr92  (
    .I0(rst_IBUF_7365),
    .I1(N829),
    .I2(N908),
    .I3(N907),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [17])
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [17]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<19> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N680),
    .I4(N681),
    .I5(N264),
    .O(N911)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr113  (
    .I0(rst_IBUF_7365),
    .I1(N832),
    .I2(N910),
    .I3(N911),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [19])
  );
  LUT6 #(
    .INIT ( 64'hFFEC1300FFFF0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW2_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [19]),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<21> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N683),
    .I4(N684),
    .I5(N260),
    .O(N914)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr142  (
    .I0(rst_IBUF_7365),
    .I1(N835),
    .I2(N913),
    .I3(N914),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N916)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N917)
  );
  LUT6 #(
    .INIT ( 64'h0404BF8C0C0C3F0C ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1671  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(N916),
    .I3(N761),
    .I4(N917),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out31 ),
    .O(\sopc/openmips0/id_reg1_o[31] )
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2415_SW2  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o2414_5524 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [30]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N919)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2218_SW2  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o2214_5512 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [29]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N922)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2125_SW2  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o2118 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [28]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N925)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016_SW2  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o2014_5348 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [27]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N928)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916_SW2  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o1915_5338 ),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [26]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N931)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o181_5315 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o187_5320 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1814_5327 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N934)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1715_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o171_5301 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o177_5307 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1714_5314 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N937)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1617_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o161_5444 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o167_5450 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1616_5458 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N940)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1518_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o151_5429 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o157_5435 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1516_5443 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N943)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1424_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o149_5415 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1415_5421 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1422_5428 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N946)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1324_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1310_5401 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1316_5407 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1323_5414 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N949)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1125_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1110_5388 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1115_5393 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1122_5400 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N952)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5557 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1014_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o105_5380 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o1012_5387 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N955)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o95_5367 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [17]),
    .O(N958)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o95_5367 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [17]),
    .O(N959)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AA888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o914  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o912_5374 ),
    .I2(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> ),
    .I3(N959),
    .I4(N958),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o9 ),
    .O(\sopc/openmips0/ex_wdata_o [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW1  (
    .I0(\sopc/openmips0/flush ),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<12> ),
    .I2(\sopc/openmips0/new_pc [12]),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hFF800080FFAA00AA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [10]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/new_pc [12]),
    .I5(N218),
    .O(N962)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW3  (
    .I0(\sopc/openmips0/flush ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/new_pc [12]),
    .O(N963)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW1  (
    .I0(\sopc/openmips0/flush ),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<15> ),
    .I2(\sopc/openmips0/new_pc [15]),
    .O(N965)
  );
  LUT6 #(
    .INIT ( 64'hFF800080FFAA00AA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/flush ),
    .I4(\sopc/openmips0/new_pc [15]),
    .I5(N212),
    .O(N966)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW3  (
    .I0(\sopc/openmips0/flush ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/new_pc [15]),
    .O(N967)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o12_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc [0]),
    .I2(N700),
    .I3(N701),
    .O(N969)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o12_SW1  (
    .I0(rst_IBUF_7365),
    .I1(N700),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out ),
    .I5(N701),
    .O(N970)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o121_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc [1]),
    .I2(N703),
    .I3(N704),
    .O(N973)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o121_SW1  (
    .I0(rst_IBUF_7365),
    .I1(N703),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out1 ),
    .I5(N704),
    .O(N974)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o23_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<2> ),
    .I2(N706),
    .I3(N707),
    .O(N977)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o23_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N707),
    .I4(N706),
    .I5(N240),
    .O(N978)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o26_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<3> ),
    .I2(N709),
    .I3(N710),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o26_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N710),
    .I4(N709),
    .I5(N234),
    .O(N982)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o27_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<4> ),
    .I2(N712),
    .I3(N713),
    .O(N985)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o27_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N713),
    .I4(N712),
    .I5(N232),
    .O(N986)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o28_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<5> ),
    .I2(N715),
    .I3(N716),
    .O(N989)
  );
  LUT6 #(
    .INIT ( 64'hAA802A00AAAA0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o28_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N715),
    .I4(N716),
    .I5(N230),
    .O(N990)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o29_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<6> ),
    .I2(N718),
    .I3(N719),
    .O(N993)
  );
  LUT6 #(
    .INIT ( 64'hAA802A00AAAA0000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o29_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N718),
    .I4(N719),
    .I5(N228),
    .O(N994)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o30_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<7> ),
    .I2(N721),
    .I3(N722),
    .O(N997)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o30_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N722),
    .I4(N721),
    .I5(N224),
    .O(N998)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o31_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<8> ),
    .I2(N724),
    .I3(N725),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o31_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [6]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N725),
    .I4(N724),
    .I5(N222),
    .O(N1002)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o32_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<9> ),
    .I2(N727),
    .I3(N728),
    .O(N1005)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o32_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N728),
    .I4(N727),
    .I5(N220),
    .O(N1006)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o3_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<11> ),
    .I2(N733),
    .I3(N734),
    .O(N1009)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o3_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [9]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N734),
    .I4(N733),
    .I5(N226),
    .O(N1010)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<12> ),
    .I2(N799),
    .I3(N800),
    .O(N1013)
  );
  LUT6 #(
    .INIT ( 64'hAAA2A2A200808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW5  (
    .I0(rst_IBUF_7365),
    .I1(N218),
    .I2(N799),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(\sopc/openmips0/if_id0/id_inst [10]),
    .I5(N800),
    .O(N1014)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<15> ),
    .I2(N802),
    .I3(N803),
    .O(N1017)
  );
  LUT6 #(
    .INIT ( 64'hAAA2A2A200808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW5  (
    .I0(rst_IBUF_7365),
    .I1(N212),
    .I2(N802),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(\sopc/openmips0/if_id0/id_inst [13]),
    .I5(N803),
    .O(N1018)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<20> ),
    .I2(N736),
    .I3(N737),
    .O(N1021)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr132  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<20> ),
    .I1(N1023),
    .I2(N1021),
    .I3(N1022),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [20])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<22> ),
    .I2(N739),
    .I3(N740),
    .O(N1025)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr152  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<22> ),
    .I1(N1027),
    .I2(N1025),
    .I3(N1026),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [22])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<23> ),
    .I2(N742),
    .I3(N743),
    .O(N1029)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<24> ),
    .I2(N745),
    .I3(N746),
    .O(N1033)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o20_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<27> ),
    .I2(N748),
    .I3(N749),
    .O(N1037)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o20_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [25]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N749),
    .I4(N748),
    .I5(N246),
    .O(N1038)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr202  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<27> ),
    .I1(N1039),
    .I2(N1037),
    .I3(N1038),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [27])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o21_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<28> ),
    .I2(N751),
    .I3(N752),
    .O(N1041)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o21_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [28]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N752),
    .I4(N751),
    .I5(N244),
    .O(N1042)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr212  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<28> ),
    .I1(N1043),
    .I2(N1041),
    .I3(N1042),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [28])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<29> ),
    .I2(N754),
    .I3(N755),
    .O(N1045)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<25> ),
    .I2(N805),
    .I3(N806),
    .O(N1049)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N806),
    .I4(N805),
    .I5(N252),
    .O(N1050)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr182  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<25> ),
    .I1(N1051),
    .I2(N1049),
    .I3(N1050),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [25])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<26> ),
    .I2(N808),
    .I3(N809),
    .O(N1053)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [24]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N809),
    .I4(N808),
    .I5(N250),
    .O(N1054)
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr192  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<26> ),
    .I1(N1055),
    .I2(N1053),
    .I3(N1054),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb_addr_i [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW4  (
    .I0(\sopc/openmips0/flush ),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<25> ),
    .I2(\sopc/openmips0/new_pc [25]),
    .O(N1057)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW6  (
    .I0(\sopc/openmips0/flush ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/new_pc [25]),
    .O(N1059)
  );
  LUT6 #(
    .INIT ( 64'hF5A0CCCCFF00CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr181  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<25> ),
    .I1(N1057),
    .I2(N1059),
    .I3(N1058),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 ),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/tlb0/Mmux_tlb_addr18 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW4  (
    .I0(\sopc/openmips0/flush ),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<26> ),
    .I2(\sopc/openmips0/new_pc [26]),
    .O(N1061)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW6  (
    .I0(\sopc/openmips0/flush ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/new_pc [26]),
    .O(N1063)
  );
  LUT6 #(
    .INIT ( 64'hF5A0CCCCFF00CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr191  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<26> ),
    .I1(N1061),
    .I2(N1063),
    .I3(N1062),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 ),
    .I5(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .O(\sopc/openmips0/tlb0/Mmux_tlb_addr19 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<30> ),
    .I2(N811),
    .I3(N812),
    .O(N1065)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N812),
    .I4(N811),
    .I5(N238),
    .O(N1066)
  );
  LUT6 #(
    .INIT ( 64'h227700FF0F0F0F0F ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<6>  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1087),
    .I2(N1065),
    .I3(N1066),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .I5(\sopc/openmips0/id_branch_flag_o ),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lut<6>_2855 )
  );
  LUT4 #(
    .INIT ( 16'h0155 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW5  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ),
    .I3(rst_IBUF_7365),
    .O(N1073)
  );
  LUT5 #(
    .INIT ( 32'h00015555 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW6  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2515_5472 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o258_5465 ),
    .I4(rst_IBUF_7365),
    .O(N1074)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_SW1  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .O(N1078)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW4  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<30> ),
    .I1(N796),
    .I2(N797),
    .O(N1081)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW6  (
    .I0(rst_IBUF_7365),
    .I1(N796),
    .I2(N797),
    .O(N1083)
  );
  LUT6 #(
    .INIT ( 64'hFFC3AA82FFC35541 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW2  (
    .I0(\sopc/openmips0/if_id0/id_inst [16]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(N194),
    .I4(N757),
    .I5(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1090)
  );
  LUT6 #(
    .INIT ( 64'h1B1B1B1B00AA55FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o1111  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(N1090),
    .I2(N1092),
    .I3(N1091),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/n0110 ),
    .O(\sopc/openmips0/id0/Mmux_branch_target_address_o111 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_14_rstpot_6585 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [14])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_13_rstpot_6586 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [13])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_12_rstpot_6587 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [12])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_11_rstpot_6588 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [11])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_10_rstpot_6589 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [10])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_9_rstpot_6590 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [9])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_8_rstpot_6591 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [8])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_7_rstpot_6592 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [7])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_6_rstpot_6593 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [6])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_5_rstpot_6594 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [5])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_4_rstpot_6595 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [4])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_3_rstpot_6596 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [3])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_2_rstpot_6597 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [2])
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_14_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [14]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT61_4886 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT6 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_14_rstpot_6585 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_13_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [13]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT51_4884 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT5 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_13_rstpot_6586 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_12_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [12]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT41_4882 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT4 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1113 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_12_rstpot_6587 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_11_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [11]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT31 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT3 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_11_rstpot_6588 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_10_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [10]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT21 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT2 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_10_rstpot_6589 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_9_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [9]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT321_4938 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT32 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_9_rstpot_6590 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_8_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [8]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT312_4936 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT311_4935 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_8_rstpot_6591 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_7_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [7]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT301_4934 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT30 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_7_rstpot_6592 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_6_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [6]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT291_4932 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT29 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_6_rstpot_6593 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_5_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [5]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT281_4930 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT28 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_5_rstpot_6594 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_4_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [4]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT271_4928 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT27 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_4_rstpot_6595 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_3_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [3]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT261_4926 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT26 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_3_rstpot_6596 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_2_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [2]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT231_4920 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT23 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_2_rstpot_6597 )
  );
  LUT6 #(
    .INIT ( 64'hF7F7F7FFFFF7FFFF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N763),
    .I5(\sopc/openmips0/ex_wdata_o [30]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N775),
    .I4(\sopc/openmips0/ex_wdata_o [24]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N777),
    .I4(\sopc/openmips0/ex_wdata_o [23]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N779),
    .I4(\sopc/openmips0/ex_wdata_o [22]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'hF7F7F7FFFFF7FFFF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N781),
    .I5(\sopc/openmips0/ex_wdata_o [21]),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N783),
    .I4(\sopc/openmips0/ex_wdata_o [20]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'hF7F7F7FFFFF7FFFF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N785),
    .I5(\sopc/openmips0/ex_wdata_o [19]),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'hFF9F6000FF00FF00 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I3(N1073),
    .I4(N1074),
    .I5(\sopc/openmips0/ex0/hilo_temp [31]),
    .O(N1111)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FF609F00 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I3(N1073),
    .I4(N1074),
    .I5(\sopc/openmips0/ex0/hilo_temp [31]),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'hFEFEBABAFEBAFEBA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o254  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(N1072),
    .I3(N1111),
    .I4(N1112),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2118 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2118 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1115)
  );
  LUT6 #(
    .INIT ( 64'hEAC0EAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2125  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [28]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(N1115),
    .I4(N1114),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> ),
    .O(\sopc/openmips0/ex_wdata_o [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2014_5348 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1117)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2014_5348 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'hEAC0EAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [27]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(N1118),
    .I4(N1117),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ),
    .O(\sopc/openmips0/ex_wdata_o [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1915_5338 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1915_5338 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1121)
  );
  LUT6 #(
    .INIT ( 64'hEAC0EAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [26]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(N1121),
    .I4(N1120),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(\sopc/openmips0/ex_wdata_o [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o187_5320 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1123)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o187_5320 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1124)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o181_5315 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1814_5327 ),
    .I3(N1124),
    .I4(N1123),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ),
    .O(\sopc/openmips0/ex_wdata_o [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o105_5380 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o105_5380 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1127)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1014  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1012_5387 ),
    .I3(N1127),
    .I4(N1126),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> ),
    .O(\sopc/openmips0/ex_wdata_o [18])
  );
  LUT6 #(
    .INIT ( 64'hACACFF0FACACF000 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13  (
    .I0(N1132),
    .I1(N1131),
    .I2(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I3(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ),
    .I4(\sopc/openmips0/id0/n0110 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(\sopc/openmips0/id_branch_flag_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFF ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW2  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/openmips0/mem_excepttype_o[0] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I5(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(N1135)
  );
  LUT5 #(
    .INIT ( 32'hDDDDDDDF ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW1  (
    .I0(N686),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .I2(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .I4(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I5(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .O(N1150)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_wd[4]_GND_72_o_mux_19_OUT11  (
    .I0(N1150),
    .I1(N1149),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW3  (
    .I0(N686),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .I2(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I3(\sopc/openmips0/if_id0/id_inst [17]),
    .I4(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I5(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .O(N1153)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_wd[4]_GND_72_o_mux_19_OUT21  (
    .I0(N1153),
    .I1(N1152),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW5  (
    .I0(N686),
    .I1(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I2(\sopc/openmips0/if_id0/id_inst [18]),
    .I3(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I4(\sopc/openmips0/if_id0/id_inst [13]),
    .I5(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_wd[4]_GND_72_o_mux_19_OUT31  (
    .I0(N1156),
    .I1(N1155),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW7  (
    .I0(N686),
    .I1(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I4(\sopc/openmips0/if_id0/id_inst [14]),
    .I5(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .O(N1159)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_wd[4]_GND_72_o_mux_19_OUT41  (
    .I0(N1159),
    .I1(N1158),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW9  (
    .I0(N686),
    .I1(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I2(\sopc/openmips0/if_id0/id_inst [20]),
    .I3(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I4(\sopc/openmips0/if_id0/id_inst [15]),
    .I5(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_wd[4]_GND_72_o_mux_19_OUT51  (
    .I0(N1162),
    .I1(N1161),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_wd[4]_GND_72_o_mux_19_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFFFFFFFFFF ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW11  (
    .I0(N686),
    .I1(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23_4799 ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_4800 ),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .O(N1165)
  );
  LUT6 #(
    .INIT ( 64'h5555333555553333 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT26  (
    .I0(N1165),
    .I1(N1164),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h8080808000008000 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW13  (
    .I0(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I1(rst_IBUF_7365),
    .I2(N686),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32_4802 ),
    .I4(\sopc/openmips0/if_id0/id_inst [12]),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT31 ),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT34  (
    .I0(N1168),
    .I1(N1167),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_excepttype[31]_GND_72_o_mux_22_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80008080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW15  (
    .I0(N686),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT34_4828 ),
    .I2(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I3(\sopc/openmips0/id0/Mmux_aluop_o31 ),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o33 ),
    .O(N1171)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCAAAAACCCC ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT36  (
    .I0(N1171),
    .I1(N1170),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(N316),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .O(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<2> )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_1_rstpot_6635 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [1])
  );
  FDR   \sopc/openmips0/ex_mem0/mem_hi_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_hi_0_rstpot_6636 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_hi [0])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_31_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [31]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<31> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_31_rstpot_6637 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_31_rstpot_6637 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [31])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_30_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [30]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<30> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_30_rstpot_6638 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_30_rstpot_6638 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [30])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_29_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [29]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<29> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_29_rstpot_6639 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_29_rstpot_6639 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [29])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_28_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [28]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<28> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_28_rstpot_6640 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_28_rstpot_6640 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [28])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_27_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [27]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<27> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_27_rstpot_6641 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_27_rstpot_6641 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [27])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_26_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [26]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<26> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_26_rstpot_6642 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_26_rstpot_6642 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [26])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_25_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [25]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<25> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_25_rstpot_6643 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_25_rstpot_6643 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [25])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_24_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [24]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<24> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_24_rstpot_6644 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_24_rstpot_6644 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [24])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_23_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [23]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<23> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_23_rstpot_6645 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_23_rstpot_6645 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [23])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_22_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [22]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<22> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_22_rstpot_6646 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_22_rstpot_6646 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [22])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_21_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [21]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<21> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv ),
    .O(\sopc/openmips0/pc_reg0/pc_21_rstpot_6647 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_21_rstpot_6647 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [21])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_20_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [20]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<20> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_20_rstpot_6648 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_20_rstpot_6648 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_19_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [19]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<19> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_19_rstpot_6649 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_19_rstpot_6649 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_18_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [18]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<18> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_18_rstpot_6650 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_18_rstpot_6650 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_17_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [17]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<17> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_17_rstpot_6651 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_17_rstpot_6651 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_16_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [16]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<16> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_16_rstpot_6652 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_16_rstpot_6652 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_15_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [15]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<15> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_15_rstpot_6653 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_15_rstpot_6653 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_14_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [14]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<14> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_14_rstpot_6654 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_14_rstpot_6654 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_13_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [13]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<13> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_13_rstpot_6655 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_13_rstpot_6655 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_12_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [12]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<12> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv14 ),
    .O(\sopc/openmips0/pc_reg0/pc_12_rstpot_6656 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_12_rstpot_6656 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_11_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [11]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<11> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_11_rstpot_6657 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_11_rstpot_6657 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_10_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [10]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<10> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_10_rstpot_6658 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_10_rstpot_6658 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_9_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [9]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<9> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_9_rstpot_6659 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_9_rstpot_6659 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_8_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [8]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<8> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_8_rstpot_6660 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_8_rstpot_6660 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_7_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [7]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<7> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_7_rstpot_6661 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_7_rstpot_6661 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_6_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [6]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<6> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_6_rstpot_6662 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_6_rstpot_6662 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [6])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_5_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [5]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<5> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_5_rstpot_6663 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_5_rstpot_6663 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [5])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_4_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [4]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<4> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_4_rstpot_6664 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_4_rstpot_6664 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [4])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_3_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [3]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<3> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_3_rstpot_6665 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_3_rstpot_6665 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [3])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_2_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [2]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<2> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_2_rstpot_6666 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_2_rstpot_6666 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [2])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_1_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [1]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<1> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 ),
    .O(\sopc/openmips0/pc_reg0/pc_1_rstpot_6667 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_1_rstpot_6667 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [1])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/pc_reg0/pc_0_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [0]),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<0> ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/pc_reg0/pc_0_rstpot_6668 )
  );
  FDR   \sopc/openmips0/pc_reg0/pc_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/pc_reg0/pc_0_rstpot_6668 ),
    .R(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/pc_reg0/pc [0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_31_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [31]),
    .I1(\sopc/openmips0/if_id0/id_pc [31]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_31_rstpot_6669 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_31_rstpot_6669 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [31])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_30_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [30]),
    .I1(\sopc/openmips0/if_id0/id_pc [30]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_30_rstpot_6670 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_30_rstpot_6670 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [30])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_29_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [29]),
    .I1(\sopc/openmips0/if_id0/id_pc [29]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_29_rstpot_6671 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_29_rstpot_6671 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [29])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_28_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [28]),
    .I1(\sopc/openmips0/if_id0/id_pc [28]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_28_rstpot_6672 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_28_rstpot_6672 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [28])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_27_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [27]),
    .I1(\sopc/openmips0/if_id0/id_pc [27]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_27_rstpot_6673 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_27_rstpot_6673 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [27])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_26_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [26]),
    .I1(\sopc/openmips0/if_id0/id_pc [26]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_26_rstpot_6674 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_26_rstpot_6674 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [26])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_25_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [25]),
    .I1(\sopc/openmips0/if_id0/id_pc [25]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_25_rstpot_6675 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_25_rstpot_6675 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [25])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_24_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [24]),
    .I1(\sopc/openmips0/if_id0/id_pc [24]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 ),
    .O(\sopc/openmips0/if_id0/id_pc_24_rstpot_6676 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_24_rstpot_6676 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [24])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_23_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [23]),
    .I1(\sopc/openmips0/if_id0/id_pc [23]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_23_rstpot_6677 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_23_rstpot_6677 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [23])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_22_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [22]),
    .I1(\sopc/openmips0/if_id0/id_pc [22]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_22_rstpot_6678 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_22_rstpot_6678 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [22])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_21_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [21]),
    .I1(\sopc/openmips0/if_id0/id_pc [21]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_21_rstpot_6679 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_21_rstpot_6679 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [21])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_20_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [20]),
    .I1(\sopc/openmips0/if_id0/id_pc [20]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_20_rstpot_6680 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_20_rstpot_6680 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [20])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_19_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [19]),
    .I1(\sopc/openmips0/if_id0/id_pc [19]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_19_rstpot_6681 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_19_rstpot_6681 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [19])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_18_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [18]),
    .I1(\sopc/openmips0/if_id0/id_pc [18]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_18_rstpot_6682 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_18_rstpot_6682 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [18])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_17_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [17]),
    .I1(\sopc/openmips0/if_id0/id_pc [17]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_17_rstpot_6683 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_17_rstpot_6683 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [17])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_16_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [16]),
    .I1(\sopc/openmips0/if_id0/id_pc [16]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_16_rstpot_6684 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_16_rstpot_6684 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [16])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_15_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [15]),
    .I1(\sopc/openmips0/if_id0/id_pc [15]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_15_rstpot_6685 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_15_rstpot_6685 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [15])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_14_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [14]),
    .I1(\sopc/openmips0/if_id0/id_pc [14]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_14_rstpot_6686 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_14_rstpot_6686 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [14])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_13_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [13]),
    .I1(\sopc/openmips0/if_id0/id_pc [13]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv11 ),
    .O(\sopc/openmips0/if_id0/id_pc_13_rstpot_6687 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_13_rstpot_6687 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [13])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_12_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [12]),
    .I1(\sopc/openmips0/if_id0/id_pc [12]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_12_rstpot_6688 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_12_rstpot_6688 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_11_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [11]),
    .I1(\sopc/openmips0/if_id0/id_pc [11]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_11_rstpot_6689 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_11_rstpot_6689 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_10_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [10]),
    .I1(\sopc/openmips0/if_id0/id_pc [10]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_10_rstpot_6690 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_10_rstpot_6690 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_9_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [9]),
    .I1(\sopc/openmips0/if_id0/id_pc [9]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_9_rstpot_6691 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_9_rstpot_6691 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_8_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [8]),
    .I1(\sopc/openmips0/if_id0/id_pc [8]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_8_rstpot_6692 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_8_rstpot_6692 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_7_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [7]),
    .I1(\sopc/openmips0/if_id0/id_pc [7]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_7_rstpot_6693 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_7_rstpot_6693 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_6_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [6]),
    .I1(\sopc/openmips0/if_id0/id_pc [6]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_6_rstpot_6694 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_6_rstpot_6694 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_5_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [5]),
    .I1(\sopc/openmips0/if_id0/id_pc [5]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_5_rstpot_6695 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_5_rstpot_6695 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_4_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [4]),
    .I1(\sopc/openmips0/if_id0/id_pc [4]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 ),
    .O(\sopc/openmips0/if_id0/id_pc_4_rstpot_6696 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_4_rstpot_6696 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_3_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [3]),
    .I1(\sopc/openmips0/if_id0/id_pc [3]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_pc_3_rstpot_6697 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_3_rstpot_6697 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_2_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [2]),
    .I1(\sopc/openmips0/if_id0/id_pc [2]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_pc_2_rstpot_6698 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_2_rstpot_6698 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_1_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [1]),
    .I1(\sopc/openmips0/if_id0/id_pc [1]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_pc_1_rstpot_6699 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_1_rstpot_6699 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_pc_0_rstpot  (
    .I0(\sopc/openmips0/pc_reg0/pc [0]),
    .I1(\sopc/openmips0/if_id0/id_pc [0]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_pc_0_rstpot_6700 )
  );
  FDR   \sopc/openmips0/if_id0/id_pc_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_pc_0_rstpot_6700 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_pc [0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_31_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_31_1714 ),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_31_rstpot_6701 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_31_rstpot_6701 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [31])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_30_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_30_1713 ),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_30_rstpot_6702 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_30_rstpot_6702 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [30])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_29_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_29_1712 ),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_29_rstpot_6703 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_29_rstpot_6703 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [29])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_28_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_28_1711 ),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_28_rstpot_6704 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_28_rstpot_6704 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [28])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_27_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_27_1710 ),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_27_rstpot_6705 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_27_rstpot_6705 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [27])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_26_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_26_1709 ),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_26_rstpot_6706 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_26_rstpot_6706 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [26])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_25_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_25_1708 ),
    .I1(\sopc/openmips0/if_id0/id_inst [25]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv12 ),
    .O(\sopc/openmips0/if_id0/id_inst_25_rstpot_6707 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_25_rstpot_6707 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [25])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_24_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_24_1707 ),
    .I1(\sopc/openmips0/if_id0/id_inst [24]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_24_rstpot_6708 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_24_rstpot_6708 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [24])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_23_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_23_1706 ),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_23_rstpot_6709 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_23_rstpot_6709 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [23])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_22_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_22_1705 ),
    .I1(\sopc/openmips0/if_id0/id_inst [22]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_22_rstpot_6710 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_22_rstpot_6710 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [22])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_21_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_21_1704 ),
    .I1(\sopc/openmips0/if_id0/id_inst [21]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_21_rstpot_6711 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_21_rstpot_6711 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [21])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_20_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_20_1703 ),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_20_rstpot_6712 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_20_rstpot_6712 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [20])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_19_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_19_1702 ),
    .I1(\sopc/openmips0/if_id0/id_inst [19]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_19_rstpot_6713 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_19_rstpot_6713 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [19])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_18_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_18_1701 ),
    .I1(\sopc/openmips0/if_id0/id_inst [18]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_18_rstpot_6714 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_18_rstpot_6714 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [18])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_17_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_17_1700 ),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_17_rstpot_6715 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_17_rstpot_6715 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [17])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_16_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_16_1699 ),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 ),
    .O(\sopc/openmips0/if_id0/id_inst_16_rstpot_6716 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_16_rstpot_6716 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [16])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_15_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_15_1698 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_15_rstpot_6717 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_15_rstpot_6717 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [15])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_14_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_14_1697 ),
    .I1(\sopc/openmips0/if_id0/id_inst [14]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_14_rstpot_6718 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_14_rstpot_6718 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [14])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_13_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_13_1696 ),
    .I1(\sopc/openmips0/if_id0/id_inst [13]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_13_rstpot_6719 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_13_rstpot_6719 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [13])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_12_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_12_1695 ),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_12_rstpot_6720 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_12_rstpot_6720 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_11_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_11_1694 ),
    .I1(\sopc/openmips0/if_id0/id_inst [11]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_11_rstpot_6721 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_11_rstpot_6721 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_10_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_10_1693 ),
    .I1(\sopc/openmips0/if_id0/id_inst [10]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_10_rstpot_6722 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_10_rstpot_6722 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_9_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_9_1692 ),
    .I1(\sopc/openmips0/if_id0/id_inst [9]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_9_rstpot_6723 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_9_rstpot_6723 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_8_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_8_1691 ),
    .I1(\sopc/openmips0/if_id0/id_inst [8]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_8_rstpot_6724 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_8_rstpot_6724 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_7_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_7_1690 ),
    .I1(\sopc/openmips0/if_id0/id_inst [7]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_7_rstpot_6725 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_7_rstpot_6725 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_6_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_6_1689 ),
    .I1(\sopc/openmips0/if_id0/id_inst [6]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_6_rstpot_6726 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_6_rstpot_6726 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_5_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_5_1688 ),
    .I1(\sopc/openmips0/if_id0/id_inst [5]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_5_rstpot_6727 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_5_rstpot_6727 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_4_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_4_1687 ),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_4_rstpot_6728 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_4_rstpot_6728 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_3_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_3_1686 ),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_3_rstpot_6729 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_3_rstpot_6729 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_2_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_2_1685 ),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_2_rstpot_6730 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_2_rstpot_6730 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_1_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_1_1684 ),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_1_rstpot_6731 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_1_rstpot_6731 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \sopc/openmips0/if_id0/id_inst_0_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/if_data_o_0_1683 ),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/if_id0/id_inst_0_rstpot_6732 )
  );
  FDR   \sopc/openmips0/if_id0/id_inst_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/if_id0/id_inst_0_rstpot_6732 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/if_id0/id_inst [0])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/id_ex0/is_in_delayslot_o_rstpot  (
    .I0(\sopc/openmips0/id_ex0/is_in_delayslot_o_1418 ),
    .I1(\sopc/openmips0/id_branch_flag_o ),
    .I2(\sopc/openmips0/pc_reg0/_n0031_inv13 ),
    .O(\sopc/openmips0/id_ex0/is_in_delayslot_o_rstpot_6733 )
  );
  FDR   \sopc/openmips0/id_ex0/is_in_delayslot_o  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/id_ex0/is_in_delayslot_o_rstpot_6733 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/is_in_delayslot_o_1418 )
  );
  FDS   \sopc/openmips0/wishbone_bus0/if_ack  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/wishbone_bus0/if_ack_rstpot_6734 ),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/wishbone_bus0/if_ack_2337 )
  );
  FDS   \sopc/openmips0/wishbone_bus0/memw_ack  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/wishbone_bus0/memw_ack_rstpot_6735 ),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/wishbone_bus0/memw_ack_2339 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_whilo_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_GND_76_o_MUX_785_o ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_whilo_rstpot_6736 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_whilo  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_whilo_rstpot_6736 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_whilo_1170 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_31_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [31]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<31> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_31_rstpot_6737 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_31  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_31_rstpot_6737 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [31])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_30_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [30]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<30> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_30_rstpot_6738 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_30  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_30_rstpot_6738 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [30])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_29_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [29]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<29> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_29_rstpot_6739 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_29  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_29_rstpot_6739 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [29])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_28_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [28]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<28> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_28_rstpot_6740 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_28  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_28_rstpot_6740 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [28])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_27_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [27]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<27> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_27_rstpot_6741 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_27  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_27_rstpot_6741 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [27])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_26_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [26]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<26> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_26_rstpot_6742 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_26  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_26_rstpot_6742 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [26])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_25_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [25]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<25> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_25_rstpot_6743 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_25  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_25_rstpot_6743 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [25])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_24_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [24]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<24> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_24_rstpot_6744 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_24  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_24_rstpot_6744 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [24])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_23_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [23]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<23> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_23_rstpot_6745 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_23  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_23_rstpot_6745 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [23])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_22_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [22]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<22> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_22_rstpot_6746 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_22  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_22_rstpot_6746 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [22])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_21_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [21]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<21> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_21_rstpot_6747 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_21  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_21_rstpot_6747 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [21])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_20_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [20]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<20> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_20_rstpot_6748 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_20  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_20_rstpot_6748 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_19_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [19]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<19> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_19_rstpot_6749 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_19  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_19_rstpot_6749 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_18_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [18]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<18> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_18_rstpot_6750 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_18  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_18_rstpot_6750 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_17_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [17]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<17> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_17_rstpot_6751 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_17  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_17_rstpot_6751 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_16_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [16]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<16> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_16_rstpot_6752 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_16  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_16_rstpot_6752 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_15_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [15]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<15> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv1 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_15_rstpot_6753 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_15  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_15_rstpot_6753 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_14_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [14]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<14> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_14_rstpot_6754 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_14  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_14_rstpot_6754 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_13_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [13]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<13> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_13_rstpot_6755 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_13  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_13_rstpot_6755 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_12_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [12]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<12> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_12_rstpot_6756 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_12  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_12_rstpot_6756 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_11_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [11]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<11> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_11_rstpot_6757 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_11  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_11_rstpot_6757 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_10_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [10]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<10> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_10_rstpot_6758 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_10  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_10_rstpot_6758 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_9_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [9]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<9> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_9_rstpot_6759 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_9  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_9_rstpot_6759 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_8_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [8]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<8> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_8_rstpot_6760 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_8  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_8_rstpot_6760 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_7_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [7]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<7> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_7_rstpot_6761 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_7  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_7_rstpot_6761 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_6_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [6]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<6> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_6_rstpot_6762 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_6  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_6_rstpot_6762 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [6])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_5_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<5> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_5_rstpot_6763 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_5  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_5_rstpot_6763 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [5])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_4_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [4]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<4> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_4_rstpot_6764 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_4  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_4_rstpot_6764 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [4])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_3_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<3> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_3_rstpot_6765 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_3  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_3_rstpot_6765 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [3])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_2_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<2> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_2_rstpot_6766 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_2  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_2_rstpot_6766 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [2])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_1_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<1> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_1_rstpot_6767 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_1_rstpot_6767 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [1])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \sopc/openmips0/ex_mem0/mem_lo_0_rstpot  (
    .I0(\sopc/openmips0/ex_mem0/mem_lo [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_lo[31]_GND_76_o_mux_20_OUT<0> ),
    .I2(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 ),
    .O(\sopc/openmips0/ex_mem0/mem_lo_0_rstpot_6768 )
  );
  FDR   \sopc/openmips0/ex_mem0/mem_lo_0  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/ex_mem0/mem_lo_0_rstpot_6768 ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/ex_mem0/mem_lo [0])
  );
  FDS   \sopc/openmips0/wishbone_bus0/memr_ack  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .D(\sopc/openmips0/wishbone_bus0/memr_ack_rstpot_6769 ),
    .S(rst_IBUF_BUFG_LUT1),
    .Q(\sopc/openmips0/wishbone_bus0/memr_ack_2338 )
  );
  LUT6 #(
    .INIT ( 64'hAA800080AAAA00AA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [24]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/new_pc [26]),
    .I5(N250),
    .O(N1062)
  );
  LUT6 #(
    .INIT ( 64'hAA800080AAAA00AA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/new_pc [25]),
    .I5(N252),
    .O(N1058)
  );
  LUT6 #(
    .INIT ( 64'hFCFFA8AAFCFF5455 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW4  (
    .I0(\sopc/openmips0/if_id0/id_inst [16]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I4(N757),
    .I5(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1092)
  );
  LUT5 #(
    .INIT ( 32'h3FBFBFBF ))
  \sopc/openmips0/id0/n01101_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/n01104_5105 ),
    .I2(\sopc/openmips0/id0/n01103_5104 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out17 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out18 ),
    .O(N1176)
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_1_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [1]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT121_4898 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT12 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_1_rstpot_6635 )
  );
  LUT5 #(
    .INIT ( 32'hAAA0CCCC ))
  \sopc/openmips0/ex_mem0/mem_hi_0_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_hi [0]),
    .I2(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT11 ),
    .I3(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT1 ),
    .I4(\sopc/openmips0/ex_mem0/_n0154_inv1114 ),
    .O(\sopc/openmips0/ex_mem0/mem_hi_0_rstpot_6636 )
  );
  LUT6 #(
    .INIT ( 64'hE7FFEFFFAAAAAAAA ))
  \sopc/openmips0/wishbone_bus0/memw_ack_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I1(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I2(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I3(\sopc/openmips0/ram_ce_o ),
    .I4(\sopc/openmips0/ram_we_o ),
    .I5(\sopc/wishbone_ack_i ),
    .O(\sopc/openmips0/wishbone_bus0/memw_ack_rstpot_6735 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFFFFFFFFF ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o13_SW1_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [30]),
    .I1(\sopc/openmips0/tlb_addr_i [1]),
    .I2(\sopc/openmips0/tlb_addr_i [24]),
    .I3(\sopc/openmips0/tlb_addr_i [29]),
    .I4(N660),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .O(N1178)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o13_SW2_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [0]),
    .I1(\sopc/openmips0/tlb_addr_i [30]),
    .I2(\sopc/openmips0/tlb_addr_i [1]),
    .I3(\sopc/openmips0/tlb_addr_i [24]),
    .I4(\sopc/openmips0/tlb_addr_i [29]),
    .I5(N174),
    .O(N1180)
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(N662),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .I5(N1180),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCDCCCCCCCC ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW3  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1143)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW2_SW1  (
    .I0(\sopc/openmips0/tlb_addr_i [23]),
    .I1(\sopc/openmips0/tlb_addr_i [24]),
    .I2(\sopc/openmips0/tlb_addr_i [25]),
    .I3(\sopc/openmips0/tlb_addr_i [26]),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF01 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW2  (
    .I0(\sopc/openmips0/tlb_addr_i [10]),
    .I1(\sopc/openmips0/tlb_addr_i [22]),
    .I2(\sopc/openmips0/tlb_addr_i [20]),
    .I3(\sopc/openmips0/tlb_addr_i [31]),
    .I4(N896),
    .I5(N1184),
    .O(N689)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW0  (
    .I0(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<18> ),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/new_pc [18]),
    .O(N1186)
  );
  LUT6 #(
    .INIT ( 64'hAA0AA000AA0AA808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [18]),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o10 ),
    .I5(N759),
    .O(N1187)
  );
  LUT5 #(
    .INIT ( 32'hAA0AA808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [18]),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o10 ),
    .O(N1188)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCFC0AAAAAAAA ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr101  (
    .I0(N1186),
    .I1(N1188),
    .I2(\sopc/openmips0/id0/Mmux_branch_target_address_o101_5042 ),
    .I3(N1187),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_2881 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 ),
    .O(\sopc/openmips0/tlb0/Mmux_tlb_addr10 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o2_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<10> ),
    .I2(N730),
    .I3(N731),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o2_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [8]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N731),
    .I4(N730),
    .I5(N248),
    .O(N1191)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<18> ),
    .I2(N838),
    .I3(N839),
    .O(N1194)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A0AA00A820 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ),
    .I2(N838),
    .I3(N839),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o10 ),
    .I5(N759),
    .O(N1195)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCFC0AAAAAAAA ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr102  (
    .I0(N1194),
    .I1(N1196),
    .I2(\sopc/openmips0/id0/Mmux_branch_target_address_o101_5042 ),
    .I3(N1195),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_2881 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 ),
    .O(\sopc/openmips0/tlb_addr_i [18])
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr52_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N820),
    .I2(N899),
    .I3(N898),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1198)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr52_SW1  (
    .I0(rst_IBUF_7365),
    .I1(N820),
    .I2(N899),
    .I3(N898),
    .I4(N1131),
    .I5(N1090),
    .O(N1199)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr52_SW2  (
    .I0(rst_IBUF_7365),
    .I1(N820),
    .I2(N899),
    .I3(N898),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ),
    .O(N1200)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr52_SW3  (
    .I0(rst_IBUF_7365),
    .I1(N820),
    .I2(N899),
    .I3(N898),
    .I4(N1132),
    .I5(N1092),
    .O(N1201)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr52  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1199),
    .I3(N1201),
    .I4(N1200),
    .I5(N1198),
    .O(\sopc/openmips0/tlb_addr_i [13])
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr62_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N823),
    .I2(N902),
    .I3(N901),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1203)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr62_SW1  (
    .I0(rst_IBUF_7365),
    .I1(N823),
    .I2(N902),
    .I3(N901),
    .I4(N1131),
    .I5(N1090),
    .O(N1204)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr62_SW2  (
    .I0(rst_IBUF_7365),
    .I1(N823),
    .I2(N902),
    .I3(N901),
    .I4(N1091),
    .I5(N1130),
    .O(N1205)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr62_SW3  (
    .I0(rst_IBUF_7365),
    .I1(N823),
    .I2(N902),
    .I3(N901),
    .I4(N1132),
    .I5(N1092),
    .O(N1206)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr62  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1204),
    .I3(N1206),
    .I4(N1203),
    .I5(N1205),
    .O(\sopc/openmips0/tlb_addr_i [14])
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr82_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N826),
    .I2(N905),
    .I3(N904),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1208)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr82_SW1  (
    .I0(rst_IBUF_7365),
    .I1(N826),
    .I2(N905),
    .I3(N904),
    .I4(N1131),
    .I5(N1090),
    .O(N1209)
  );
  LUT6 #(
    .INIT ( 64'hAA00A0A088888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr82_SW2  (
    .I0(rst_IBUF_7365),
    .I1(N826),
    .I2(N905),
    .I3(N904),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ),
    .O(N1210)
  );
  LUT6 #(
    .INIT ( 64'hAA008888A0A08888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr82_SW3  (
    .I0(rst_IBUF_7365),
    .I1(N826),
    .I2(N905),
    .I3(N904),
    .I4(N1132),
    .I5(N1092),
    .O(N1211)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr82  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1209),
    .I3(N1211),
    .I4(N1210),
    .I5(N1208),
    .O(\sopc/openmips0/tlb_addr_i [16])
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N961),
    .I2(N963),
    .I3(N962),
    .I4(N1089),
    .I5(N1129),
    .O(N1213)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N961),
    .I2(N963),
    .I3(N962),
    .I4(N1131),
    .I5(N1090),
    .O(N1214)
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW4  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N961),
    .I2(N963),
    .I3(N962),
    .I4(N1091),
    .I5(N1130),
    .O(N1215)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41_SW5  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N961),
    .I2(N963),
    .I3(N962),
    .I4(N1132),
    .I5(N1092),
    .O(N1216)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr41  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1214),
    .I3(N1216),
    .I4(N1213),
    .I5(N1215),
    .O(\sopc/openmips0/tlb0/Mmux_tlb_addr4 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N965),
    .I2(N967),
    .I3(N966),
    .I4(N1089),
    .I5(N1129),
    .O(N1218)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N965),
    .I2(N967),
    .I3(N966),
    .I4(N1131),
    .I5(N1090),
    .O(N1219)
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW4  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N965),
    .I2(N967),
    .I3(N966),
    .I4(N1091),
    .I5(N1130),
    .O(N1220)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71_SW5  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N965),
    .I2(N967),
    .I3(N966),
    .I4(N1132),
    .I5(N1092),
    .O(N1221)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr71  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1219),
    .I3(N1221),
    .I4(N1218),
    .I5(N1220),
    .O(\sopc/openmips0/tlb0/Mmux_tlb_addr7 )
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr111_SW0  (
    .I0(\sopc/openmips0/if_id0/id_pc [0]),
    .I1(N971),
    .I2(N969),
    .I3(N970),
    .I4(N1089),
    .I5(N1129),
    .O(N1223)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr111_SW1  (
    .I0(\sopc/openmips0/if_id0/id_pc [0]),
    .I1(N971),
    .I2(N969),
    .I3(N970),
    .I4(N1131),
    .I5(N1090),
    .O(N1224)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr111_SW2  (
    .I0(\sopc/openmips0/if_id0/id_pc [0]),
    .I1(N971),
    .I2(N969),
    .I3(N970),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1225)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr111_SW3  (
    .I0(\sopc/openmips0/if_id0/id_pc [0]),
    .I1(N971),
    .I2(N969),
    .I3(N970),
    .I4(N1132),
    .I5(N1092),
    .O(N1226)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr111  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1224),
    .I3(N1226),
    .I4(N1225),
    .I5(N1223),
    .O(\sopc/openmips0/tlb_addr_i [0])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr122_SW0  (
    .I0(\sopc/openmips0/if_id0/id_pc [1]),
    .I1(N975),
    .I2(N973),
    .I3(N974),
    .I4(N1089),
    .I5(N1129),
    .O(N1228)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr122_SW1  (
    .I0(\sopc/openmips0/if_id0/id_pc [1]),
    .I1(N975),
    .I2(N973),
    .I3(N974),
    .I4(N1131),
    .I5(N1090),
    .O(N1229)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr122_SW2  (
    .I0(\sopc/openmips0/if_id0/id_pc [1]),
    .I1(N975),
    .I2(N973),
    .I3(N974),
    .I4(N1091),
    .I5(N1130),
    .O(N1230)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr122_SW3  (
    .I0(\sopc/openmips0/if_id0/id_pc [1]),
    .I1(N975),
    .I2(N973),
    .I3(N974),
    .I4(N1132),
    .I5(N1092),
    .O(N1231)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr122  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1229),
    .I3(N1231),
    .I4(N1228),
    .I5(N1230),
    .O(\sopc/openmips0/tlb_addr_i [1])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr232_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ),
    .I1(N979),
    .I2(N977),
    .I3(N978),
    .I4(N1089),
    .I5(N1129),
    .O(N1233)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr232_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ),
    .I1(N979),
    .I2(N977),
    .I3(N978),
    .I4(N1131),
    .I5(N1090),
    .O(N1234)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr232_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ),
    .I1(N979),
    .I2(N977),
    .I3(N978),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1235)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr232_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<2> ),
    .I1(N979),
    .I2(N977),
    .I3(N978),
    .I4(N1132),
    .I5(N1092),
    .O(N1236)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr232  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1234),
    .I3(N1236),
    .I4(N1235),
    .I5(N1233),
    .O(\sopc/openmips0/tlb_addr_i [2])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr262_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ),
    .I1(N983),
    .I2(N981),
    .I3(N982),
    .I4(N1089),
    .I5(N1129),
    .O(N1238)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr262_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ),
    .I1(N983),
    .I2(N981),
    .I3(N982),
    .I4(N1131),
    .I5(N1090),
    .O(N1239)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr262_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ),
    .I1(N983),
    .I2(N981),
    .I3(N982),
    .I4(N1091),
    .I5(N1130),
    .O(N1240)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr262_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<3> ),
    .I1(N983),
    .I2(N981),
    .I3(N982),
    .I4(N1132),
    .I5(N1092),
    .O(N1241)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr262  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1239),
    .I3(N1241),
    .I4(N1238),
    .I5(N1240),
    .O(\sopc/openmips0/tlb_addr_i [3])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr272_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ),
    .I1(N987),
    .I2(N985),
    .I3(N986),
    .I4(N1089),
    .I5(N1129),
    .O(N1243)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr272_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ),
    .I1(N987),
    .I2(N985),
    .I3(N986),
    .I4(N1131),
    .I5(N1090),
    .O(N1244)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr272_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ),
    .I1(N987),
    .I2(N985),
    .I3(N986),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1245)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr272_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<4> ),
    .I1(N987),
    .I2(N985),
    .I3(N986),
    .I4(N1132),
    .I5(N1092),
    .O(N1246)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr272  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1244),
    .I3(N1246),
    .I4(N1245),
    .I5(N1243),
    .O(\sopc/openmips0/tlb_addr_i [4])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr282_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ),
    .I1(N991),
    .I2(N989),
    .I3(N990),
    .I4(N1089),
    .I5(N1129),
    .O(N1248)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr282_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ),
    .I1(N991),
    .I2(N989),
    .I3(N990),
    .I4(N1131),
    .I5(N1090),
    .O(N1249)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr282_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ),
    .I1(N991),
    .I2(N989),
    .I3(N990),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1250)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr282_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<5> ),
    .I1(N991),
    .I2(N989),
    .I3(N990),
    .I4(N1132),
    .I5(N1092),
    .O(N1251)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr282  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1249),
    .I3(N1251),
    .I4(N1250),
    .I5(N1248),
    .O(\sopc/openmips0/tlb_addr_i [5])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr292_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ),
    .I1(N995),
    .I2(N993),
    .I3(N994),
    .I4(N1089),
    .I5(N1129),
    .O(N1253)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr292_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ),
    .I1(N995),
    .I2(N993),
    .I3(N994),
    .I4(N1131),
    .I5(N1090),
    .O(N1254)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr292_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ),
    .I1(N995),
    .I2(N993),
    .I3(N994),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1255)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr292_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<6> ),
    .I1(N995),
    .I2(N993),
    .I3(N994),
    .I4(N1132),
    .I5(N1092),
    .O(N1256)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr292  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1254),
    .I3(N1256),
    .I4(N1255),
    .I5(N1253),
    .O(\sopc/openmips0/tlb_addr_i [6])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr302_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ),
    .I1(N999),
    .I2(N997),
    .I3(N998),
    .I4(N1089),
    .I5(N1129),
    .O(N1258)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr302_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ),
    .I1(N999),
    .I2(N997),
    .I3(N998),
    .I4(N1131),
    .I5(N1090),
    .O(N1259)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr302_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ),
    .I1(N999),
    .I2(N997),
    .I3(N998),
    .I4(N1091),
    .I5(N1130),
    .O(N1260)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr302_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<7> ),
    .I1(N999),
    .I2(N997),
    .I3(N998),
    .I4(N1132),
    .I5(N1092),
    .O(N1261)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr302  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1259),
    .I3(N1261),
    .I4(N1258),
    .I5(N1260),
    .O(\sopc/openmips0/tlb_addr_i [7])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr312_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ),
    .I1(N1003),
    .I2(N1001),
    .I3(N1002),
    .I4(N1089),
    .I5(N1129),
    .O(N1263)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr312_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ),
    .I1(N1003),
    .I2(N1001),
    .I3(N1002),
    .I4(N1131),
    .I5(N1090),
    .O(N1264)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr312_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ),
    .I1(N1003),
    .I2(N1001),
    .I3(N1002),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1265)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr312_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<8> ),
    .I1(N1003),
    .I2(N1001),
    .I3(N1002),
    .I4(N1132),
    .I5(N1092),
    .O(N1266)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr312  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1264),
    .I3(N1266),
    .I4(N1265),
    .I5(N1263),
    .O(\sopc/openmips0/tlb_addr_i [8])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr322_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ),
    .I1(N1007),
    .I2(N1005),
    .I3(N1006),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1268)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr322_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ),
    .I1(N1007),
    .I2(N1005),
    .I3(N1006),
    .I4(N1131),
    .I5(N1090),
    .O(N1269)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr322_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ),
    .I1(N1007),
    .I2(N1005),
    .I3(N1006),
    .I4(N1091),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 ),
    .O(N1270)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr322_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<9> ),
    .I1(N1007),
    .I2(N1005),
    .I3(N1006),
    .I4(N1132),
    .I5(N1092),
    .O(N1271)
  );
  LUT6 #(
    .INIT ( 64'hFB73D951EA62C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr322  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1269),
    .I3(N1271),
    .I4(N1270),
    .I5(N1268),
    .O(\sopc/openmips0/tlb_addr_i [9])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr34_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ),
    .I1(N1011),
    .I2(N1009),
    .I3(N1010),
    .I4(N1089),
    .I5(N1129),
    .O(N1273)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr34_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ),
    .I1(N1011),
    .I2(N1009),
    .I3(N1010),
    .I4(N1131),
    .I5(N1090),
    .O(N1274)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr34_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ),
    .I1(N1011),
    .I2(N1009),
    .I3(N1010),
    .I4(N1091),
    .I5(N1130),
    .O(N1275)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr34_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<11> ),
    .I1(N1011),
    .I2(N1009),
    .I3(N1010),
    .I4(N1132),
    .I5(N1092),
    .O(N1276)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr34  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1274),
    .I3(N1276),
    .I4(N1273),
    .I5(N1275),
    .O(\sopc/openmips0/tlb_addr_i [11])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr42_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N1015),
    .I2(N1013),
    .I3(N1014),
    .I4(N1089),
    .I5(N1129),
    .O(N1278)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr42_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N1015),
    .I2(N1013),
    .I3(N1014),
    .I4(N1131),
    .I5(N1090),
    .O(N1279)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr42_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N1015),
    .I2(N1013),
    .I3(N1014),
    .I4(N1091),
    .I5(N1130),
    .O(N1280)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr42_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<12> ),
    .I1(N1015),
    .I2(N1013),
    .I3(N1014),
    .I4(N1132),
    .I5(N1092),
    .O(N1281)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr42  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1279),
    .I3(N1281),
    .I4(N1278),
    .I5(N1280),
    .O(\sopc/openmips0/tlb_addr_i [12])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr72_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N1019),
    .I2(N1017),
    .I3(N1018),
    .I4(N1089),
    .I5(N1129),
    .O(N1283)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr72_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N1019),
    .I2(N1017),
    .I3(N1018),
    .I4(N1131),
    .I5(N1090),
    .O(N1284)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr72_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N1019),
    .I2(N1017),
    .I3(N1018),
    .I4(N1091),
    .I5(N1130),
    .O(N1285)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr72_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<15> ),
    .I1(N1019),
    .I2(N1017),
    .I3(N1018),
    .I4(N1132),
    .I5(N1092),
    .O(N1286)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr72  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1284),
    .I3(N1286),
    .I4(N1283),
    .I5(N1285),
    .O(\sopc/openmips0/tlb_addr_i [15])
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11254  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11252_5011 ),
    .I3(N1288),
    .I4(N1289),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ),
    .O(\sopc/openmips0/id_reg2_o [31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I2(\sopc/openmips0/if_id0/id_inst [16]),
    .I3(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .O(N1291)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .I2(N1291),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1149)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW3  (
    .I0(\sopc/openmips0/if_id0/id_inst [12]),
    .I1(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .O(N1293)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .I2(N1293),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1152)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW4  (
    .I0(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I1(\sopc/openmips0/if_id0/id_inst [18]),
    .I2(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I3(\sopc/openmips0/if_id0/id_inst [13]),
    .O(N1295)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .I2(N1295),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1155)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW5  (
    .I0(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I1(\sopc/openmips0/if_id0/id_inst [19]),
    .I2(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I3(\sopc/openmips0/if_id0/id_inst [14]),
    .O(N1297)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW6  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .I2(N1297),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1158)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW6  (
    .I0(\sopc/openmips0/id0/Mmux_wd_o12_2887 ),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .I2(\sopc/openmips0/id0/Mmux_wd_o15_2876 ),
    .I3(\sopc/openmips0/if_id0/id_inst [15]),
    .O(N1299)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW8  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_wd_o14 ),
    .I2(N1299),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1161)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW7  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32_4802 ),
    .I1(\sopc/openmips0/if_id0/id_inst [12]),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT31 ),
    .O(N1301)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW12  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I2(N1301),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1167)
  );
  LUT6 #(
    .INIT ( 64'hFCFCFC54FCFCFCFC ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW14  (
    .I0(rst_IBUF_7365),
    .I1(N1303),
    .I2(\sopc/openmips0/id0/Mmux_aluop_o33 ),
    .I3(N686),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1170)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW9  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem_excepttype_o[0] ),
    .O(N1305)
  );
  LUT6 #(
    .INIT ( 64'hFFFAFFFBFFFAFFFA ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW1  (
    .I0(\sopc/openmips0/mem_excepttype_o[2] ),
    .I1(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I2(\sopc/openmips0/mem_excepttype_o[3] ),
    .I3(N1305),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'h220022AAE2F0E2AA ))
  \sopc/bus_top0/uart0/u0/TxD_shift_7_rstpot  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_shift [7]),
    .I1(N1078),
    .I2(\sopc/wishbone_data_o [7]),
    .I3(N1307),
    .I4(N1079),
    .I5(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 ),
    .O(\sopc/bus_top0/uart0/u0/TxD_shift_7_rstpot_6215 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o9_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>11 ),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out17 ),
    .O(N208)
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1309)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW0_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/tlb_addr_i [2]),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1310)
  );
  LUT5 #(
    .INIT ( 32'hAAAA888A ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW0_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I2(N100),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1311)
  );
  LUT6 #(
    .INIT ( 64'h0213CEDF00FF00FF ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I2(N1311),
    .I3(N1309),
    .I4(N1310),
    .I5(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFCCCCDFDC ))
  \sopc/bus_top0/bus0/m_ack_o  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N694),
    .I3(N1173),
    .I4(N316),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(\sopc/wishbone_ack_i )
  );
  LUT5 #(
    .INIT ( 32'hFEFFFFFF ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_SW1  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(N172),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .O(N1315)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0220 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o12_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o1 ),
    .O(N1317)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800AAAA0200 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW7  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(\sopc/openmips0/id0/_n0935 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I4(N1317),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 ),
    .O(N1131)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800AAAA0200 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW8  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(\sopc/openmips0/id0/_n0935 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I4(N1319),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 ),
    .O(N1132)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr210_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I1(N1192),
    .I2(N1190),
    .I3(N1191),
    .I4(N1089),
    .I5(N1129),
    .O(N1321)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr210_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I1(N1192),
    .I2(N1190),
    .I3(N1191),
    .I4(N1131),
    .I5(N1090),
    .O(N1322)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr210_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I1(N1192),
    .I2(N1190),
    .I3(N1191),
    .I4(N1091),
    .I5(N1130),
    .O(N1323)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr210_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I1(N1192),
    .I2(N1190),
    .I3(N1191),
    .I4(N1132),
    .I5(N1092),
    .O(N1324)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr210  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1322),
    .I3(N1324),
    .I4(N1321),
    .I5(N1323),
    .O(\sopc/openmips0/tlb_addr_i [10])
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11233  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11231_5072 ),
    .I3(N1326),
    .I4(N1327),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> ),
    .O(\sopc/openmips0/id_reg2_o [30])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1661  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N763),
    .I2(N917),
    .I3(N1329),
    .I4(N1330),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> ),
    .O(\sopc/openmips0/id_reg1_o[30] )
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11193  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11191_5070 ),
    .I3(N1332),
    .I4(N1333),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> ),
    .O(\sopc/openmips0/id_reg2_o [29])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1641  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N765),
    .I2(N917),
    .I3(N1335),
    .I4(N1336),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> ),
    .O(\sopc/openmips0/id_reg1_o[29] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/id0/n01101_SW0_SW1  (
    .I0(\sopc/openmips0/id_reg1_o[19] ),
    .I1(\sopc/openmips0/id_reg1_o[20] ),
    .I2(\sopc/openmips0/id_reg1_o[21] ),
    .I3(\sopc/openmips0/id_reg1_o[22] ),
    .I4(\sopc/openmips0/id_reg1_o[29] ),
    .I5(\sopc/openmips0/id_reg1_o[30] ),
    .O(N1338)
  );
  LUT6 #(
    .INIT ( 64'hAA800080AAAA00AA ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [31]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/new_pc [31]),
    .I5(N236),
    .O(N887)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEF ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o13_SW1_SW0_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [30]),
    .I1(\sopc/openmips0/tlb_addr_i [1]),
    .I2(\sopc/openmips0/tlb_addr_i [24]),
    .I3(\sopc/openmips0/tlb_addr_i [29]),
    .I4(N660),
    .I5(N172),
    .O(N1342)
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ),
    .I5(N1342),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2214_5512 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1344)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2214_5512 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1345)
  );
  LUT6 #(
    .INIT ( 64'hEAC0EAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2218  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [29]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(N1345),
    .I4(N1344),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<29> ),
    .O(\sopc/openmips0/ex_wdata_o [29])
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N754),
    .I2(\sopc/openmips0/id0/pc_plus_4 [29]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N755),
    .O(N1347)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW2  (
    .I0(N1347),
    .I1(N1348),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N765),
    .I5(\sopc/openmips0/ex_wdata_o [29]),
    .O(N1046)
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11173  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11171_5068 ),
    .I3(N1350),
    .I4(N1351),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> ),
    .O(\sopc/openmips0/id_reg2_o [28])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1631  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N767),
    .I2(N917),
    .I3(N1353),
    .I4(N1354),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<28> ),
    .O(\sopc/openmips0/id_reg1_o[28] )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCCACACACC ))
  \sopc/openmips0/wishbone_bus0/memr_ack_rstpot  (
    .I0(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I1(\sopc/openmips0/wishbone_bus0/state[3]_PWR_53_o_Select_37_o_2335 ),
    .I2(\sopc/bus_top0/bus0/_n0076 [0]),
    .I3(N1356),
    .I4(N316),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(\sopc/openmips0/wishbone_bus0/memr_ack_rstpot_6769 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sopc/bus_top0/ram0/ram_driver0/_n0230_inv1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I2(\sopc/bus_top0/ram0/ram_driver0/extram_we_187 ),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0230_inv )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \sopc/bus_top0/ram0/ram_driver0/_n0209_inv1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I2(\sopc/bus_top0/ram0/ram_driver0/baseram_we_184 ),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0209_inv )
  );
  LUT6 #(
    .INIT ( 64'hFCFEFEFEFEFEFEFE ))
  \sopc/openmips0/id0/n01106_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_reg1_o[24] ),
    .I2(\sopc/openmips0/id_reg1_o[23] ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out25 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out27 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out26 ),
    .O(N1359)
  );
  LUT6 #(
    .INIT ( 64'h000000000001000B ))
  \sopc/openmips0/id0/n01107  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out28 ),
    .I1(N1358),
    .I2(N1338),
    .I3(\sopc/openmips0/id_reg1_o[31] ),
    .I4(N1359),
    .I5(N1176),
    .O(\sopc/openmips0/id0/n0110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o214_SW1  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>11 ),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(\sopc/openmips0/if_id0/id_inst [28]),
    .O(N1363)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o21_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [28]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I4(N1363),
    .I5(\sopc/openmips0/ex_wdata_o [28]),
    .O(N244)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW1_SW0  (
    .I0(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1365)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr222_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ),
    .I1(N1047),
    .I2(N1045),
    .I3(N1046),
    .I4(N1089),
    .I5(N1129),
    .O(N1367)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr222_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ),
    .I1(N1047),
    .I2(N1045),
    .I3(N1046),
    .I4(N1131),
    .I5(N1090),
    .O(N1368)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr222_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ),
    .I1(N1047),
    .I2(N1045),
    .I3(N1046),
    .I4(N1091),
    .I5(N1130),
    .O(N1369)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr222_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<29> ),
    .I1(N1047),
    .I2(N1045),
    .I3(N1046),
    .I4(N1132),
    .I5(N1092),
    .O(N1370)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr222  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1368),
    .I3(N1370),
    .I4(N1367),
    .I5(N1369),
    .O(\sopc/openmips0/tlb_addr_i [29])
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11153  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11151_5066 ),
    .I3(N1372),
    .I4(N1373),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ),
    .O(\sopc/openmips0/id_reg2_o [27])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1621  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N769),
    .I2(N917),
    .I3(N1375),
    .I4(N1376),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ),
    .O(\sopc/openmips0/id_reg1_o[27] )
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11133  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11131_5064 ),
    .I3(N1378),
    .I4(N1379),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(\sopc/openmips0/id_reg2_o [26])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1611  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N771),
    .I2(N917),
    .I3(N1381),
    .I4(N1382),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(\sopc/openmips0/id_reg1_o[26] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBEAFFAA ))
  \sopc/openmips0/id0/n01106_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I2(N1385),
    .I3(N1384),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out24 ),
    .I5(\sopc/openmips0/id_reg1_o[23] ),
    .O(N1358)
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11113  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11111_5062 ),
    .I3(N1387),
    .I4(N1388),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ),
    .O(\sopc/openmips0/id_reg2_o [25])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1601  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N773),
    .I2(N917),
    .I3(N1390),
    .I4(N1391),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ),
    .O(\sopc/openmips0/id_reg1_o[25] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o20_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [27]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ),
    .I4(N1363),
    .I5(\sopc/openmips0/ex_wdata_o [27]),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11093  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11091_5060 ),
    .I3(N1395),
    .I4(N1396),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> ),
    .O(\sopc/openmips0/id_reg2_o [24])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1591  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N775),
    .I2(N917),
    .I3(N1398),
    .I4(N1399),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> ),
    .O(\sopc/openmips0/id_reg1_o[24] )
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11073  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11071_5058 ),
    .I3(N1401),
    .I4(N1402),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> ),
    .O(\sopc/openmips0/id_reg2_o [23])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1581  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N777),
    .I2(N917),
    .I3(N1404),
    .I4(N1405),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> ),
    .O(\sopc/openmips0/id_reg1_o[23] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [26]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .I4(N1363),
    .I5(\sopc/openmips0/ex_wdata_o [26]),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11053  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11051_5056 ),
    .I3(N1409),
    .I4(N1410),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> ),
    .O(\sopc/openmips0/id_reg2_o [22])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1571  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N779),
    .I2(N917),
    .I3(N1412),
    .I4(N1413),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> ),
    .O(\sopc/openmips0/id_reg1_o[22] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1504FFFFBFAE ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/mem_wdata_o [25]),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ),
    .I4(N1363),
    .I5(\sopc/openmips0/ex_wdata_o [25]),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o177_5307 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1417)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o177_5307 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1418)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1715  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o171_5301 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1714_5314 ),
    .I3(N1418),
    .I4(N1417),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<24> ),
    .O(\sopc/openmips0/ex_wdata_o [24])
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N745),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [22]),
    .I4(N746),
    .O(N1420)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW2  (
    .I0(N1420),
    .I1(N1421),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N775),
    .I5(\sopc/openmips0/ex_wdata_o [24]),
    .O(N1034)
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11033  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11031_5054 ),
    .I3(N1423),
    .I4(N1424),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> ),
    .O(\sopc/openmips0/id_reg2_o [21])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1561  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N781),
    .I2(N917),
    .I3(N1426),
    .I4(N1427),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> ),
    .O(\sopc/openmips0/id_reg1_o[21] )
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11013  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11011_5052 ),
    .I3(N1429),
    .I4(N1430),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> ),
    .O(\sopc/openmips0/id_reg2_o [20])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1551  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N783),
    .I2(N917),
    .I3(N1432),
    .I4(N1433),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> ),
    .O(\sopc/openmips0/id_reg1_o[20] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o167_5450 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1435)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o167_5450 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1436)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1617  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o161_5444 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1616_5458 ),
    .I3(N1436),
    .I4(N1435),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<23> ),
    .O(\sopc/openmips0/ex_wdata_o [23])
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N742),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [21]),
    .I4(N743),
    .O(N1438)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW2  (
    .I0(N1438),
    .I1(N1439),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N777),
    .I5(\sopc/openmips0/ex_wdata_o [23]),
    .O(N1030)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr172_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ),
    .I1(N1035),
    .I2(N1033),
    .I3(N1034),
    .I4(N1089),
    .I5(N1129),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr172_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ),
    .I1(N1035),
    .I2(N1033),
    .I3(N1034),
    .I4(N1131),
    .I5(N1090),
    .O(N1442)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr172_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ),
    .I1(N1035),
    .I2(N1033),
    .I3(N1034),
    .I4(N1091),
    .I5(N1130),
    .O(N1443)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr172_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<24> ),
    .I1(N1035),
    .I2(N1033),
    .I3(N1034),
    .I4(N1132),
    .I5(N1092),
    .O(N1444)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr172  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1442),
    .I3(N1444),
    .I4(N1441),
    .I5(N1443),
    .O(\sopc/openmips0/tlb_addr_i [24])
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1973  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1971_5050 ),
    .I3(N1446),
    .I4(N1447),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> ),
    .O(\sopc/openmips0/id_reg2_o [19])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1531  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N785),
    .I2(N917),
    .I3(N1449),
    .I4(N1450),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> ),
    .O(\sopc/openmips0/id_reg1_o[19] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o157_5435 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1452)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o157_5435 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1453)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1518  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o151_5429 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1516_5443 ),
    .I3(N1453),
    .I4(N1452),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<22> ),
    .O(\sopc/openmips0/ex_wdata_o [22])
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N739),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [20]),
    .I4(N740),
    .O(N1455)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW2  (
    .I0(N1455),
    .I1(N1456),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N779),
    .I5(\sopc/openmips0/ex_wdata_o [22]),
    .O(N1026)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr162_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ),
    .I1(N1031),
    .I2(N1029),
    .I3(N1030),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1458)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr162_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ),
    .I1(N1031),
    .I2(N1029),
    .I3(N1030),
    .I4(N1131),
    .I5(N1090),
    .O(N1459)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr162_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ),
    .I1(N1031),
    .I2(N1029),
    .I3(N1030),
    .I4(N1091),
    .I5(N1130),
    .O(N1460)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr162_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<23> ),
    .I1(N1031),
    .I2(N1029),
    .I3(N1030),
    .I4(N1132),
    .I5(N1092),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr162  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1459),
    .I3(N1461),
    .I4(N1458),
    .I5(N1460),
    .O(\sopc/openmips0/tlb_addr_i [23])
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1953  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1951_5048 ),
    .I3(N1463),
    .I4(N1464),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> ),
    .O(\sopc/openmips0/id_reg2_o [18])
  );
  LUT6 #(
    .INIT ( 64'h0404AEAE04AE04AE ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1521  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N787),
    .I2(N917),
    .I3(N1466),
    .I4(N1467),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<18> ),
    .O(\sopc/openmips0/id_reg1_o[18] )
  );
  LUT5 #(
    .INIT ( 32'hABBBA888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o101_SW0  (
    .I0(N839),
    .I1(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<18> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .I4(N838),
    .O(N1469)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0000AA2A8000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o103_SW5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I3(N839),
    .I4(N1469),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out18 ),
    .O(N1196)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW0_SW0  (
    .I0(N683),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(N684),
    .O(N1471)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAA02220AAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW0_SW1  (
    .I0(N683),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I4(\sopc/openmips0/if_id0/id_inst [19]),
    .I5(N684),
    .O(N1472)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o14_SW2_SW0  (
    .I0(N1471),
    .I1(N1472),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N781),
    .I5(\sopc/openmips0/ex_wdata_o [21]),
    .O(N913)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW0_SW0  (
    .I0(N680),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(N681),
    .O(N1474)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAA02220AAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW0_SW1  (
    .I0(N680),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I4(\sopc/openmips0/if_id0/id_inst [17]),
    .I5(N681),
    .O(N1475)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o11_SW2_SW0  (
    .I0(N1474),
    .I1(N1475),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N785),
    .I5(\sopc/openmips0/ex_wdata_o [19]),
    .O(N910)
  );
  LUT6 #(
    .INIT ( 64'h2002220020022002 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o254_SW1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I1(\sopc/openmips0/id0/_n0935 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .I4(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I5(N1072),
    .O(N1477)
  );
  LUT6 #(
    .INIT ( 64'h2020202020202010 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o254_SW2  (
    .I0(\sopc/openmips0/if_id0/id_inst [16]),
    .I1(\sopc/openmips0/id0/_n0935 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I5(N1072),
    .O(N1478)
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEEEFAEEFAEE ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o12  (
    .I0(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o1 ),
    .I1(N1477),
    .I2(N1478),
    .I3(N1111),
    .I4(N1112),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1415_5421 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1480)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1415_5421 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1424  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o149_5415 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1422_5428 ),
    .I3(N1481),
    .I4(N1480),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<21> ),
    .O(\sopc/openmips0/ex_wdata_o [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1316_5407 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1483)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1316_5407 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1484)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1324  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1310_5401 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1323_5414 ),
    .I3(N1484),
    .I4(N1483),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<20> ),
    .O(\sopc/openmips0/ex_wdata_o [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1115_5393 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1486)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1115_5393 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1487)
  );
  LUT6 #(
    .INIT ( 64'hEEECEEECEEEEECEC ))
  \sopc/openmips0/ex0/Mmux_wdata_o1125  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o1110_5388 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1122_5400 ),
    .I3(N1487),
    .I4(N1486),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<19> ),
    .O(\sopc/openmips0/ex_wdata_o [19])
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(N736),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .I4(N737),
    .O(N1489)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW2  (
    .I0(N1489),
    .I1(N1490),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N783),
    .I5(\sopc/openmips0/ex_wdata_o [20]),
    .O(N1022)
  );
  LUT6 #(
    .INIT ( 64'h111111110FFF0F00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o914_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o9 ),
    .I2(\sopc/openmips0/mem_wdata_o [17]),
    .I3(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o92 ),
    .I5(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1493)
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEEEFAEEFAEE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o94  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1492),
    .I2(N1493),
    .I3(N958),
    .I4(N959),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out17 )
  );
  LUT6 #(
    .INIT ( 64'h1010BABA10BA10BA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1933  (
    .I0(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I1(N842),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1931_5046 ),
    .I3(N1495),
    .I4(N1496),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<17> ),
    .O(\sopc/openmips0/id_reg2_o [17])
  );
  LUT5 #(
    .INIT ( 32'h8888888A ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW0_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ),
    .I2(N689),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_7270 ),
    .O(N1499)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFFFFFFFFFF ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_SW1  (
    .I0(\sopc/openmips0/tlb_addr_i [28]),
    .I1(N662),
    .I2(N504),
    .I3(N100),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .O(N1504)
  );
  LUT6 #(
    .INIT ( 64'h000000AA030303AA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [2]),
    .I1(\sopc/openmips0/tlb_addr_i [31]),
    .I2(N1180),
    .I3(N1315),
    .I4(N1178),
    .I5(N1504),
    .O(N694)
  );
  LUT6 #(
    .INIT ( 64'h87FF87FF87FF0F0F ))
  \sopc/bus_top0/bus0/m_ack_o_SW3  (
    .I0(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I1(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I2(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I3(\sopc/openmips0/ram_ce_o ),
    .I4(\sopc/bus_top0/bus0/_n0076 [0]),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(N1506)
  );
  LUT4 #(
    .INIT ( 16'hD57F ))
  \sopc/bus_top0/bus0/m_ack_o_SW4  (
    .I0(\sopc/openmips0/ram_ce_o ),
    .I1(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .O(N1507)
  );
  LUT6 #(
    .INIT ( 64'h00001310FFFFB3BF ))
  \sopc/openmips0/wishbone_bus0/if_ack_rstpot  (
    .I0(rst_IBUF_7365),
    .I1(N1507),
    .I2(N694),
    .I3(N1173),
    .I4(N316),
    .I5(N1506),
    .O(\sopc/openmips0/wishbone_bus0/if_ack_rstpot_6734 )
  );
  LUT6 #(
    .INIT ( 64'h4000000040400040 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o104_SW1  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I4(\sopc/openmips0/mem_wdata_o [18]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ),
    .O(N1511)
  );
  LUT6 #(
    .INIT ( 64'h8888888880008808 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o104_SW2  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/mem_wdata_o [18]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ),
    .I5(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1512)
  );
  LUT6 #(
    .INIT ( 64'h8F888F888F8F8888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o101  (
    .I0(\sopc/openmips0/if_id0/id_inst [16]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(N1512),
    .I4(N1511),
    .I5(\sopc/openmips0/ex_wdata_o [18]),
    .O(\sopc/openmips0/id0/Mmux_branch_target_address_o10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F0FFFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2414_5524 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1514)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF6000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW5  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2414_5524 ),
    .I5(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1515)
  );
  LUT6 #(
    .INIT ( 64'hEAC0EAC0EAEAC0C0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2415  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [30]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I3(N1515),
    .I4(N1514),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<30> ),
    .O(\sopc/openmips0/ex_wdata_o [30])
  );
  LUT6 #(
    .INIT ( 64'h777777770FFF0F00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_link_address [27]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I2(\sopc/openmips0/mem_wdata_o [27]),
    .I3(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ),
    .I5(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1517)
  );
  LUT6 #(
    .INIT ( 64'hEEFAEEFAEEEEFAFA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o204  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1518),
    .I2(N1517),
    .I3(N1118),
    .I4(N1117),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<27> ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out27 )
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW0  (
    .I0(N796),
    .I1(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(rst_IBUF_7365),
    .I4(N797),
    .O(N1520)
  );
  LUT6 #(
    .INIT ( 64'hCACACACCCCCACCCC ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW5  (
    .I0(N1521),
    .I1(N1520),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N763),
    .I5(\sopc/openmips0/ex_wdata_o [30]),
    .O(N1082)
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW2  (
    .I0(rst_IBUF_7365),
    .I1(N811),
    .I2(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(N812),
    .O(N1523)
  );
  LUT6 #(
    .INIT ( 64'hACACACAAAAACAAAA ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW8  (
    .I0(N1523),
    .I1(N1524),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N763),
    .I5(\sopc/openmips0/ex_wdata_o [30]),
    .O(N1086)
  );
  LUT6 #(
    .INIT ( 64'h777777770FFF0F00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916_SW4  (
    .I0(\sopc/openmips0/id_ex0/ex_link_address [26]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o113_3294 ),
    .I2(\sopc/openmips0/mem_wdata_o [26]),
    .I3(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .I5(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1526)
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAEEFAFAEEEE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1526),
    .I2(N1527),
    .I3(N1121),
    .I4(N1120),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out26 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o242_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1081),
    .I2(N1083),
    .I3(N1082),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1529)
  );
  LUT6 #(
    .INIT ( 64'hFF00F5A0CCCCCCCC ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o242_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1081),
    .I2(N1083),
    .I3(N1082),
    .I4(N1091),
    .I5(N1130),
    .O(N1530)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o242_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1081),
    .I2(N1083),
    .I3(N1082),
    .I4(N1131),
    .I5(N1090),
    .O(N1531)
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF5A0CCCC ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o242_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1081),
    .I2(N1083),
    .I3(N1082),
    .I4(N1132),
    .I5(N1092),
    .O(N1532)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o242  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1531),
    .I3(N1532),
    .I4(N1529),
    .I5(N1530),
    .O(\sopc/openmips0/bus_addr_i [30])
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr241_SW0  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1087),
    .I2(N1065),
    .I3(N1086),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(N1534)
  );
  LUT6 #(
    .INIT ( 64'hFF00DD88F0F0F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr241_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1087),
    .I2(N1065),
    .I3(N1086),
    .I4(N1091),
    .I5(N1130),
    .O(N1535)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr241_SW2  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1087),
    .I2(N1065),
    .I3(N1086),
    .I4(N1131),
    .I5(N1090),
    .O(N1536)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0DD88F0F0 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr241_SW3  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<30> ),
    .I1(N1087),
    .I2(N1065),
    .I3(N1086),
    .I4(N1132),
    .I5(N1092),
    .O(N1537)
  );
  LUT6 #(
    .INIT ( 64'hFB73EA62D951C840 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr241  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(\sopc/openmips0/id0/n0110 ),
    .I2(N1536),
    .I3(N1537),
    .I4(N1534),
    .I5(N1535),
    .O(\sopc/openmips0/tlb_addr_i [30])
  );
  LUT6 #(
    .INIT ( 64'hD5D55555D555D555 ))
  \sopc/openmips0/id0/n01106  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out25 ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out27 ),
    .I3(N1539),
    .I4(N1540),
    .I5(\sopc/openmips0/ex_wdata_o [28]),
    .O(\sopc/openmips0/id0/n01106_5106 )
  );
  LUT6 #(
    .INIT ( 64'h111111110FFF0F00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815_SW5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o181_5315 ),
    .I2(\sopc/openmips0/mem_wdata_o [25]),
    .I3(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ),
    .I5(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1543)
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAEEFAFAEEEE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o184  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1542),
    .I2(N1543),
    .I3(N1124),
    .I4(N1123),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<25> ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out25 )
  );
  LUT5 #(
    .INIT ( 32'hFF740000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194_SW2  (
    .I0(\sopc/openmips0/mem_wdata_o [28]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N1526),
    .O(N1545)
  );
  LUT5 #(
    .INIT ( 32'hFF740000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194_SW3  (
    .I0(\sopc/openmips0/mem_wdata_o [28]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N1527),
    .O(N1546)
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAEEFAFAEEEE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o214_SW2  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1545),
    .I2(N1546),
    .I3(N1121),
    .I4(N1120),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(N1539)
  );
  LUT5 #(
    .INIT ( 32'h00740000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194_SW5  (
    .I0(\sopc/openmips0/mem_wdata_o [28]),
    .I1(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .I3(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I4(N1527),
    .O(N1549)
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAEEFAFAEEEE ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o214_SW3  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(N1548),
    .I2(N1549),
    .I3(N1121),
    .I4(N1120),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<26> ),
    .O(N1540)
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW3  (
    .I0(rst_IBUF_7365),
    .I1(N886),
    .I2(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I4(\sopc/openmips0/mem0/mem_addr_o_31_636 ),
    .O(N1551)
  );
  LUT6 #(
    .INIT ( 64'hF0CCAAAA00000000 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25  (
    .I0(N1551),
    .I1(N1552),
    .I2(N1553),
    .I3(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 ),
    .I4(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 ),
    .I5(\sopc/openmips0/bus_addr_i [30]),
    .O(\sopc/openmips0/tlb_addr_i [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW0_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/tlb_addr_i [23]),
    .I2(\sopc/openmips0/tlb_addr_i [30]),
    .I3(\sopc/openmips0/tlb_addr_i [29]),
    .I4(\sopc/openmips0/tlb_addr_i [24]),
    .O(N1555)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_SW0_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [25]),
    .I1(\sopc/openmips0/tlb_addr_i [26]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/tlb_addr_i [31]),
    .I5(N1555),
    .O(N1498)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o1  (
    .I0(\sopc/openmips0/tlb_addr_i [26]),
    .I1(\sopc/openmips0/tlb_addr_i [25]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(N1557),
    .I5(\sopc/openmips0/tlb_addr_i [31]),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_SW0_SW0  (
    .I0(\sopc/openmips0/tlb_addr_i [23]),
    .I1(\sopc/openmips0/tlb_addr_i [30]),
    .I2(\sopc/openmips0/tlb_addr_i [29]),
    .I3(\sopc/openmips0/tlb_addr_i [24]),
    .O(N1559)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1  (
    .I0(\sopc/openmips0/tlb_addr_i [25]),
    .I1(\sopc/openmips0/tlb_addr_i [26]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/tlb_addr_i [31]),
    .I5(N1559),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFF ))
  \sopc/openmips0/id0/n01101_SW0_SW2_SW0  (
    .I0(\sopc/openmips0/id_reg1_o[19] ),
    .I1(\sopc/openmips0/id_reg1_o[20] ),
    .I2(\sopc/openmips0/id_reg1_o[21] ),
    .I3(\sopc/openmips0/id_reg1_o[22] ),
    .I4(\sopc/openmips0/id_reg1_o[23] ),
    .I5(\sopc/openmips0/id0/n01106_5106 ),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'h444444444444404C ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o102  (
    .I0(N1069),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out31 ),
    .I2(\sopc/openmips0/id_reg1_o[31] ),
    .I3(N1070),
    .I4(N1176),
    .I5(N1561),
    .O(\sopc/openmips0/id0/Mmux_branch_target_address_o101_5042 )
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF00FFFFFF80 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o74  (
    .I0(\sopc/openmips0/ex_wreg_o ),
    .I1(\sopc/openmips0/reg1_read ),
    .I2(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o72 ),
    .I5(\sopc/openmips0/ex_wdata_o [15]),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFF ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_SW0_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(N658),
    .I3(\sopc/wishbone_we_o ),
    .I4(\sopc/openmips0/tlb_addr_i [2]),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .O(N1563)
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi2  (
    .I0(\sopc/openmips0/tlb_addr_i [27]),
    .I1(\sopc/openmips0/tlb_addr_i [28]),
    .I2(\sopc/openmips0/tlb_addr_i [25]),
    .I3(\sopc/openmips0/tlb_addr_i [26]),
    .I4(\sopc/openmips0/tlb_addr_i [29]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi2_2858 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi1  (
    .I0(\sopc/openmips0/tlb_addr_i [19]),
    .I1(\sopc/openmips0/tlb_addr_i [18]),
    .I2(\sopc/openmips0/tlb_addr_i [16]),
    .I3(\sopc/openmips0/tlb_addr_i [17]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi1_2863 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi  (
    .I0(\sopc/openmips0/tlb_addr_i [14]),
    .I1(\sopc/openmips0/tlb_addr_i [13]),
    .O(\sopc/openmips0/mmu0/Mcompar_tlb_addr_i[31]_GND_114_o_LessThan_8_o_lutdi_2866 )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(\sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut_7026 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mmux_mmu_select_o711_cy  (
    .CI(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .DI(baseram_addr_19_OBUF_2674),
    .S(\sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut_7026 ),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o_l1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(\sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut1_7028 )
  );
  MUXCY   \sopc/openmips0/mmu0/Mmux_mmu_select_o711_cy1  (
    .CI(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o_l1 ),
    .DI(\sopc/bus_top0/digseg_ack_o ),
    .S(\sopc/openmips0/mmu0/Mmux_mmu_select_o711_lut1_7028 ),
    .O(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008A88 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(\sopc/wishbone_select_o[2] )
  );
  LUT6 #(
    .INIT ( 64'h5555555555557577 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1173)
  );
  LUT4 #(
    .INIT ( 16'hF4FF ))
  \sopc/bus_top0/uart0/u0/_n0080_inv1_SW0  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .O(N1307)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF4FFFFFFFF ))
  \sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT111  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I3(N1563),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .I5(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .O(\sopc/bus_top0/uart0/u0/Mmux_TxD_shift[7]_TxD_data[7]_mux_3_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'hFEFEDCDCFEDCFEDC ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o25_SW0  (
    .I0(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I1(N1363),
    .I2(N1072),
    .I3(N1111),
    .I4(N1112),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<31> ),
    .O(N236)
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW1_SW0  (
    .I0(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/new_pc [31]),
    .I3(\sopc/openmips0/mem0/mem_addr_o_31_636 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1567)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW1_SW1  (
    .I0(\sopc/openmips0/mem0/mem_addr_o_31_636 ),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I2(\sopc/openmips0/new_pc [31]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .O(N1568)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8000AA00AA00 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW4  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [31]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(N1567),
    .I4(N1568),
    .I5(N236),
    .O(N1552)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEFAAAAAA20AA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1  (
    .I0(N1498),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ),
    .I5(N1499),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_SW2  (
    .I0(rst_IBUF_7365),
    .I1(N789),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o31 ),
    .O(N1570)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF7F ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_SW3  (
    .I0(rst_IBUF_7365),
    .I1(N790),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_7270 ),
    .O(N1571)
  );
  LUT6 #(
    .INIT ( 64'hFFFF44FFFF4F444F ))
  \sopc/bus_top0/bus0/m_ack_o_SW0  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ),
    .I4(N1570),
    .I5(N1571),
    .O(N316)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAA20 ))
  \sopc/bus_top0/bus0/m_ack_o_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I4(N694),
    .I5(N1365),
    .O(N1356)
  );
  LUT6 #(
    .INIT ( 64'hAAEFAAAAAA20AAAA ))
  \sopc/bus_top0/uart0/u0/_n0080_inv1  (
    .I0(N1078),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I5(N1079),
    .O(\sopc/bus_top0/uart0/u0/_n0080_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW2  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1309),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW3  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1310),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1574)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1311),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1575)
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/stallreq_from_mem )
  );
  LUT6 #(
    .INIT ( 64'hAACCAACCAACCAACA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW5  (
    .I0(N1135),
    .I1(N1134),
    .I2(N1309),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .I4(\sopc/wishbone_select_o[2] ),
    .I5(N316),
    .O(N1577)
  );
  LUT6 #(
    .INIT ( 64'hAACCAACCAACCAACA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW6  (
    .I0(N1135),
    .I1(N1134),
    .I2(N1310),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .I4(\sopc/wishbone_select_o[2] ),
    .I5(N316),
    .O(N1578)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCCCCA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW7  (
    .I0(N1135),
    .I1(N1134),
    .I2(N1311),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1579)
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAACCAACCAACA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW8  (
    .I0(N1144),
    .I1(N1143),
    .I2(N1309),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .I4(\sopc/wishbone_select_o[2] ),
    .I5(N316),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'hAACCAACCAACCAACA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW9  (
    .I0(N1144),
    .I1(N1143),
    .I2(N1310),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .I4(\sopc/wishbone_select_o[2] ),
    .I5(N316),
    .O(N1582)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCCCCA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW10  (
    .I0(N1144),
    .I1(N1143),
    .I2(N1311),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW01 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1583)
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv )
  );
  LUT6 #(
    .INIT ( 64'hDD88FF00F0F0F0F0 ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_SW1  (
    .I0(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<10> ),
    .I1(N1192),
    .I2(N1190),
    .I3(N1191),
    .I4(\sopc/openmips0/id0/Mmux_branch_target_address_o111 ),
    .I5(\sopc/openmips0/id_branch_flag_o ),
    .O(N790)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW11  (
    .I0(N652),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1309),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(N316),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(N1589)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW12  (
    .I0(N652),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1310),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(N316),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(N1590)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW13  (
    .I0(N652),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1311),
    .I3(\sopc/wishbone_select_o[2] ),
    .I4(N316),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .O(N1591)
  );
  LUT6 #(
    .INIT ( 64'h08082A085D7F7F7F ))
  \sopc/openmips0/wishbone_bus0/_n0237_inv1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I2(N1590),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I4(N1591),
    .I5(N1589),
    .O(\sopc/openmips0/wishbone_bus0/_n0237_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0F0E2 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW14  (
    .I0(N1135),
    .I1(N1309),
    .I2(N1146),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW01 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1593)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0F0E2 ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW15  (
    .I0(N1135),
    .I1(N1310),
    .I2(N1146),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW01 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1594)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACCCCCCCA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW16  (
    .I0(N1135),
    .I1(N1146),
    .I2(N1311),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(N1595)
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv1 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW10  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/tlb_addr_i [25]),
    .I2(\sopc/openmips0/tlb_addr_i [26]),
    .I3(\sopc/openmips0/tlb_addr_i [24]),
    .I4(\sopc/openmips0/tlb_addr_i [27]),
    .O(N1599)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \sopc/bus_top0/bus0/_n0076<0>1  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(N1599),
    .I3(N894),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .O(\sopc/bus_top0/bus0/_n0076 [0])
  );
  LUT5 #(
    .INIT ( 32'h40440004 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1481  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o62 ),
    .I4(\sopc/openmips0/ex_wdata_o [14]),
    .O(\sopc/openmips0/id_reg1_o[14] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1471  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [13]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o52 ),
    .O(\sopc/openmips0/id_reg1_o[13] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1461  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [12]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o42 ),
    .O(\sopc/openmips0/id_reg1_o[12] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1451  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [11]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_5004 ),
    .O(\sopc/openmips0/id_reg1_o[11] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1441  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [10]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_5008 ),
    .O(\sopc/openmips0/id_reg1_o[10] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1741  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [9]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o312 ),
    .O(\sopc/openmips0/id_reg1_o[9] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1731  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [8]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o302 ),
    .O(\sopc/openmips0/id_reg1_o[8] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1721  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [7]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o292 ),
    .O(\sopc/openmips0/id_reg1_o[7] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1711  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [6]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o282 ),
    .O(\sopc/openmips0/id_reg1_o[6] )
  );
  LUT5 #(
    .INIT ( 32'h08000A02 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1701  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I3(\sopc/openmips0/ex_wdata_o [5]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o272 ),
    .O(\sopc/openmips0/id_reg1_o[5] )
  );
  LUT5 #(
    .INIT ( 32'hDFFFFFFF ))
  \sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2257_o1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .O(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_write_enable_MUX_2257_o )
  );
  LUT5 #(
    .INIT ( 32'h7555FFFF ))
  \sopc/bus_top0/ram0/ram_driver0/Mmux_PWR_89_o_read_enable_MUX_2256_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I2(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I3(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .O(\sopc/bus_top0/ram0/ram_driver0/PWR_89_o_read_enable_MUX_2256_o )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<29> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [29]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [29]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<28> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [28]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [28]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<27> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [27]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [27]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<26> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [26]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [26]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<25> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [25]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [25]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<24> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [24]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [24]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<22> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [22]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [22]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<21> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [21]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [21]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<23> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [23]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [23]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<20> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [20]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [20]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<19> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [19]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [19]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I2(\sopc/openmips0/id_branch_flag_o ),
    .I3(\sopc/openmips0/branch_target_address [18]),
    .I4(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<18> ),
    .I5(\sopc/openmips0/new_pc [18]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<17> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [17]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [17]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<13> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [13]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [13]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc [1]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [1]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [1]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<16> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [16]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [16]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<12> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [12]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [12]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<11> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [11]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [11]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<10> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [10]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [10]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<2> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [2]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [2]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1411  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<9> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [9]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [9]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1401  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<8> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [8]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [8]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1391  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<7> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [7]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [7]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hA0AAA088A000A088 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1381  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<6> ),
    .I2(\sopc/openmips0/new_pc [6]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [6]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hA0AAA088A000A088 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1371  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<5> ),
    .I2(\sopc/openmips0/new_pc [5]),
    .I3(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [5]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1361  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<4> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [4]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [4]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1351  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<3> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [3]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [3]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<15> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [15]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [15]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1341  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<31> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [31]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [31]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1331  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<30> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [30]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [30]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc[31]_GND_68_o_add_6_OUT<14> ),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [14]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [14]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hAA0AA808A000A808 ))
  \sopc/openmips0/pc_reg0/Mmux_next_pc1101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/pc_reg0/pc [0]),
    .I2(\sopc/openmips0/ctrl0/excepttype_i[31]_GND_112_o_not_equal_1_o ),
    .I3(\sopc/openmips0/new_pc [0]),
    .I4(\sopc/openmips0/id_branch_flag_o ),
    .I5(\sopc/openmips0/branch_target_address [0]),
    .O(\sopc/openmips0/pc_reg0/pc[31]_new_pc[31]_mux_11_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0A080200A0A2A8AA ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1511_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/reg2_read_o_ex_wd_i[4]_AND_266_o ),
    .I2(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I3(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1891_5084 ),
    .I4(\sopc/openmips0/ex_wdata_o [15]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out15 ),
    .O(N506)
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o71  (
    .I0(\sopc/openmips0/ex0/hilo_temp [15]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<15> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out15 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \sopc/openmips0/id0/n01102_SW0  (
    .I0(\sopc/openmips0/id_reg1_o[5] ),
    .I1(\sopc/openmips0/id_reg1_o[12] ),
    .I2(\sopc/openmips0/id_reg1_o[13] ),
    .I3(\sopc/openmips0/id_reg1_o[14] ),
    .I4(\sopc/openmips0/id_reg1_o[0] ),
    .I5(\sopc/openmips0/id_reg1_o[1] ),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/n01103  (
    .I0(\sopc/openmips0/id_reg1_o[16] ),
    .I1(\sopc/openmips0/id_reg1_o[15] ),
    .I2(\sopc/openmips0/id_reg1_o[4] ),
    .I3(\sopc/openmips0/id_reg1_o[3] ),
    .I4(\sopc/openmips0/id_reg1_o[2] ),
    .I5(N1601),
    .O(\sopc/openmips0/id0/n01103_5104 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT251  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [63]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<63> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT25 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT241  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [62]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<62> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT24 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT221  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [61]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<61> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT213  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [60]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<60> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT211_4915 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT201  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [59]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<59> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT20 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT191  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [58]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<58> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT19 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT181  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [57]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<57> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT18 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT171  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [56]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<56> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT17 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT161  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [55]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<55> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT151  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [54]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<54> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT15 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT141  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [53]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<53> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT14 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT131  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [52]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<52> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT113  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [51]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<51> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT111_4895 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT101  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [50]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<50> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT91  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [49]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<49> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT9 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT81  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [48]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<48> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT71  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [47]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<47> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT61  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [46]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<46> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT51  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [45]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<45> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT41  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [44]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<44> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT33  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [43]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<43> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT210  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [42]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<42> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT321  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [41]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<41> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT32 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT311  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [40]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<40> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT311_4935 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT301  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [39]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<39> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT30 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT291  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [38]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<38> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT29 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT281  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [37]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<37> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT28 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT271  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [36]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<36> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT27 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT261  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [35]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<35> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT26 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT231  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [34]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<34> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT23 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o81  (
    .I0(\sopc/openmips0/ex0/hilo_temp [16]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<16> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out16 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o61  (
    .I0(\sopc/openmips0/ex0/hilo_temp [14]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<14> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out14 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o51  (
    .I0(\sopc/openmips0/ex0/hilo_temp [13]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<13> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out13 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o41  (
    .I0(\sopc/openmips0/ex0/hilo_temp [12]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<12> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out12 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o32  (
    .I0(\sopc/openmips0/ex0/hilo_temp [11]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<11> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out11 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o210  (
    .I0(\sopc/openmips0/ex0/hilo_temp [10]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<10> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out10 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o311  (
    .I0(\sopc/openmips0/ex0/hilo_temp [9]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<9> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out9 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o301  (
    .I0(\sopc/openmips0/ex0/hilo_temp [8]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<8> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out8 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o291  (
    .I0(\sopc/openmips0/ex0/hilo_temp [7]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<7> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out7 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o281  (
    .I0(\sopc/openmips0/ex0/hilo_temp [6]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<6> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out6 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o271  (
    .I0(\sopc/openmips0/ex0/hilo_temp [5]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<5> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o261  (
    .I0(\sopc/openmips0/ex0/hilo_temp [4]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<4> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out4 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o231  (
    .I0(\sopc/openmips0/ex0/hilo_temp [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<3> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out3 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o121  (
    .I0(\sopc/openmips0/ex0/hilo_temp [2]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<2> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out2 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o112  (
    .I0(\sopc/openmips0/ex0/hilo_temp [1]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<1> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'hAEEAA22A ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o110  (
    .I0(\sopc/openmips0/ex0/hilo_temp [0]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<0> ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o_mmx_out )
  );
  MUXF7   \sopc/openmips0/id0/n01107_SW1  (
    .I0(\sopc/bus_top0/digseg_ack_o ),
    .I1(N1604),
    .S(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .O(N1070)
  );
  LUT6 #(
    .INIT ( 64'hBFBFBFBFBFBFBFFF ))
  \sopc/openmips0/id0/n01107_SW1_G  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/id_reg1_o[24] ),
    .I4(\sopc/openmips0/id_reg1_o[29] ),
    .I5(\sopc/openmips0/id_reg1_o[30] ),
    .O(N1604)
  );
  MUXF7   \sopc/openmips0/mmu0/Mmux_mmu_select_o711_SW2  (
    .I0(N1605),
    .I1(N1606),
    .S(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .O(N1079)
  );
  LUT6 #(
    .INIT ( 64'hC0C0C0C0C0C0CAC0 ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_SW2_F  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(N696),
    .I4(\sopc/openmips0/tlb_addr_i [2]),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(N1605)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/mmu0/Mmux_mmu_select_o711_SW2_G  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I1(\sopc/bus_top0/uart0/u0/tickgen/Acc [17]),
    .O(N1606)
  );
  LUT6 #(
    .INIT ( 64'h00280028AAAA0008 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW5_F  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(N194),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ),
    .I5(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1611)
  );
  LUT6 #(
    .INIT ( 64'h00220022AAAA0002 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW6_F  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(N194),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ),
    .I5(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1613)
  );
  MUXF7   \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW5  (
    .I0(N1615),
    .I1(N1616),
    .S(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW5_F  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I1(\sopc/openmips0/mem_excepttype_o[3] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .I4(rst_IBUF_7365),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(N1615)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_SW5_G  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/mem_excepttype_o[0] ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(N1616)
  );
  MUXF7   \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW10  (
    .I0(N1617),
    .I1(N1618),
    .S(N686),
    .O(N1164)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFCDFFFF ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW10_F  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_4800 ),
    .I1(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23_4799 ),
    .I3(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I4(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(N1617)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW2  (
    .I0(N841),
    .I1(N1620),
    .S(\sopc/openmips0/ex0/hilo_temp [31]),
    .O(N1288)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N841),
    .I5(N842),
    .O(N1620)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW3  (
    .I0(N1621),
    .I1(N1622),
    .S(\sopc/openmips0/ex0/hilo_temp [31]),
    .O(N1289)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N841),
    .I5(N842),
    .O(N1621)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW0  (
    .I0(N844),
    .I1(N1624),
    .S(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1326)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N844),
    .I5(N842),
    .O(N1624)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW1  (
    .I0(N1625),
    .I1(N1626),
    .S(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1327)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N844),
    .I5(N842),
    .O(N1625)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW2  (
    .I0(N919),
    .I1(N1628),
    .S(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1329)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N919),
    .I5(N917),
    .O(N1628)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW3  (
    .I0(N1629),
    .I1(N1630),
    .S(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(N1330)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N919),
    .I5(N917),
    .O(N1629)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW0  (
    .I0(N847),
    .I1(N1632),
    .S(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1332)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N847),
    .I5(N842),
    .O(N1632)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW1  (
    .I0(N1633),
    .I1(N1634),
    .S(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1333)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N847),
    .I5(N842),
    .O(N1633)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW2  (
    .I0(N922),
    .I1(N1636),
    .S(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1335)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N922),
    .I5(N917),
    .O(N1636)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW3  (
    .I0(N1637),
    .I1(N1638),
    .S(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(N1336)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N922),
    .I5(N917),
    .O(N1637)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW0_SW1  (
    .I0(N1639),
    .I1(N1640),
    .S(N755),
    .O(N1348)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW0_SW1_F  (
    .I0(N754),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(\sopc/openmips0/id0/pc_plus_4 [29]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .O(N1639)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [29]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(N754),
    .O(N1640)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW2  (
    .I0(N850),
    .I1(N1642),
    .S(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1350)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N850),
    .I5(N842),
    .O(N1642)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW3  (
    .I0(N1643),
    .I1(N1644),
    .S(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1351)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N850),
    .I5(N842),
    .O(N1643)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW4  (
    .I0(N925),
    .I1(N1646),
    .S(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1353)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW4_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N925),
    .I5(N917),
    .O(N1646)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW5  (
    .I0(N1647),
    .I1(N1648),
    .S(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(N1354)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW5_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N925),
    .I5(N917),
    .O(N1647)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW2  (
    .I0(N853),
    .I1(N1650),
    .S(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1372)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N853),
    .I5(N842),
    .O(N1650)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW3  (
    .I0(N1651),
    .I1(N1652),
    .S(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1373)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N853),
    .I5(N842),
    .O(N1651)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW4  (
    .I0(N928),
    .I1(N1654),
    .S(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1375)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW4_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N928),
    .I5(N917),
    .O(N1654)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW5  (
    .I0(N1655),
    .I1(N1656),
    .S(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(N1376)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW5_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N928),
    .I5(N917),
    .O(N1655)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW2  (
    .I0(N856),
    .I1(N1658),
    .S(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1378)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N856),
    .I5(N842),
    .O(N1658)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW3  (
    .I0(N1659),
    .I1(N1660),
    .S(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1379)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N856),
    .I5(N842),
    .O(N1659)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW4  (
    .I0(N931),
    .I1(N1662),
    .S(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW4_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N931),
    .I5(N917),
    .O(N1662)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW5  (
    .I0(N1663),
    .I1(N1664),
    .S(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(N1382)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW5_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N931),
    .I5(N917),
    .O(N1663)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW2  (
    .I0(N859),
    .I1(N1666),
    .S(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1387)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N859),
    .I5(N842),
    .O(N1666)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW3  (
    .I0(N1667),
    .I1(N1668),
    .S(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1388)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N859),
    .I5(N842),
    .O(N1667)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW4  (
    .I0(N934),
    .I1(N1670),
    .S(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1390)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW4_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N934),
    .I5(N917),
    .O(N1670)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW5  (
    .I0(N1671),
    .I1(N1672),
    .S(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(N1391)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW5_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N934),
    .I5(N917),
    .O(N1671)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW0  (
    .I0(N862),
    .I1(N1674),
    .S(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1395)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N862),
    .I5(N842),
    .O(N1674)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW1  (
    .I0(N1675),
    .I1(N1676),
    .S(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1396)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N862),
    .I5(N842),
    .O(N1675)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW2  (
    .I0(N937),
    .I1(N1678),
    .S(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1398)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N937),
    .I5(N917),
    .O(N1678)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW3  (
    .I0(N1679),
    .I1(N1680),
    .S(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(N1399)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N937),
    .I5(N917),
    .O(N1679)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW0  (
    .I0(N865),
    .I1(N1682),
    .S(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1401)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N865),
    .I5(N842),
    .O(N1682)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW1  (
    .I0(N1683),
    .I1(N1684),
    .S(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1402)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N865),
    .I5(N842),
    .O(N1683)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW2  (
    .I0(N940),
    .I1(N1686),
    .S(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1404)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N940),
    .I5(N917),
    .O(N1686)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW3  (
    .I0(N1687),
    .I1(N1688),
    .S(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(N1405)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N940),
    .I5(N917),
    .O(N1687)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW0  (
    .I0(N868),
    .I1(N1690),
    .S(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1409)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N868),
    .I5(N842),
    .O(N1690)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW1  (
    .I0(N1691),
    .I1(N1692),
    .S(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N868),
    .I5(N842),
    .O(N1691)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW2  (
    .I0(N943),
    .I1(N1694),
    .S(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1412)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N943),
    .I5(N917),
    .O(N1694)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW3  (
    .I0(N1695),
    .I1(N1696),
    .S(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(N1413)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N943),
    .I5(N917),
    .O(N1695)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW0_SW1  (
    .I0(N1697),
    .I1(N1698),
    .S(N746),
    .O(N1421)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW0_SW1_F  (
    .I0(N745),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(\sopc/openmips0/if_id0/id_inst [22]),
    .O(N1697)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [22]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I5(N745),
    .O(N1698)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW0  (
    .I0(N871),
    .I1(N1700),
    .S(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1423)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N871),
    .I5(N842),
    .O(N1700)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW1  (
    .I0(N1701),
    .I1(N1702),
    .S(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1424)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N871),
    .I5(N842),
    .O(N1701)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW2  (
    .I0(N946),
    .I1(N1704),
    .S(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1426)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N946),
    .I5(N917),
    .O(N1704)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW3  (
    .I0(N1705),
    .I1(N1706),
    .S(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(N1427)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N946),
    .I5(N917),
    .O(N1705)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW0  (
    .I0(N874),
    .I1(N1708),
    .S(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1429)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N874),
    .I5(N842),
    .O(N1708)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW1  (
    .I0(N1709),
    .I1(N1710),
    .S(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1430)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N874),
    .I5(N842),
    .O(N1709)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW2  (
    .I0(N949),
    .I1(N1712),
    .S(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1432)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N949),
    .I5(N917),
    .O(N1712)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW3  (
    .I0(N1713),
    .I1(N1714),
    .S(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(N1433)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N949),
    .I5(N917),
    .O(N1713)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW0_SW1  (
    .I0(N1715),
    .I1(N1716),
    .S(N743),
    .O(N1439)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW0_SW1_F  (
    .I0(N742),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(\sopc/openmips0/if_id0/id_inst [21]),
    .O(N1715)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [21]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I5(N742),
    .O(N1716)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW0  (
    .I0(N877),
    .I1(N1718),
    .S(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1446)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW0_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N877),
    .I5(N842),
    .O(N1718)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW1  (
    .I0(N1719),
    .I1(N1720),
    .S(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1447)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW1_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N877),
    .I5(N842),
    .O(N1719)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW2  (
    .I0(N952),
    .I1(N1722),
    .S(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1449)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N952),
    .I5(N917),
    .O(N1722)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW3  (
    .I0(N1723),
    .I1(N1724),
    .S(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(N1450)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N952),
    .I5(N917),
    .O(N1723)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW0_SW1  (
    .I0(N1725),
    .I1(N1726),
    .S(N740),
    .O(N1456)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW0_SW1_F  (
    .I0(N739),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(\sopc/openmips0/if_id0/id_inst [20]),
    .O(N1725)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [20]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I5(N739),
    .O(N1726)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW2  (
    .I0(N880),
    .I1(N1728),
    .S(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1463)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N880),
    .I5(N842),
    .O(N1728)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW3  (
    .I0(N1729),
    .I1(N1730),
    .S(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1464)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N880),
    .I5(N842),
    .O(N1729)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW4  (
    .I0(N955),
    .I1(N1732),
    .S(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1466)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW4_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N955),
    .I5(N917),
    .O(N1732)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW5  (
    .I0(N1733),
    .I1(N1734),
    .S(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(N1467)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW5_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N955),
    .I5(N917),
    .O(N1733)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW0_SW1  (
    .I0(N1735),
    .I1(N1736),
    .S(N737),
    .O(N1490)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW0_SW1_F  (
    .I0(N736),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(\sopc/openmips0/if_id0/id_inst [18]),
    .O(N1735)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I5(N736),
    .O(N1736)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o914_SW2  (
    .I0(N1737),
    .I1(N1738),
    .S(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1492)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW2  (
    .I0(N883),
    .I1(N1740),
    .S(\sopc/openmips0/ex0/hilo_temp [17]),
    .O(N1495)
  );
  LUT6 #(
    .INIT ( 64'hFFFF90F06F0F0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW2_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N883),
    .I5(N842),
    .O(N1740)
  );
  MUXF7   \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW3  (
    .I0(N1741),
    .I1(N1742),
    .S(\sopc/openmips0/ex0/hilo_temp [17]),
    .O(N1496)
  );
  LUT6 #(
    .INIT ( 64'hFFFF60009FFF0000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW3_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o110 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(N883),
    .I5(N842),
    .O(N1741)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2016_SW5  (
    .I0(N1743),
    .I1(N1744),
    .S(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1518)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW1  (
    .I0(N1745),
    .I1(N1746),
    .S(N797),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'h0777FFFF00000000 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW1_F  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(rst_IBUF_7365),
    .I5(N796),
    .O(N1745)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(N796),
    .O(N1746)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW3  (
    .I0(N1747),
    .I1(N1748),
    .S(N812),
    .O(N1524)
  );
  LUT6 #(
    .INIT ( 64'h0008080800888888 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW3_F  (
    .I0(N811),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I4(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .O(N1747)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA808080 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW0_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pc_plus_4 [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I5(N811),
    .O(N1748)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o1916_SW5  (
    .I0(N1749),
    .I1(N1750),
    .S(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1527)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o1815_SW4  (
    .I0(N1751),
    .I1(N1752),
    .S(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .O(N1542)
  );
  MUXF7   \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW5  (
    .I0(N1753),
    .I1(N1754),
    .S(N887),
    .O(N1553)
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW5_F  (
    .I0(rst_IBUF_7365),
    .I1(N888),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<31> ),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I5(\sopc/openmips0/mem0/mem_addr_o_31_636 ),
    .O(N1753)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/tlb0/Mmux_tlb_addr25_SW0_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/id0/pc_plus_4[31]_imm_sll2_signedext[31]_add_79_OUT<31> ),
    .I3(N888),
    .I4(\sopc/openmips0/mem0/mem_addr_o_31_636 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1754)
  );
  MUXF7   \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o21_SW0  (
    .I0(N1755),
    .I1(N1756),
    .S(\sopc/openmips0/id0/n0110 ),
    .O(N1557)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDA8 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o21_SW0_F  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(N1443),
    .I2(N1369),
    .I3(N1441),
    .I4(N1367),
    .I5(\sopc/openmips0/tlb_addr_i [30]),
    .O(N1755)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDA8 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o21_SW0_G  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(N1444),
    .I2(N1370),
    .I3(N1442),
    .I4(N1368),
    .I5(\sopc/openmips0/tlb_addr_i [30]),
    .O(N1756)
  );
  MUXF7   \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o15  (
    .I0(N1757),
    .I1(N1758),
    .S(\sopc/openmips0/id0/n0029 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o14 )
  );
  LUT6 #(
    .INIT ( 64'h1511151114041212 ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o15_F  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(N1757)
  );
  LUT6 #(
    .INIT ( 64'h1511151110041612 ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o15_G  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(N1758)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_SW1  (
    .I0(\sopc/openmips0/ex_mem0/mem_cp0_reg_we_1169 ),
    .I1(N288),
    .O(N1761)
  );
  LUT6 #(
    .INIT ( 64'h0000000080200802 ))
  \sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_cp0_reg_write_addr [4]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I5(N1761),
    .O(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 )
  );
  LUT6 #(
    .INIT ( 64'hF0008000F0000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1220  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1214 ),
    .I5(N1767),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1219 )
  );
  LUT6 #(
    .INIT ( 64'h1010101010101011 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1235  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1229 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I5(N1769),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1234 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i661  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [0]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [0]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [0]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [0]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [0]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [0]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out20 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i310  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [26]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [26]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [26]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i441  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [26]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [26]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [26]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out49 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i410  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [27]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [27]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [27]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i510  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [28]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [28]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [28]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out13 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i64  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [29]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [29]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [29]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out14 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i461  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [27]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [27]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [27]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out50 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i471  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [28]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [28]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [28]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out51 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i481  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [29]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [29]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [29]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out52 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [1]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [1]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [1]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out21 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i551  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [1]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [1]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [1]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out59 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [30]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [30]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [30]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out15 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i491  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [30]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [30]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [30]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out53 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [17]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [17]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [17]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i331  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [17]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [17]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [17]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out39 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [18]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [18]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [18]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [19]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [19]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [19]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i341  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [20]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [20]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [20]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i351  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [18]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [18]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [18]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out40 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i361  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [19]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [19]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [19]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out41 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i371  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [20]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [20]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [20]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out42 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [2]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [2]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [2]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out22 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i611  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [2]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [2]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [2]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i381  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [21]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [21]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [21]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out43 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i391  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [22]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [22]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [22]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out44 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i401  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [23]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [23]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [23]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out45 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i451  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [21]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [21]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [21]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i561  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [22]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [22]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [22]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i621  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [23]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [23]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [23]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [3]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [3]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [3]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out17 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [4]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [4]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [4]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out18 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [3]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [3]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [3]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out23 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [4]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [4]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [4]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out24 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i210  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [25]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [25]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [25]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i411  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [24]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [24]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [24]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out46 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i431  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [25]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [25]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [25]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out48 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i631  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [24]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [24]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [24]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [5]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [5]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [5]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out19 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [5]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [5]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [5]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out26 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [12]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [12]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [12]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out33 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i281  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [13]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [13]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [13]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out34 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [14]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [14]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [14]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out35 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [15]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [15]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [15]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out37 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i321  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [16]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [16]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [16]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out38 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i541  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [12]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [12]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [12]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out58 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i571  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [13]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [13]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [13]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out60 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i581  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [14]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [14]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [14]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out61 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i591  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [15]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [15]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [15]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out62 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i601  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [16]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [16]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [16]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out63 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [31]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [31]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [31]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out16 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i501  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [31]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [31]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [31]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out54 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [6]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [6]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [6]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out25 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [6]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [6]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [6]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out27 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [7]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [7]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [7]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out28 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [8]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [8]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [8]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out29 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i301  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [7]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [7]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [7]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out36 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i421  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [8]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [8]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [8]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out47 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i241  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [9]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [9]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [9]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out30 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i251  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [10]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [10]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [10]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out31 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i261  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_hi [11]),
    .I4(\sopc/openmips0/hilo_reg0/hi_o [11]),
    .I5(\sopc/openmips0/ex_mem0/mem_hi [11]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out32 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i511  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [9]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [9]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [9]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out55 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i521  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [10]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [10]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [10]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out56 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \sopc/openmips0/ex0/mem_whilo_i531  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_whilo_1170 ),
    .I2(\sopc/openmips0/mem_wb0/wb_whilo_1028 ),
    .I3(\sopc/openmips0/mem_wb0/wb_lo [11]),
    .I4(\sopc/openmips0/hilo_reg0/lo_o [11]),
    .I5(\sopc/openmips0/ex_mem0/mem_lo [11]),
    .O(\sopc/openmips0/ex0/mem_whilo_i_mmx_out57 )
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<0>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<0> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<1>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<1> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<2>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<2> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<3>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<3> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<4>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<4> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<5>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<5> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<6>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<6> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<7>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<7> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<8>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<8> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<9>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<9> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<10>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<10> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<11>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<11> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<12>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<12> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<13>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<13> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<30>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<30> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [30])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<29>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<29> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [29])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<28>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<28> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [28])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<27>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<27> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<26>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<26> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<25>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<25> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<24>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<24> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [24])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<23>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<23> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<22>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<22> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<21>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<21> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<20>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<20> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<19>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<19> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<18>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<18> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<17>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<17> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<16>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<16> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<15>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<15> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h3C66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<14>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<14> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h11F533F555F5FFF5 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o113  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<1> ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981_2920 ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1771),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o113_4977 )
  );
  LUT6 #(
    .INIT ( 64'h11F533F555F5FFF5 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o13  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<0> ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1761 ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1773),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o114_4979 )
  );
  LUT6 #(
    .INIT ( 64'h11F533F555F5FFF5 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o123  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<2> ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11201 ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1775),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o122 )
  );
  LUT6 #(
    .INIT ( 64'h11F533F555F5FFF5 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o263  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<4> ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11281 ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1777),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o262 )
  );
  LUT6 #(
    .INIT ( 64'h11F533F555F5FFF5 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o233  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<3> ),
    .I2(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11261 ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1779),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o232 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o193  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<26> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<26> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1781),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o83  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<16> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1783),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o82 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o93  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<17> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<17> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1785),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o92 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o133  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<20> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<20> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1787),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o132 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1113  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<19> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<19> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1789),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1112 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o103  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<18> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<18> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1791),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o163  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<23> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<23> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1793),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o162 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o153  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<22> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<22> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1795),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o152 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o143  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<21> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<21> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1797),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o142 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o183  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<25> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<25> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1799),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o173  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<24> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<24> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1801),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o172 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o223  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<29> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<29> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1803),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o222 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<28> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<28> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1805),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 )
  );
  LUT6 #(
    .INIT ( 64'h115F335F555FFF5F ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o203  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<27> ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<27> ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(N1807),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 )
  );
  LUT6 #(
    .INIT ( 64'h075707F75757F7F7 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o243  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<30> ),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<30> ),
    .I4(N1809),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00015555 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades123110_SW0  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12317_5695 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .I2(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12318_5696 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .I4(\sopc/openmips0/cp0_reg0/_n1164_inv ),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .O(N1811)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades123110  (
    .I0(\sopc/openmips0/mem0/current_inst_address_i[31]_GND_77_o_not_equal_214_o ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_1388_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .I4(N1811),
    .I5(\sopc/openmips0/mem0/Mmux_excepttype_is_ades12316_5694 ),
    .O(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 )
  );
  LUT6 #(
    .INIT ( 64'h0404044004404000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o257  (
    .I0(\sopc/openmips0/ex0/_n0397 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o112_3296 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o257_5464 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o116  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [0]),
    .I2(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o18 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888FFFFF000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o150_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_PWR_9_o_equal_142_o ),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/result_sum [0]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o147 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o143_5170 ),
    .O(N1813)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o150  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o137_5164 ),
    .I4(N1813),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o130_5157 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o148_5173 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o73_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [15]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<15> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1815)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o73  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/mem_wdata_o [15]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1815),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o72 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o63_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [14]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<14> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1817)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o63  (
    .I0(\sopc/openmips0/if_id0/id_inst [14]),
    .I1(\sopc/openmips0/mem_wdata_o [14]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1817),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o62 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o53_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [13]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<13> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1819)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o53  (
    .I0(\sopc/openmips0/if_id0/id_inst [13]),
    .I1(\sopc/openmips0/mem_wdata_o [13]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1819),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o52 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o43_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [12]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<12> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1821)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o43  (
    .I0(\sopc/openmips0/if_id0/id_inst [12]),
    .I1(\sopc/openmips0/mem_wdata_o [12]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1821),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o42 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o273_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [5]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<5> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1823)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o273  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/mem_wdata_o [5]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1823),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o272 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o303_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [8]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<8> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1825)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o303  (
    .I0(\sopc/openmips0/if_id0/id_inst [8]),
    .I1(\sopc/openmips0/mem_wdata_o [8]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1825),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o302 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o293_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [7]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<7> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1827)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o293  (
    .I0(\sopc/openmips0/if_id0/id_inst [7]),
    .I1(\sopc/openmips0/mem_wdata_o [7]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1827),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o292 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o283_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [6]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<6> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1829)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o283  (
    .I0(\sopc/openmips0/if_id0/id_inst [6]),
    .I1(\sopc/openmips0/mem_wdata_o [6]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1829),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o282 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o313_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [9]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<9> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1831)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o313  (
    .I0(\sopc/openmips0/if_id0/id_inst [9]),
    .I1(\sopc/openmips0/mem_wdata_o [9]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1831),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o312 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [11]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<11> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1833)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33  (
    .I0(\sopc/openmips0/if_id0/id_inst [11]),
    .I1(\sopc/openmips0/mem_wdata_o [11]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1833),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_5004 )
  );
  LUT6 #(
    .INIT ( 64'h0F070F0FFF77FFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o23_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [10]),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<10> ),
    .I3(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .I5(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .O(N1835)
  );
  LUT6 #(
    .INIT ( 64'h3333FFF53333FF05 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o23  (
    .I0(\sopc/openmips0/if_id0/id_inst [10]),
    .I1(\sopc/openmips0/mem_wdata_o [10]),
    .I2(\sopc/openmips0/reg1_read ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o2101 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I5(N1835),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_5008 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1914_SW0  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o1913_5336 ),
    .O(N1837)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80F0FFFF8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1914  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [26]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o197_5331 ),
    .I5(N1837),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1914_5337 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2014_SW0  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2012_5346 ),
    .O(N1839)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80F0FFFF8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2014  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [27]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o206 ),
    .I5(N1839),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2013_5347 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2123_SW0  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2116_5498 ),
    .O(N1841)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80F0FFFF8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2123  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [28]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o219_5494 ),
    .I5(N1841),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2117 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2216_SW0  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2212_5510 ),
    .O(N1843)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80F0FFFF8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2216  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [29]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o226_5506 ),
    .I5(N1843),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2213_5511 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2413_SW0  (
    .I0(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2412_5522 ),
    .O(N1845)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80F0FFFF8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2413  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_cp0_reg_data [30]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_316_o_4203 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o246_5518 ),
    .I5(N1845),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2413_5523 )
  );
  LUT6 #(
    .INIT ( 64'h5555555511011111 ))
  \sopc/openmips0/ex0/Mmux_wdata_o196_SW0  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o193_5329 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o194_5330 ),
    .I2(\sopc/openmips0/ex0/Sh1541 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(N1847)
  );
  LUT6 #(
    .INIT ( 64'h00000000AAAAEFFF ))
  \sopc/openmips0/ex0/Mmux_wdata_o206_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh1551 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_reg2_i[31]_select_29_OUT<0>1 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o203_5341 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o202 ),
    .O(N1849)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2115  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I2(\sopc/openmips0/ex0/Sh236 ),
    .I3(N1851),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o213_5490 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o218_5493 )
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<15>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I4(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<14>_3503 ),
    .O(\sopc/openmips0/ex0/Mcompar_reg1_i[31]_reg2_i[31]_LessThan_40_o_cy<15>_3502 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT74_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o712 ),
    .I1(\sopc/openmips0/id0/_n1145 ),
    .I2(N1853),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I4(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o713 ),
    .O(N642)
  );
  LUT6 #(
    .INIT ( 64'h0000A8AA0000FCFF ))
  \sopc/openmips0/id0/Mmux_reg2_read_o16_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I4(\sopc/openmips0/id0/_n1073 [4]),
    .I5(\sopc/openmips0/id0/Mmux_reg2_read_o13 ),
    .O(N1855)
  );
  LUT6 #(
    .INIT ( 64'h0000A2F300000000 ))
  \sopc/openmips0/id0/Mmux_reg2_read_o16  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(N1855),
    .I2(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I3(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I5(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .O(\sopc/openmips0/reg2_read )
  );
  LUT6 #(
    .INIT ( 64'h0800080808080808 ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW8  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT34_4828 ),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I3(\sopc/openmips0/id0/_n0959 ),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o ),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(N1303)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT15_SW0_SW0  (
    .I0(\sopc/openmips0/id0/_n1073 [4]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT11_4804 ),
    .I3(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT12_4805 ),
    .O(N1857)
  );
  LUT6 #(
    .INIT ( 64'h4040404040405540 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT15_SW0  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I3(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I4(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I5(N1857),
    .O(N646)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0080 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT23_SW0_SW0  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT2 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I4(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .O(N1859)
  );
  LUT6 #(
    .INIT ( 64'h5555444044404440 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT23_SW0  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I1(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I2(\sopc/openmips0/id0/Mmux_alusel_o321_2879 ),
    .I3(N1859),
    .I4(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I5(rst_IBUF_7365),
    .O(N648)
  );
  LUT6 #(
    .INIT ( 64'h20202020202020AA ))
  \sopc/openmips0/id0/Mmux_wd_o12  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I2(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I3(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(N1861),
    .O(\sopc/openmips0/id0/Mmux_wd_o12_2887 )
  );
  LUT5 #(
    .INIT ( 32'hBFA8BBA8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/if_id0/id_inst [14]),
    .I2(\sopc/openmips0/if_id0/id_inst [11]),
    .I3(\sopc/openmips0/if_id0/id_inst [13]),
    .I4(\sopc/openmips0/if_id0/id_inst [12]),
    .O(N1863)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .O(N1865)
  );
  LUT6 #(
    .INIT ( 64'h5554FFF4555FFFFF ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981  (
    .I0(\sopc/openmips0/if_id0/id_inst [1]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/id0/_n0959 ),
    .I3(N1865),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 ),
    .I5(\sopc/openmips0/if_id0/id_inst [7]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1981_2920 )
  );
  LUT6 #(
    .INIT ( 64'hD85050F0F0F0F0F0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o119  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/bad_v_addr_o [0]),
    .I2(\sopc/openmips0/cp0_reg0/index_o_0_1900 ),
    .I3(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o117_5153 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2317  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_1_o_2_1850 ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2317_5574 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2320  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [2]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2320_5577 )
  );
  LUT6 #(
    .INIT ( 64'h0880080000800000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1511  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [22]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [22]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1510_5438 )
  );
  LUT6 #(
    .INIT ( 64'h0880080000800000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1610  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [23]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [23]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1610_5453 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2714  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_1_o_4_1852 ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2714_5535 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2717  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [4]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2717_5538 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2614  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_1_o_3_1851 ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2614_5553 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2617  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [3]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2617_5556 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o49  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [12]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o48_5183 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2814  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/entry_lo_1_o_5_1853 ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2814_5483 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2817  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/compare_o [5]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2817_5486 )
  );
  LUT6 #(
    .INIT ( 64'h0880080000800000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2512  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I4(\sopc/openmips0/cp0_reg0/count_o [31]),
    .I5(\sopc/openmips0/cp0_reg0/compare_o [31]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2512_5469 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<5>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [10]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<15>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [0]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<14>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<13>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [2]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<12>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<11>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<10>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<9>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [6]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<8>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [7]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<7>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [8]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<6>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [15]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [9]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<4>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [11]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<3>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [12]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<2>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [13]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<1>1  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [14]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \sopc/openmips0/mem0/Mmux_wdata_o164_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [23]),
    .O(N1867)
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/mem0/Mmux_wdata_o164  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I3(\sopc/openmips0/mem0/Mmux_wdata_o162 ),
    .I4(N1867),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o163_5685 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \sopc/openmips0/mem0/mem_we_o2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(N1869),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/mem0/mem_we_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/if_id0/id_inst [2]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(N1871)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1  (
    .I0(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I3(N1871),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 ),
    .O(\sopc/openmips0/id0/op[5]_op2[4]_select_179_OUT<0>1_2927 )
  );
  LUT3 #(
    .INIT ( 8'h47 ))
  \sopc/openmips0/ex0/Sh41_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .O(N1873)
  );
  LUT6 #(
    .INIT ( 64'h3232327610101054 ))
  \sopc/openmips0/ex0/Sh41  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh9 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(N1873),
    .I5(\sopc/openmips0/ex0/Sh5 ),
    .O(\sopc/openmips0/ex0/Sh41_3905 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o174  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I4(\sopc/openmips0/ex0/Sh120 ),
    .I5(\sopc/openmips0/ex0/Sh124 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o174_5304 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o302  (
    .I0(\sopc/openmips0/ex0/_n04231_5114 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I5(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o301_5276 )
  );
  LUT6 #(
    .INIT ( 64'hAA80888088808880 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_whilo_GND_76_o_MUX_785_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .O(\sopc/openmips0/ex_mem0/mem_whilo_GND_76_o_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o125  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o124_5121 )
  );
  LUT6 #(
    .INIT ( 64'h8200000005008700 ))
  \sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .I2(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I3(\sopc/openmips0/mem_wb0/wb_wreg_1029 ),
    .I4(\sopc/openmips0/if_id0/id_inst [19]),
    .I5(\sopc/openmips0/mem_wb0/wb_wd [3]),
    .O(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o1_4789 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Mmux_wdata_o235  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o235_5563 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555557 ))
  \sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o<4>1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(\sopc/openmips0/if_id0/id_inst [17]),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .I4(\sopc/openmips0/if_id0/id_inst [19]),
    .I5(\sopc/openmips0/if_id0/id_inst [20]),
    .O(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o )
  );
  LUT6 #(
    .INIT ( 64'h8200008200000000 ))
  \sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(\sopc/openmips0/ex_mem0/mem_wd [4]),
    .I4(\sopc/openmips0/if_id0/id_inst [20]),
    .I5(\sopc/openmips0/ex_mem0/mem_wreg_1171 ),
    .O(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o1_4995 )
  );
  LUT4 #(
    .INIT ( 16'h2002 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT32  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT31_4825 )
  );
  LUT5 #(
    .INIT ( 32'h10011010 ))
  \sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT31  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_alusel[2]_GND_72_o_mux_16_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \sopc/bus_top0/ram0/ram_driver0/_n01691  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/baseram_we_184 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0169 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \sopc/bus_top0/ram0/ram_driver0/_n01701  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/extram_we_187 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0170 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sopc/bus_top0/ram0/ram_driver0/_n0213_inv1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/bus_top0/ram0/ram_driver0/extram_we_187 ),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0213_inv )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sopc/bus_top0/ram0/ram_driver0/_n0194_inv1  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/baseram_we_184 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/_n0194_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o6_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o62 ),
    .I5(\sopc/openmips0/ex_wdata_o [14]),
    .O(N214)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o5_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o52 ),
    .I5(\sopc/openmips0/ex_wdata_o [13]),
    .O(N216)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o42 ),
    .I5(\sopc/openmips0/ex_wdata_o [12]),
    .O(N218)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o3_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_5004 ),
    .I5(\sopc/openmips0/ex_wdata_o [11]),
    .O(N226)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o2_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_5008 ),
    .I5(\sopc/openmips0/ex_wdata_o [10]),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o32_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o312 ),
    .I5(\sopc/openmips0/ex_wdata_o [9]),
    .O(N220)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o31_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o302 ),
    .I5(\sopc/openmips0/ex_wdata_o [8]),
    .O(N222)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o30_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o292 ),
    .I5(\sopc/openmips0/ex_wdata_o [7]),
    .O(N224)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o29_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o282 ),
    .I5(\sopc/openmips0/ex_wdata_o [6]),
    .O(N228)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF77FFFFFFF7 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o28_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .I1(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11010 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o272 ),
    .I5(\sopc/openmips0/ex_wdata_o [5]),
    .O(N230)
  );
  LUT6 #(
    .INIT ( 64'h88A8888888A08888 ))
  \sopc/openmips0/id0/Mmux_reg1_addr_o5  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [25]),
    .I2(\sopc/openmips0/if_id0/id_inst [20]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I4(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT175 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .O(\sopc/openmips0/reg1_addr [4])
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1771  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [0]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<0> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT177 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1991  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [1]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<1> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT199 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [2]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<2> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1121 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11271  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [3]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<3> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1127 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11291  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [4]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<4> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1129 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11311  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [5]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<5> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1131 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11331  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [6]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<6> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1133 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11351  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [7]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<7> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1135 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11371  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [8]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<8> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1137 )
  );
  LUT6 #(
    .INIT ( 64'h0000050100000000 ))
  \sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_189_o51  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/id0/_n0959 ),
    .I5(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .O(\sopc/openmips0/id0/Mmux_wreg_o111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sopc/openmips0/id0/op3[5]_PWR_6_o_equal_39_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/if_id0/id_inst [5]),
    .I4(\sopc/openmips0/if_id0/id_inst [1]),
    .I5(\sopc/openmips0/if_id0/id_inst [2]),
    .O(\sopc/openmips0/id0/op3[5]_PWR_6_o_equal_39_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \sopc/openmips0/id0/op3[5]_PWR_6_o_equal_38_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/if_id0/id_inst [0]),
    .I3(\sopc/openmips0/if_id0/id_inst [5]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .I5(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id0/op3[5]_PWR_6_o_equal_38_o )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1791  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [10]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<10> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT179 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1811  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [11]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<11> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT181 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11391  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [9]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<9> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1139 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1831  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [12]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<12> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT183 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1851  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [13]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<13> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT185 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1871  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [14]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<14> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT187 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1911  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [16]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<16> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT191 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1931  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [17]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<17> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT193 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1891  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [15]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<15> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT189 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1951  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [18]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<18> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT195 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1971  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [19]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<19> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT197 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11011  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [20]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<20> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1101 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11031  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [21]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<21> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1103 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11051  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [22]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<22> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1105 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11071  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [23]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<23> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1107 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11091  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [24]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<24> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1109 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [25]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<25> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1111 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [26]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<26> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1113 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [27]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<27> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1115 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [28]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<28> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1117 )
  );
  LUT6 #(
    .INIT ( 64'h0088008800A00000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [29]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<29> ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1119 )
  );
  LUT6 #(
    .INIT ( 64'h080808080A000000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11252  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [31]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<31> ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11251_5010 )
  );
  LUT6 #(
    .INIT ( 64'h080808080A000000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11231  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wdata [30]),
    .I2(\sopc/openmips0/regfile1/raddr2[4]_GND_71_o_equal_21_o ),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_read_port_25_OUT<30> ),
    .I4(\sopc/openmips0/reg2_read ),
    .I5(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1123 )
  );
  LUT6 #(
    .INIT ( 64'h00001F1000001010 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194_SW4  (
    .I0(\sopc/openmips0/mem_wdata_o [26]),
    .I1(\sopc/openmips0/mem_wdata_o [28]),
    .I2(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o ),
    .I3(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .I4(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .O(N1548)
  );
  LUT6 #(
    .INIT ( 64'hFEDCBA9876543210 ))
  \sopc/openmips0/ex0/Sh1441  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh112 ),
    .I3(\sopc/openmips0/ex0/Sh116 ),
    .I4(\sopc/openmips0/ex0/Sh120 ),
    .I5(\sopc/openmips0/ex0/Sh124 ),
    .O(\sopc/openmips0/ex0/Sh144 )
  );
  LUT4 #(
    .INIT ( 16'h5A66 ))
  \sopc/openmips0/ex0/Madd_result_sum_lut<31>  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<31> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_693_o ),
    .O(\sopc/openmips0/ex0/Madd_result_sum_lut [31])
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o1612  (
    .I0(\sopc/openmips0/cp0_reg0/entry_lo_0_o_23_1897 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I4(\sopc/openmips0/cp0_reg0/ebase_o_23_2198 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1612_5455 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1451  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh117 ),
    .I3(\sopc/openmips0/ex0/Sh125 ),
    .I4(\sopc/openmips0/ex0/Sh121 ),
    .I5(\sopc/openmips0/ex0/Sh113 ),
    .O(\sopc/openmips0/ex0/Sh145 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1471  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh119 ),
    .I3(\sopc/openmips0/ex0/Sh127_3876 ),
    .I4(\sopc/openmips0/ex0/Sh123 ),
    .I5(\sopc/openmips0/ex0/Sh115 ),
    .O(\sopc/openmips0/ex0/Sh147 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh1461  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/ex0/Sh118 ),
    .I3(\sopc/openmips0/ex0/Sh126 ),
    .I4(\sopc/openmips0/ex0/Sh122 ),
    .I5(\sopc/openmips0/ex0/Sh114 ),
    .O(\sopc/openmips0/ex0/Sh146 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBBFB ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11281111  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .I2(\sopc/openmips0/if_id0/id_inst [0]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(\sopc/openmips0/if_id0/id_inst [5]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1128111 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh421  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh6 ),
    .I3(\sopc/openmips0/ex0/Sh10 ),
    .I4(\sopc/openmips0/ex0/Sh2 ),
    .O(\sopc/openmips0/ex0/Sh42 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Sh431  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh7 ),
    .I3(\sopc/openmips0/ex0/Sh11 ),
    .I4(\sopc/openmips0/ex0/Sh3 ),
    .O(\sopc/openmips0/ex0/Sh43 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>11  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/mem0/Mmux_wdata_o2111  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/_n06432 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o211 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o133  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_188_o<7>1 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o131_5158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh472  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh7 ),
    .I3(\sopc/openmips0/ex0/Sh3 ),
    .I4(\sopc/openmips0/ex0/Sh11 ),
    .I5(\sopc/openmips0/ex0/Sh15 ),
    .O(\sopc/openmips0/ex0/Sh47 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh462  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/ex0/Sh6 ),
    .I3(\sopc/openmips0/ex0/Sh2 ),
    .I4(\sopc/openmips0/ex0/Sh10 ),
    .I5(\sopc/openmips0/ex0/Sh14 ),
    .O(\sopc/openmips0/ex0/Sh46 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc1101  (
    .I0(\sopc/openmips0/mem_excepttype_o[3] ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mem_excepttype_o[0] ),
    .I3(\sopc/openmips0/mem_excepttype_o[2] ),
    .I4(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .O(\sopc/openmips0/ctrl0/Mmux_new_pc110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>11  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .O(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/ex0/Sh1591  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh159 )
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \sopc/openmips0/ex0/Sh1581  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .O(\sopc/openmips0/ex0/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/mem0/_n064321  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .O(\sopc/openmips0/mem0/_n06432 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/mem0/Mmux_wdata_o251  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I4(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out72 ),
    .I5(\sopc/openmips0/mem0/mem_addr_i<0>_mmx_out73 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o25 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \sopc/openmips0/ctrl0/Mmux_flush11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_excepttype_o[3] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I4(\sopc/openmips0/mem_excepttype_o[0] ),
    .O(\sopc/openmips0/flush )
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o12_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [0]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_0_605 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N971)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o23_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [2]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_2_607 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N979)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o26_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [3]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_3_608 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N983)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o27_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [4]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_4_609 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N987)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o30_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [7]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_7_612 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N999)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o31_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [8]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_8_613 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1003)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o32_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [9]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_9_614 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1007)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o3_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [11]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_11_616 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1011)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o16_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [23]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_23_628 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1031)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o17_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [24]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_24_629 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1035)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o22_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [29]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_29_634 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1047)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o24_SW9  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [30]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_30_635 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1087)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o2_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [10]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_10_615 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1192)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/mem0/Mmux_wdata_o161  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/wishbone_bus0/mem_data_o_23_1674 ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o16 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o121_SW2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [1]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_1_606 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N975)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o4_SW6  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [12]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_12_617 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1015)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o7_SW6  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [15]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_15_620 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1019)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o121  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o12_5117 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o28_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [5]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I5(\sopc/openmips0/mem0/mem_addr_o_5_610 ),
    .O(N991)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o29_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [6]),
    .I4(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .I5(\sopc/openmips0/mem0/mem_addr_o_6_611 ),
    .O(N995)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o13_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [20]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_20_625 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1023)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o15_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [22]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_22_627 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1027)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o20_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [27]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_27_632 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1039)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o21_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [28]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_28_633 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1043)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o18_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [25]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_25_630 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1051)
  );
  LUT6 #(
    .INIT ( 64'hAAAA880888088808 ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o19_SW3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o110 ),
    .I2(\sopc/openmips0/flush ),
    .I3(\sopc/openmips0/new_pc [26]),
    .I4(\sopc/openmips0/mem0/mem_addr_o_26_631 ),
    .I5(\sopc/openmips0/wishbone_bus0/Mmux_tlb_addr_o111 ),
    .O(N1055)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o91  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [17]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o9 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o101  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [18]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o10 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1110  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [19]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1110_5388 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1310  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [20]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1310_5401 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o231  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [2]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o231_5560 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1410  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [21]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o149_5415 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o152  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [22]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o151_5429 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o161  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [23]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o161_5444 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o271  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [4]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o271_5525 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o261  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [3]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o261_5542 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o171  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [24]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o171_5301 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o181  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [25]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o181_5315 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o41  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [12]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o4 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o61  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [14]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o6 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o71  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [15]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o7 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o51  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [13]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o5 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o81  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [16]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o8 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o281  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [5]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o281_5473 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o251  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [31]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o251_5459 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o291  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [6]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o291_5238 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o311  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [8]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o31_5249 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o301  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [7]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o30 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o210  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [10]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o31  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [11]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o3 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o324  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_link_address [9]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o322_5289 )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>11  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [31]),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_147_o<5>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [31]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .I5(\sopc/openmips0/if_id0/id_inst [26]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [30]),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o<5>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [28]),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(\sopc/openmips0/if_id0/id_inst [29]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFDFFFFFFFFF ))
  \sopc/openmips0/id0/n01107_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [31]),
    .I5(\sopc/openmips0/if_id0/id_inst [26]),
    .O(N1069)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  \sopc/bus_top0/bus0/_n0076<0>1_SW0  (
    .I0(\sopc/openmips0/mem_excepttype_o[0] ),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable )
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  \sopc/openmips0/mem0/_n06501  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I3(\sopc/openmips0/mem0/_n06432 ),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(\sopc/openmips0/mem0/_n0650 )
  );
  LUT4 #(
    .INIT ( 16'h1514 ))
  \sopc/openmips0/cp0_reg0/_n08041  (
    .I0(\sopc/openmips0/mem_excepttype_o[3] ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .O(\sopc/openmips0/cp0_reg0/_n0804 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_48_o111  (
    .I0(\sopc/openmips0/if_id0/id_inst [5]),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/if_id0/id_inst [0]),
    .I3(\sopc/openmips0/if_id0/id_inst [2]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .I5(\sopc/openmips0/if_id0/id_inst [3]),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_48_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400040000 ))
  \sopc/openmips0/id0/_n11451  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [30]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/_n1145 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8A8A8A8A8A8A8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT31  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>2 ),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<5>3 ),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h04440446 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT52  (
    .I0(\sopc/openmips0/if_id0/id_inst [2]),
    .I1(\sopc/openmips0/if_id0/id_inst [4]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT51_4832 )
  );
  LUT5 #(
    .INIT ( 32'hB9899999 ))
  \sopc/openmips0/id0/Mmux_wd_o15_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [29]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(\sopc/openmips0/if_id0/id_inst [28]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o83  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82_4734 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o93  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o92_4737 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o103  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o102_4740 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o113  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o112_4743 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o133  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o132_4747 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o143  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o142_4750 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o153  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o152_4753 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o163  (
    .I0(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_50_o ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o162_4756 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o171  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<24> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o17 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o181  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<25> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o18 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o191  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<26> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o201  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<27> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o20 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o215  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<28> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o211_4765 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o221  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<29> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o221_4767 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o241  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<30> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o24 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o251  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<31> ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_49_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o25 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_HI110611  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .O(\sopc/openmips0/ex0/Mmux_HI11061 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_PWR_48_o_Select_224_o<1>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [1]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .O(N12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<9>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [9]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .O(N14)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<8>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [8]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .O(N16)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<7>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [7]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .O(N18)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<6>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [6]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .O(N20)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<5>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [5]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .O(N22)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<4>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [4]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .O(N24)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<3>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [3]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .O(N26)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<31>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [31]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .O(N28)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<30>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [30]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .O(N30)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<2>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [2]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .O(N32)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<29>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [29]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .O(N34)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<28>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [28]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .O(N36)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<27>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [27]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .O(N38)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<26>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [26]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .O(N40)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<25>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [25]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .O(N42)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<24>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [24]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .O(N44)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<23>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [23]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .O(N46)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<22>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [22]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .O(N48)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<21>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [21]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .O(N50)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<20>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [20]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .O(N52)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<19>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [19]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .O(N54)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<18>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [18]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .O(N56)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<17>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [17]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .O(N58)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<16>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [16]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .O(N60)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<15>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [15]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .O(N62)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<14>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [14]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .O(N64)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<13>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [13]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .O(N66)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<12>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [12]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .O(N68)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<11>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [11]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .O(N70)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<10>_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [10]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .O(N72)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT12  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [0]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT210  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [10]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [10]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT33  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [11]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [11]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT41  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [12]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [12]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT51  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [13]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [13]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT61  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [14]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [14]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT71  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [15]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [15]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT81  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [16]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [16]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT91  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [17]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [17]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT101  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [18]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [18]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT111  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [19]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [19]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT131  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [20]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [20]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT141  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [21]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [21]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT151  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [22]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [22]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT161  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [23]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [23]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT171  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [24]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [24]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT181  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [25]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [25]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT191  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [26]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [26]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT201  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [27]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [27]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT211  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [28]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [28]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT221  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [29]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [29]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT231  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [2]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT241  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [30]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [30]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT251  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [31]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [31]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT261  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [3]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT271  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [4]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT281  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [5]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT291  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [6]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [6]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT301  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [7]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [7]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT311  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [8]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [8]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/openmips0/cp0_reg0/Mmux_status_o[31]_waddr_i[4]_mux_145_OUT321  (
    .I0(\sopc/openmips0/cp0_reg0/status_o [9]),
    .I1(\sopc/openmips0/cp0_reg0/waddr_i[4]_GND_113_o_equal_14_o ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [9]),
    .O(\sopc/openmips0/cp0_reg0/status_o[31]_waddr_i[4]_mux_145_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFDFFFFFFFFF ))
  \sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT1101  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .O(\sopc/openmips0/cp0_reg0/Mmux_count_o[31]_waddr_i[4]_mux_143_OUT110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \sopc/openmips0/cp0_reg0/_n1160_inv1  (
    .I0(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [3]),
    .I1(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [2]),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [0]),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [1]),
    .I5(\sopc/openmips0/mem_wb0/wb_cp0_reg_write_addr [4]),
    .O(\sopc/openmips0/cp0_reg0/_n1160_inv )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o1  (
    .I0(\sopc/bus_top0/uart0/u1/tickgen/Acc [17]),
    .I1(\sopc/bus_top0/uart0/u1/OversamplingCnt [1]),
    .I2(\sopc/bus_top0/uart0/u1/OversamplingCnt [2]),
    .I3(\sopc/bus_top0/uart0/u1/OversamplingCnt [0]),
    .I4(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd1_4612 ),
    .O(\sopc/bus_top0/uart0/u1/sampleNow_RxD_state[3]_AND_1533_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT21  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [10]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT31  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [11]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT41  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [12]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT51  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [13]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT61  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [14]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT71  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [15]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT151  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [8]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT161  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [9]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult91  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<17> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [17])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult101  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<18> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [18])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult111  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<19> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [19])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult131  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<20> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [20])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult141  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<21> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [21])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult151  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<22> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [22])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult161  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<23> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [23])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult171  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<24> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [24])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult181  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<25> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [25])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult191  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<26> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [26])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult201  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<27> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [27])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult211  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<28> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [28])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult221  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<29> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [29])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \sopc/openmips0/ex0/Mmux_opdata2_mult241  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I1(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I2(\sopc/openmips0/ex0/reg2_i[31]_GND_73_o_add_35_OUT<30> ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .O(\sopc/openmips0/ex0/opdata2_mult [30])
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT251_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11252_5011 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [31]),
    .O(N540)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT241_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11231_5072 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [30]),
    .O(N538)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT221_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11191_5070 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [29]),
    .O(N536)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT211_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11171_5068 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [28]),
    .O(N534)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT201_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11151_5066 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [27]),
    .O(N532)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT191_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11131_5064 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [26]),
    .O(N530)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT181_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11111_5062 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [25]),
    .O(N528)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT171_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11091_5060 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [24]),
    .O(N526)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT161_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11071_5058 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [23]),
    .O(N524)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT151_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11051_5056 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [22]),
    .O(N522)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT141_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11031_5054 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [21]),
    .O(N520)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT131_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11011_5052 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [20]),
    .O(N518)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT111_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1971_5050 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [19]),
    .O(N516)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT101_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1951_5048 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [18]),
    .O(N514)
  );
  LUT5 #(
    .INIT ( 32'h0000002A ))
  \sopc/openmips0/id0/Mmux_aluop_o411  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I3(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o41 )
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \sopc/openmips0/id_ex0/Mmux_ex_reg2[31]_GND_72_o_mux_18_OUT91_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1931_5046 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg2_read ),
    .I4(\sopc/openmips0/ex_wdata_o [17]),
    .O(N512)
  );
  LUT6 #(
    .INIT ( 64'h000000002800AA00 ))
  \sopc/openmips0/regfile1/Mmux_rdata11101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(\sopc/openmips0/regfile1/Mmux_rdata1110 )
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o134_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [20]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o132 ),
    .O(N783)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1114_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [19]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1112 ),
    .O(N785)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o104_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [18]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o102 ),
    .O(N787)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o164_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [23]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o162 ),
    .O(N777)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o154_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [22]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o152 ),
    .O(N779)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o144_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [21]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o142 ),
    .O(N781)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o194_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [26]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .O(N771)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o184_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [25]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ),
    .O(N773)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o174_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [24]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o172 ),
    .O(N775)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o224_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [29]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o222 ),
    .O(N765)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o214_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [28]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o212 ),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o204_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [27]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ),
    .O(N769)
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o244_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [30]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o242 ),
    .O(N763)
  );
  LUT6 #(
    .INIT ( 64'h7BFFFFFF21000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2516_SW4  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [31]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o252 ),
    .O(N1072)
  );
  LUT5 #(
    .INIT ( 32'h0200F2F0 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1591_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I2(\sopc/openmips0/id0/reg1_read_o_ex_wd_i[4]_AND_260_o ),
    .I3(N775),
    .I4(N937),
    .O(N1384)
  );
  LUT5 #(
    .INIT ( 32'h44404040 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT11251  (
    .I0(\sopc/openmips0/reg2_read ),
    .I1(\sopc/openmips0/if_id0/id_inst [15]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .O(\sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1125 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o167  (
    .I0(\sopc/openmips0/ex0/result_sum [23]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o166_5449 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o167_5450 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o158  (
    .I0(\sopc/openmips0/ex0/result_sum [22]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o156_5434 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o157_5435 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1316  (
    .I0(\sopc/openmips0/ex0/result_sum [20]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1315_5406 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1316_5407 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1416  (
    .I0(\sopc/openmips0/ex0/result_sum [21]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1414_5420 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1415_5421 )
  );
  LUT6 #(
    .INIT ( 64'h84000000DEFFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o254_SW0  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [31]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o252 ),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o102  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh226 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh146 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o101_5376 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1112  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh2251 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh147 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1111_5389 )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o21111  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2111 )
  );
  LUT6 #(
    .INIT ( 64'hBF3F3F3FAA000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o203  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<2>1 ),
    .I2(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<3>1 ),
    .I3(\sopc/openmips0/ex0/Sh43 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o16141 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o202 )
  );
  LUT6 #(
    .INIT ( 64'h00000000B3A28080 ))
  \sopc/openmips0/mem0/Mmux_wdata_o71  (
    .I0(\sopc/openmips0/mem0/Mmux_wdata_o211 ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/wishbone_bus0/mem_data_o_31_1682 ),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o ),
    .I4(\sopc/openmips0/wishbone_bus0/mem_data_o_15_1666 ),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o7 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o82  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh159 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh144 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o81_5350 )
  );
  LUT6 #(
    .INIT ( 64'h1011101010101010 ))
  \sopc/openmips0/mem0/Mmux_wdata_o17211  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_48_o ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .O(\sopc/openmips0/mem0/Mmux_wdata_o1721 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1312  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh228 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh148 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1312_5403 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1412  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh229 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh149 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1411_5417 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o154  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh230 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh150 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o153_5431 )
  );
  LUT6 #(
    .INIT ( 64'h00080008FFFF0008 ))
  \sopc/openmips0/ex0/Mmux_wdata_o163  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/ex0/Sh151 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o16141 ),
    .I5(\sopc/openmips0/ex0/PWR_9_o_GND_73_o_sub_22_OUT<3>1 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o163_5446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o273  (
    .I0(\sopc/openmips0/ex0/Sh148 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh228 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o273_5527 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o274  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1281 ),
    .I4(\sopc/openmips0/ex0/Sh1321 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o274_5528 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \sopc/openmips0/ex0/Sh15411  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .I5(\sopc/openmips0/ex0/Sh122 ),
    .O(\sopc/openmips0/ex0/Sh1541 )
  );
  LUT6 #(
    .INIT ( 64'hA888AA8A20002202 ))
  \sopc/openmips0/ex0/Mmux_wdata_o173  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh16 ),
    .I4(N280),
    .I5(\sopc/openmips0/ex0/Sh521 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o173_5303 )
  );
  LUT6 #(
    .INIT ( 64'hA888AA8A20002202 ))
  \sopc/openmips0/ex0/Mmux_wdata_o194  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh18 ),
    .I4(N276),
    .I5(\sopc/openmips0/ex0/Sh541 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o194_5330 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o315  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o312_5251 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o313_5252 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o311_5250 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o314_5253 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o316  (
    .I0(\sopc/openmips0/ex0/result_sum [8]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o314_5253 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o315_5254 )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \sopc/openmips0/ex0/Sh15511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(\sopc/openmips0/ex0/Sh123 ),
    .O(\sopc/openmips0/ex0/Sh1551 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o204  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh23 ),
    .I4(\sopc/openmips0/ex0/Sh15 ),
    .I5(\sopc/openmips0/ex0/Sh591_3246 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o203_5341 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o225  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o16141 ),
    .I1(\sopc/openmips0/ex0/Sh2371 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh157 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o222_5502 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o214  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o22 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o23 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o21 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o24 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o215  (
    .I0(\sopc/openmips0/ex0/result_sum [10]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o24 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o25 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o36  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o33_5265 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o34_5266 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o32 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o35_5267 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o37  (
    .I0(\sopc/openmips0/ex0/result_sum [11]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/_n04231_5114 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o35_5267 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o36_5268 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o283  (
    .I0(\sopc/openmips0/ex0/Sh149 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh229 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o283_5475 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o284  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1291 ),
    .I4(\sopc/openmips0/ex0/Sh1331 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o284_5476 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o242  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o10141 ),
    .I1(\sopc/openmips0/ex0/Sh238 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/Sh158 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o242_5514 )
  );
  LUT6 #(
    .INIT ( 64'h8080808080000000 ))
  \sopc/openmips0/mem0/Mmux_excepttype_is_ades12  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I1(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I5(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .O(\sopc/openmips0/mem0/excepttype_is_ades )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o293  (
    .I0(\sopc/openmips0/ex0/Sh150 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I4(\sopc/openmips0/ex0/Sh230 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o293_5240 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o294  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh1301 ),
    .I4(\sopc/openmips0/ex0/Sh1341 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o294_5241 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o305  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/ex0/Sh7 ),
    .I4(\sopc/openmips0/ex0/Sh3 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o304_5279 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sopc/openmips0/ctrl0/Mmux_new_pc28  (
    .I0(\sopc/openmips0/mem_excepttype_o[3] ),
    .I1(\sopc/openmips0/mem_excepttype_o[2] ),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I3(rst_IBUF_7365),
    .I4(N4),
    .O(\sopc/openmips0/new_pc [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000002 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o12_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o1 ),
    .O(N1319)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o10111_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [17]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .O(N757)
  );
  LUT5 #(
    .INIT ( 32'h11B03135 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o1  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .I4(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8ABA8A8 ))
  \sopc/openmips0/cp0_reg0/_n12991  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ),
    .I1(\sopc/openmips0/mem_excepttype_o[0] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I4(\sopc/openmips0/mem_excepttype_o[3] ),
    .I5(\sopc/openmips0/cp0_reg0/_n12991_1906 ),
    .O(\sopc/openmips0/cp0_reg0/_n1299 )
  );
  LUT6 #(
    .INIT ( 64'h4444445444444444 ))
  \sopc/openmips0/cp0_reg0/_n129911  (
    .I0(\sopc/openmips0/mem_excepttype_o[2] ),
    .I1(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .I2(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ),
    .I3(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I4(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I5(\sopc/openmips0/mem0/excepttype_i<10>_mmx_out ),
    .O(\sopc/openmips0/cp0_reg0/_n12991_1906 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA888A888A888 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_is_in_delayslot_i_Select_208_o1  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_31_1756 ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_excepttype_i[31]_OR_832_o ),
    .I2(\sopc/openmips0/cp0_reg0/_n1299 ),
    .I3(\sopc/openmips0/cp0_reg0/status_o [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_is_in_delayslot_1168 ),
    .I5(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_is_in_delayslot_i_Select_208_o )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \sopc/openmips0/id0/Mmux_aluop_o111  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .I2(\sopc/openmips0/if_id0/id_inst [30]),
    .I3(\sopc/openmips0/id0/_n0959 ),
    .I4(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o11 )
  );
  LUT4 #(
    .INIT ( 16'hFF20 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT56_SW0  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT54_4835 ),
    .I3(\sopc/openmips0/id0/Mmux_aluop_o33 ),
    .O(N650)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF02FF02FF02 ))
  \sopc/openmips0/id0/Mmux_aluop_o7131  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o11 ),
    .I1(\sopc/openmips0/if_id0/id_inst [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [1]),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I5(\sopc/openmips0/if_id0/id_inst [23]),
    .O(\sopc/openmips0/id0/Mmux_aluop_o713 )
  );
  LUT5 #(
    .INIT ( 32'h55545555 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT18  (
    .I0(\sopc/openmips0/id0/inst_i[31]_PWR_6_o_equal_232_o ),
    .I1(\sopc/openmips0/id0/_n0959 ),
    .I2(\sopc/openmips0/if_id0/id_inst [23]),
    .I3(\sopc/openmips0/if_id0/id_inst [30]),
    .I4(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT17_4816 )
  );
  LUT4 #(
    .INIT ( 16'hFF2A ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT110_SW0  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT18_4817 ),
    .I1(\sopc/openmips0/if_id0/id_inst [23]),
    .I2(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I3(\sopc/openmips0/id0/Mmux_aluop_o711 ),
    .O(N638)
  );
  LUT6 #(
    .INIT ( 64'h4040400040404040 ))
  \sopc/openmips0/id0/Mmux_wd_o141  (
    .I0(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I1(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>2 ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I4(\sopc/openmips0/if_id0/id_inst [23]),
    .I5(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/id0/Mmux_wd_o14 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o1_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<24> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [0]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o12_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<25> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [1]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N84)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o23_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<26> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [2]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N86)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o26_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<27> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [3]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N88)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o27_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<28> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [4]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N90)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o28_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<29> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [5]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N92)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o29_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<30> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [6]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o30_SW0  (
    .I0(\sopc/openmips0/mem0/mem_addr_i[1]_reg2_i[7]_wide_mux_40_OUT<31> ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [7]),
    .I5(\sopc/openmips0/mem0/Mmux_mem_data_o110 ),
    .O(N96)
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o11  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I1(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_231_o ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/if_id0/id_inst [23]),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o1 )
  );
  LUT6 #(
    .INIT ( 64'h8888888800000080 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT33  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .I4(\sopc/openmips0/if_id0/id_inst [3]),
    .I5(\sopc/openmips0/id0/Mmux_GND_70_o_GND_70_o_MUX_50_o11 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT32_4826 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT51  (
    .I0(\sopc/openmips0/if_id0/id_inst [27]),
    .I1(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<7>2 ),
    .I2(\sopc/openmips0/if_id0/id_inst [29]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>211  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I1(\sopc/openmips0/if_id0/id_inst [20]),
    .I2(\sopc/openmips0/if_id0/id_inst [18]),
    .I3(\sopc/openmips0/if_id0/id_inst [17]),
    .I4(\sopc/openmips0/if_id0/id_inst [19]),
    .O(\sopc/openmips0/id0/op[5]_inst_i[15]_select_185_OUT<0>21 )
  );
  LUT6 #(
    .INIT ( 64'h9180808080808080 ))
  \sopc/openmips0/mem0/Mmux_mem_data_o1711  (
    .I0(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_52_o ),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I5(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .O(\sopc/openmips0/mem0/Mmux_mem_data_o171 )
  );
  LUT6 #(
    .INIT ( 64'h000200020002FFFF ))
  \sopc/openmips0/id0/Mmux_alusel_o321  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/if_id0/id_inst [19]),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .I5(N188),
    .O(\sopc/openmips0/id0/Mmux_alusel_o321_2879 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT91  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_cy [16]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [17])
  );
  LUT6 #(
    .INIT ( 64'h7F67FFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o31  (
    .I0(\sopc/wishbone_data_o [3]),
    .I1(\sopc/wishbone_data_o [2]),
    .I2(\sopc/wishbone_data_o [1]),
    .I3(\sopc/wishbone_data_o [0]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp0_2_OBUF_154)
  );
  LUT6 #(
    .INIT ( 64'hB6EFFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o11  (
    .I0(\sopc/wishbone_data_o [1]),
    .I1(\sopc/wishbone_data_o [3]),
    .I2(\sopc/wishbone_data_o [2]),
    .I3(\sopc/wishbone_data_o [0]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp0_0_OBUF_152)
  );
  LUT6 #(
    .INIT ( 64'hB4FDFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o61  (
    .I0(\sopc/wishbone_data_o [1]),
    .I1(\sopc/wishbone_data_o [2]),
    .I2(\sopc/wishbone_data_o [3]),
    .I3(\sopc/wishbone_data_o [0]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp0_5_OBUF_157)
  );
  LUT6 #(
    .INIT ( 64'hB4FDFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o61  (
    .I0(\sopc/wishbone_data_o [5]),
    .I1(\sopc/wishbone_data_o [6]),
    .I2(\sopc/wishbone_data_o [7]),
    .I3(\sopc/wishbone_data_o [4]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp1_5_OBUF_164)
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFFF7777F7FF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o51  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/wishbone_data_o [1]),
    .I3(\sopc/wishbone_data_o [2]),
    .I4(\sopc/wishbone_data_o [0]),
    .I5(\sopc/wishbone_data_o [3]),
    .O(segdisp0_4_OBUF_156)
  );
  LUT6 #(
    .INIT ( 64'h769DFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o41  (
    .I0(\sopc/wishbone_data_o [0]),
    .I1(\sopc/wishbone_data_o [1]),
    .I2(\sopc/wishbone_data_o [3]),
    .I3(\sopc/wishbone_data_o [2]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp0_3_OBUF_155)
  );
  LUT6 #(
    .INIT ( 64'h497FFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver0/Mmux_seg_o21  (
    .I0(\sopc/wishbone_data_o [3]),
    .I1(\sopc/wishbone_data_o [0]),
    .I2(\sopc/wishbone_data_o [1]),
    .I3(\sopc/wishbone_data_o [2]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp0_1_OBUF_153)
  );
  LUT6 #(
    .INIT ( 64'h497FFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o21  (
    .I0(\sopc/wishbone_data_o [7]),
    .I1(\sopc/wishbone_data_o [4]),
    .I2(\sopc/wishbone_data_o [5]),
    .I3(\sopc/wishbone_data_o [6]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp1_1_OBUF_160)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT81  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [16]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [16])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT71  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [15]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [15])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT61  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [14]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [14])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT51  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [13]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [13])
  );
  LUT6 #(
    .INIT ( 64'h7F67FFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o31  (
    .I0(\sopc/wishbone_data_o [7]),
    .I1(\sopc/wishbone_data_o [6]),
    .I2(\sopc/wishbone_data_o [5]),
    .I3(\sopc/wishbone_data_o [4]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp1_2_OBUF_161)
  );
  LUT6 #(
    .INIT ( 64'hB6EFFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o11  (
    .I0(\sopc/wishbone_data_o [5]),
    .I1(\sopc/wishbone_data_o [7]),
    .I2(\sopc/wishbone_data_o [6]),
    .I3(\sopc/wishbone_data_o [4]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp1_0_OBUF_159)
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFFF7777F7FF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o51  (
    .I0(\sopc/wishbone_select_o[6] ),
    .I1(\sopc/wishbone_we_o ),
    .I2(\sopc/wishbone_data_o [5]),
    .I3(\sopc/wishbone_data_o [6]),
    .I4(\sopc/wishbone_data_o [4]),
    .I5(\sopc/wishbone_data_o [7]),
    .O(segdisp1_4_OBUF_163)
  );
  LUT6 #(
    .INIT ( 64'h769DFFFFFFFFFFFF ))
  \sopc/bus_top0/digseg0/digseg_driver1/Mmux_seg_o41  (
    .I0(\sopc/wishbone_data_o [4]),
    .I1(\sopc/wishbone_data_o [5]),
    .I2(\sopc/wishbone_data_o [7]),
    .I3(\sopc/wishbone_data_o [6]),
    .I4(\sopc/wishbone_select_o[6] ),
    .I5(\sopc/wishbone_we_o ),
    .O(segdisp1_3_OBUF_162)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT41  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [12]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [12])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT31  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [11]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [11])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT21  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [10]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [10])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT181  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [9]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [9])
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT171  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/n0007 [8]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [8])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT161  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [7]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [7])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT151  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [6]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [6])
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT141  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/n0007 [5]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [5])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT131  (
    .I0(\sopc/bus_top0/uart0/u0/tickgen/n0007 [4]),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I3(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [4])
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT121  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/n0007 [3]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [3])
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT111  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/n0007 [2]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [2])
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \sopc/bus_top0/uart0/u0/tickgen/Mmux_GND_336_o_BUS_0793_mux_2_OUT101  (
    .I0(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd3_4505 ),
    .I1(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd2_4506 ),
    .I2(\sopc/bus_top0/uart0/u0/TxD_state_FSM_FFd1_4507 ),
    .I3(\sopc/bus_top0/uart0/u0/tickgen/n0007 [1]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/GND_336_o_BUS_0793_mux_2_OUT [1])
  );
  LUT5 #(
    .INIT ( 32'h10001101 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT11  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [0]),
    .I4(\sopc/wishbone_we_o ),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h10001101 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT81  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [1]),
    .I4(\sopc/wishbone_we_o ),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h10001101 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT91  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [2]),
    .I4(\sopc/wishbone_we_o ),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h10001101 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_state[3]_data_to_write[15]_wide_mux_19_OUT101  (
    .I0(\sopc/bus_top0/flash0/flash_driver0/state [2]),
    .I1(\sopc/bus_top0/flash0/flash_driver0/state [3]),
    .I2(\sopc/bus_top0/flash0/flash_driver0/state [1]),
    .I3(\sopc/bus_top0/flash0/flash_driver0/data_in_latch [3]),
    .I4(\sopc/wishbone_we_o ),
    .O(\sopc/bus_top0/flash0/flash_driver0/state[3]_data_to_write[15]_wide_mux_19_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \sopc/bus_top0/ram0/ram_driver0/addr<20>_inv1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/addr<20>_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<16>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [16]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [16]),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<20>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [20]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [20]),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<24>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [24]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [24]),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<28>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [28]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [28]),
    .I5(\sopc/bus_top0/bus0/_n0076 [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<17>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [17]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [17]),
    .O(\sopc/bus_top0/bus0/_n0079[17] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<18>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [18]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [18]),
    .O(\sopc/bus_top0/bus0/_n0079[18] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<19>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [19]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [19]),
    .O(\sopc/bus_top0/bus0/_n0079[19] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<21>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [21]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [21]),
    .O(\sopc/bus_top0/bus0/_n0079[21] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<22>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [22]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [22]),
    .O(\sopc/bus_top0/bus0/_n0079[22] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<23>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [23]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [23]),
    .O(\sopc/bus_top0/bus0/_n0079[23] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<25>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [25]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [25]),
    .O(\sopc/bus_top0/bus0/_n0079[25] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<26>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [26]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [26]),
    .O(\sopc/bus_top0/bus0/_n0079[26] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<27>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [27]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [27]),
    .O(\sopc/bus_top0/bus0/_n0079[27] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<29>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [29]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [29]),
    .O(\sopc/bus_top0/bus0/_n0079[29] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<30>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [30]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [30]),
    .O(\sopc/bus_top0/bus0/_n0079[30] )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \sopc/bus_top0/bus0/_n0079<31>1  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I1(\sopc/bus_top0/ram0/ram_driver0/base_data_out [31]),
    .I2(rst_IBUF_7365),
    .I3(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I4(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [31]),
    .O(\sopc/bus_top0/bus0/_n0079[31] )
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \sopc/Mmux_data_o[31]_wishbone_data_i[31]_mux_10_OUT<0>1_SW0  (
    .I0(sw_dip_9_IBUF_2),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_0_941 ),
    .I2(rst_IBUF_7365),
    .I3(\sopc/wishbone_data_o [0]),
    .O(N0)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>2  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [0]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [0]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<0>2_5715 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>2  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [4]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [4]),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<4>2_5720 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<9>_SW0  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [9]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [9]),
    .O(N334)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<10>_SW0  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [10]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [10]),
    .O(N336)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<11>_SW0  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [11]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [11]),
    .O(N338)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \sopc/bus_top0/bus0/m_select_i[15]_s0_data_i[31]_select_17_OUT<13>_SW0  (
    .I0(\sopc/bus_top0/ram0/ram_driver0/base_data_out [13]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I3(\sopc/bus_top0/ram0/ram_driver0/extra_data_out [13]),
    .O(N340)
  );
  LUT6 #(
    .INIT ( 64'hFF57FFFFFF57FF57 ))
  \sopc/openmips0/id_ex0/stall[2]_stall[3]_AND_274_o1_SW10_G  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o81 ),
    .I1(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23_4799 ),
    .I2(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_4800 ),
    .I3(\sopc/openmips0/id0/Mmux_wreg_o111 ),
    .I4(\sopc/openmips0/if_id0/id_inst [23]),
    .I5(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(N1618)
  );
  LUT6 #(
    .INIT ( 64'h7BFFFFFF21000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o914_SW2_F  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [17]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o92 ),
    .O(N1737)
  );
  LUT6 #(
    .INIT ( 64'h7BFFFFFF21000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016_SW5_F  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [27]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o202 ),
    .O(N1743)
  );
  LUT5 #(
    .INIT ( 32'h45555555 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2016_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_link_address [27]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(N1744)
  );
  LUT6 #(
    .INIT ( 64'h7BFFFFFF21000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916_SW5_F  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [26]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o192 ),
    .O(N1749)
  );
  LUT5 #(
    .INIT ( 32'h45555555 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1916_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/id_ex0/ex_link_address [26]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(N1750)
  );
  LUT6 #(
    .INIT ( 64'h7BFFFFFF21000000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815_SW4_F  (
    .I0(\sopc/openmips0/mem_wd_o [4]),
    .I1(\sopc/openmips0/mem_wdata_o [25]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o182 ),
    .O(N1751)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<1>_SW1  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [1]),
    .O(N1875)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<1>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [1]),
    .I2(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .I5(N1875),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<1>_2041 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>_SW1  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>2 ),
    .I1(\sopc/openmips0/ex_mem0/mem_current_inst_address [0]),
    .O(N1877)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8880888 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>  (
    .I0(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>1 ),
    .I1(\sopc/openmips0/cp0_reg0/epc_o [0]),
    .I2(\sopc/openmips0/cp0_reg0/waddr_i[4]_PWR_48_o_equal_16_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_cp0_reg_we_1027 ),
    .I4(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [0]),
    .I5(N1877),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_current_inst_addr_i[31]_select_207_OUT<0>_2040 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1245_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [1]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1243 ),
    .O(N1879)
  );
  LUT6 #(
    .INIT ( 64'hF0AAF0AAF088F000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1245  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/ebase_o_1_2178 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [1]),
    .I3(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I4(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I5(N1879),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1244_5142 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2322_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [2]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2321_5578 ),
    .O(N1881)
  );
  LUT6 #(
    .INIT ( 64'hF0AAF0AAF088F000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2322  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/ebase_o_2_2179 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [2]),
    .I3(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I4(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I5(N1881),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2322_5579 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2719_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [4]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2718_5539 ),
    .O(N1883)
  );
  LUT6 #(
    .INIT ( 64'hF0AAF0AAF088F000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2719  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/ebase_o_4_2181 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [4]),
    .I3(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I4(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I5(N1883),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2719_5540 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2619_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [3]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2618_5557 ),
    .O(N1885)
  );
  LUT6 #(
    .INIT ( 64'hF0AAF0AAF088F000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2619  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/ebase_o_3_2180 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [3]),
    .I3(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I4(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I5(N1885),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2619_5558 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FAA00 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2819_SW0  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [5]),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I3(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>2 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o2818_5487 ),
    .O(N1887)
  );
  LUT6 #(
    .INIT ( 64'hF0AAF0AAF088F000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2819  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/cp0_reg0/ebase_o_5_2182 ),
    .I2(\sopc/openmips0/mem_wb0/wb_cp0_reg_data [5]),
    .I3(\sopc/openmips0/ex0/wb_cp0_reg_we_wb_cp0_reg_write_addr[4]_AND_317_o_4202 ),
    .I4(\sopc/openmips0/cp0_reg0/raddr_i[4]_index_o[31]_select_255_OUT<30>3 ),
    .I5(N1887),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2819_5488 )
  );
  LUT6 #(
    .INIT ( 64'hDCDC5050DCCC5000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o114_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I1(\sopc/openmips0/ex0/Sh159 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o15 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o13 ),
    .O(N1889)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0FFFF4000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o114  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I1(\sopc/openmips0/ex0/Sh32 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1 ),
    .I5(N1889),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o16 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF222022202220 ))
  \sopc/openmips0/ex0/Mmux_wdata_o237_SW0  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o234_5562 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o236_5564 ),
    .I4(\sopc/openmips0/ex0/Sh226 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .O(N1891)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o237  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(N1891),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/ex0/Sh34 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o232_5561 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o237_5565 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5515 ))
  \sopc/openmips0/ex0/Mmux_wdata_o276_SW0  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o274_5528 ),
    .I1(\sopc/openmips0/ex0/Sh441_3289 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(N1893)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5515 ))
  \sopc/openmips0/ex0/Mmux_wdata_o286_SW0  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o284_5476 ),
    .I1(\sopc/openmips0/ex0/Sh451_3288 ),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(N1895)
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  \sopc/openmips0/ex0/Mmux_wdata_o328_SW0  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o325_5291 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I4(\sopc/openmips0/ex0/Sh41_3905 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(N1897)
  );
  LUT6 #(
    .INIT ( 64'h40CC404040CC4043 ))
  \sopc/openmips0/id0/Mmux_reg2_read_o14  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [29]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .I5(N1899),
    .O(\sopc/openmips0/id0/Mmux_reg2_read_o13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24_SW0  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I1(\sopc/openmips0/if_id0/id_inst [17]),
    .I2(\sopc/openmips0/if_id0/id_inst [18]),
    .I3(\sopc/openmips0/if_id0/id_inst [19]),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT22_4798 ),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_equal_137_o ),
    .O(N1901)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88800800 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT24  (
    .I0(\sopc/openmips0/if_id0/id_inst [28]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [27]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(N1901),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT23_4799 )
  );
  LUT6 #(
    .INIT ( 64'h8000080000800008 ))
  \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wreg_1171 ),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [3]),
    .I3(\sopc/openmips0/ex_mem0/mem_wd [2]),
    .I4(\sopc/openmips0/reg1_addr [3]),
    .I5(\sopc/openmips0/reg1_addr [2]),
    .O(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o1_4996 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF77677777 ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o17_SW0  (
    .I0(\sopc/openmips0/if_id0/id_inst [26]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .I3(\sopc/openmips0/id0/op3[5]_GND_70_o_equal_77_o ),
    .I4(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o14 ),
    .I5(\sopc/openmips0/if_id0/id_inst [28]),
    .O(N1903)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00200222 ))
  \sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o17  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/if_id0/id_inst [29]),
    .I3(\sopc/openmips0/if_id0/id_inst [31]),
    .I4(N1903),
    .I5(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o11_4794 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_wreg_GND_72_o_MUX_150_o16 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o3_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_wd [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [1]),
    .I3(\sopc/openmips0/if_id0/id_inst [17]),
    .O(N1905)
  );
  LUT3 #(
    .INIT ( 8'hE9 ))
  \sopc/bus_top0/uart0/u1/Mcount_Filter_cnt_xor<1>11  (
    .I0(\sopc/bus_top0/uart0/u1/Filter_cnt [1]),
    .I1(\sopc/bus_top0/uart0/u1/RxD_sync [1]),
    .I2(\sopc/bus_top0/uart0/u1/Filter_cnt [0]),
    .O(\sopc/bus_top0/uart0/u1/Result [1])
  );
  LUT5 #(
    .INIT ( 32'hD5FF55FF ))
  \sopc/openmips0/ex0/Mmux_wdata_o1220_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1217 ),
    .O(N1767)
  );
  LUT5 #(
    .INIT ( 32'h11101111 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1235_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1232 ),
    .O(N1769)
  );
  LUT5 #(
    .INIT ( 32'h5551FFFB ))
  \sopc/bus_top0/bus0/out1_SW1  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/tlb_addr_i [28]),
    .I3(N100),
    .I4(\sopc/openmips0/tlb_addr_i [2]),
    .O(N1907)
  );
  LUT6 #(
    .INIT ( 64'h0200020000020200 ))
  \sopc/bus_top0/bus0/out1  (
    .I0(rst_IBUF_7365),
    .I1(N1759),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .I4(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I5(N1907),
    .O(\sopc/bus_top0/bus0/out )
  );
  LUT6 #(
    .INIT ( 64'h0010101010101010 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [31]),
    .I2(\sopc/openmips0/if_id0/id_inst [29]),
    .I3(\sopc/openmips0/if_id0/id_inst [28]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/if_id0/id_inst [27]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_187_OUT<16>1_2925 )
  );
  LUT5 #(
    .INIT ( 32'hF0007000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1221_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1219 ),
    .O(N1909)
  );
  LUT6 #(
    .INIT ( 64'hF777F777F7777777 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1221  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1210 ),
    .I5(N1909),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1220_5129 )
  );
  LUT5 #(
    .INIT ( 32'hFFAAFFAB ))
  \sopc/openmips0/ex0/Mmux_wdata_o1236_SW1  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1234 ),
    .O(N1911)
  );
  LUT6 #(
    .INIT ( 64'hFFFF000EFFFF000F ))
  \sopc/openmips0/ex0/Mmux_wdata_o1236  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o1223_5132 ),
    .I5(N1911),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1235_5136 )
  );
  LUT6 #(
    .INIT ( 64'h0000000081210903 ))
  \sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [2]),
    .I2(\sopc/openmips0/mem_wb0/wb_wd [1]),
    .I3(\sopc/openmips0/if_id0/id_inst [18]),
    .I4(\sopc/openmips0/if_id0/id_inst [17]),
    .I5(N1913),
    .O(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o )
  );
  LUT6 #(
    .INIT ( 64'hFF88A888A888A888 ))
  \sopc/openmips0/cp0_reg0/Mmux__n080512_SW0  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_46_o<7>1_4374 ),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [1]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/mem0/_n06432 ),
    .I5(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .O(N80)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  \sopc/openmips0/id0/Mmux_aluop_o811  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o41 ),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o81 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_cp0_reg_read_addr_o11  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/cp0_raddr_i [0])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_cp0_reg_read_addr_o21  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/cp0_raddr_i [1])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_cp0_reg_read_addr_o31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/cp0_raddr_i [2])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_cp0_reg_read_addr_o41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/cp0_raddr_i [3])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \sopc/openmips0/ex0/Mmux_cp0_reg_read_addr_o51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_inst [15]),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/cp0_raddr_i [4])
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \sopc/openmips0/id0/Mmux_aluop_o311  (
    .I0(\sopc/openmips0/id0/_n0959 ),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o1_2908 ),
    .I2(\sopc/openmips0/if_id0/id_inst [23]),
    .I3(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/Mmux_aluop_o31 )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>11  (
    .I0(\sopc/openmips0/if_id0/id_inst [31]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [29]),
    .I4(\sopc/openmips0/if_id0/id_inst [30]),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 )
  );
  LUT5 #(
    .INIT ( 32'h46020202 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1915_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(N1847),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/result_sum [26]),
    .O(N1915)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFCFFF5FFF0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1915  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o191_5328 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I4(N1915),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1914_5337 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1915_5338 )
  );
  LUT5 #(
    .INIT ( 32'h40006222 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2015_SW0  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/ex0/_n0423 ),
    .I3(\sopc/openmips0/ex0/result_sum [27]),
    .I4(N1849),
    .O(N1917)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFCFFF5FFF0 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2015  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o111_3303 ),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o20 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o2111 ),
    .I4(N1917),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o2013_5347 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2014_5348 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o64  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o62 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [14]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out14 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o54  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o52 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [13]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o44  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o42 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [12]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o34  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o33_5004 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [11]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o24  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_5008 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [10]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o314  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o312 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [9]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o304  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o302 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [8]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o294  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o292 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [7]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o284  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o282 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [6]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AAAEAAA ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o274  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o272 ),
    .I1(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I2(\sopc/openmips0/ex_wreg_o ),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/ex_wdata_o [5]),
    .I5(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h87000000 ))
  \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o3  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 ),
    .O(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o )
  );
  LUT6 #(
    .INIT ( 64'h8808888888888888 ))
  \sopc/openmips0/id0/Mmux_excepttype_is_cpu111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/inst_i[31]_inst_i[10]_AND_236_o ),
    .I2(\sopc/openmips0/if_id0/id_inst [4]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [3]),
    .I5(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ),
    .O(\sopc/openmips0/id0/Mmux_aluop_o32 )
  );
  LUT6 #(
    .INIT ( 64'h2F0300022FABA0AA ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_213_o1  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_5_1750 ),
    .I1(\sopc/openmips0/mem_excepttype_o[0] ),
    .I2(\sopc/openmips0/mem_excepttype_o[2] ),
    .I3(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I4(\sopc/openmips0/mem_excepttype_o[3] ),
    .I5(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_213_o )
  );
  LUT6 #(
    .INIT ( 64'h02CE8A003BFF0A22 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_222_o1  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_2_1747 ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ),
    .I3(\sopc/openmips0/mem_excepttype_o[2] ),
    .I4(\sopc/openmips0/mem_excepttype_o[0] ),
    .I5(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_222_o )
  );
  LUT5 #(
    .INIT ( 32'hAAAA888A ))
  \sopc/openmips0/ex0/Sh2362  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh236 )
  );
  LUT5 #(
    .INIT ( 32'h80808002 ))
  \sopc/openmips0/ex0/Sh22511  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh2251 )
  );
  LUT6 #(
    .INIT ( 64'h028A02003B3B0222 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_216_o1  (
    .I0(\sopc/openmips0/cp0_reg0/cause_o_4_1749 ),
    .I1(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_196_o<31>2 ),
    .I2(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 ),
    .I3(\sopc/openmips0/mem_excepttype_o[0] ),
    .I4(\sopc/openmips0/mem_excepttype_o[2] ),
    .I5(\sopc/openmips0/mem_excepttype_o[3] ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_Select_216_o )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT111  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out20 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT211  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out31 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT34  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out32 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT42  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out33 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT41_4882 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT52  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out34 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT51_4884 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT62  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out35 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT61_4886 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT72  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out37 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT71_4888 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT82  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out38 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT81_4890 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT92  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out39 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT91_4892 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT102  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out40 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT101_4894 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT114  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out41 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT112 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT122  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out21 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT121_4898 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT132  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out42 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT131_4900 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT142  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out43 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT141_4902 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT152  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out44 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT151_4904 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT162  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out45 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT161_4906 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT172  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out46 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT171_4908 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT182  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out48 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT181_4910 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT192  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out49 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT191_4912 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT202  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out50 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT201_4914 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT214  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out51 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT212 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT222  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out52 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT221_4918 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT232  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out22 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT231_4920 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT242  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out53 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT241_4922 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT252  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out54 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT251_4924 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT262  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out23 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT261_4926 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT272  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out24 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT271_4928 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT282  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out26 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT281_4930 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT292  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out27 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT291_4932 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT302  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out28 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT301_4934 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT312  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out29 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT312_4936 )
  );
  LUT6 #(
    .INIT ( 64'h5444F0001000F000 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT322  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [0]),
    .I2(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o ),
    .I3(\sopc/openmips0/ex0/mem_whilo_i_mmx_out30 ),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I5(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT321_4938 )
  );
  LUT5 #(
    .INIT ( 32'h44404040 ))
  \sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT32  (
    .I0(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o ),
    .I1(N1863),
    .I2(\sopc/openmips0/if_id0/id_inst [23]),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_excepttype[31]_GND_72_o_mux_22_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h8020085700000000 ))
  \sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex_mem0/mem_wd [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_wd [1]),
    .I3(\sopc/openmips0/reg1_addr [0]),
    .I4(\sopc/openmips0/reg1_addr [1]),
    .I5(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o1_4996 ),
    .O(\sopc/openmips0/id0/reg1_read_o_mem_wd_i[4]_AND_262_o2_4997 )
  );
  LUT6 #(
    .INIT ( 64'h4004001100004015 ))
  \sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o5  (
    .I0(N204),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/if_id0/id_inst [20]),
    .I3(\sopc/openmips0/id_ex0/ex_wd [4]),
    .I4(\sopc/openmips0/id_ex0/ex_wd [3]),
    .I5(\sopc/openmips0/if_id0/id_inst [19]),
    .O(\sopc/openmips0/id0/ex_wd_i[4]_reg2_addr_o[4]_equal_284_o )
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>110  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_9_950 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [9]),
    .O(flash_addr_10_OBUF_124)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>23  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_10_951 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [10]),
    .O(flash_addr_11_OBUF_123)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>31  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_11_952 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [11]),
    .O(flash_addr_12_OBUF_122)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>41  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_12_953 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [12]),
    .O(flash_addr_13_OBUF_121)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_13_954 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [13]),
    .O(flash_addr_14_OBUF_120)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_14_955 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [14]),
    .O(flash_addr_15_OBUF_119)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>71  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_15_956 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [15]),
    .O(flash_addr_16_OBUF_118)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>81  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_16_957 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [16]),
    .O(flash_addr_17_OBUF_117)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>91  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_17_958 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [17]),
    .O(flash_addr_18_OBUF_116)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>101  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_18_959 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [18]),
    .O(flash_addr_19_OBUF_115)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>111  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_0_941 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [0]),
    .O(flash_addr_1_OBUF_133)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>121  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_19_960 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [19]),
    .O(flash_addr_20_OBUF_114)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>131  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_20_961 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [20]),
    .O(flash_addr_21_OBUF_113)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>141  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_21_962 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [21]),
    .O(flash_addr_22_OBUF_112)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>151  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_1_942 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [1]),
    .O(flash_addr_2_OBUF_132)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>161  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_2_943 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [2]),
    .O(flash_addr_3_OBUF_131)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>171  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_3_944 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [3]),
    .O(flash_addr_4_OBUF_130)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>181  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_4_945 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [4]),
    .O(flash_addr_5_OBUF_129)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>191  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_5_946 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [5]),
    .O(flash_addr_6_OBUF_128)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>201  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_6_947 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [6]),
    .O(flash_addr_7_OBUF_127)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>211  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_7_948 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [7]),
    .O(flash_addr_8_OBUF_126)
  );
  LUT6 #(
    .INIT ( 64'h8888A88888880888 ))
  \sopc/bus_top0/flash0/flash_driver0/Mmux_flash_addr<22:1>221  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/mmu_addr_o_8_949 ),
    .I2(\sopc/openmips0/wishbone_bus0/memr_ack_2338 ),
    .I3(\sopc/openmips0/wishbone_bus0/if_ack_2337 ),
    .I4(\sopc/openmips0/wishbone_bus0/memw_ack_2339 ),
    .I5(\sopc/bus_top0/flash0/flash_driver0/addr_latch [8]),
    .O(flash_addr_9_OBUF_125)
  );
  LUT6 #(
    .INIT ( 64'h7077777777777777 ))
  \sopc/openmips0/ex0/Mmux_wdata_o914_SW2_G  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o912_5374 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I5(\sopc/openmips0/id_ex0/ex_link_address [17]),
    .O(N1738)
  );
  LUT6 #(
    .INIT ( 64'h7077777777777777 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1815_SW4_G  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o1814_5327 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I4(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I5(\sopc/openmips0/id_ex0/ex_link_address [25]),
    .O(N1752)
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEEEEEEEEEEE ))
  \sopc/bus_top0/bus0/out1_SW0  (
    .I0(\sopc/wishbone_select_o[2] ),
    .I1(\sopc/wishbone_select_o[6] ),
    .I2(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I3(\sopc/openmips0/tlb_addr_i [2]),
    .I4(rst_IBUF_7365),
    .I5(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .O(N1759)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o113_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [1]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1771)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o13_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [0]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1773)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o123_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [2]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1775)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o263_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [4]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1777)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o233_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [3]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1779)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o193_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [26]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1781)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o83_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [16]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1783)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o93_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [17]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1785)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o133_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [20]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1787)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o1113_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [19]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1789)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o103_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [18]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1791)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o163_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [23]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1793)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o153_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [22]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1795)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o143_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [21]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1797)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o183_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [25]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1799)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o173_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [24]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1801)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o223_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [29]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1803)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o213_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [28]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1805)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o203_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [27]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1807)
  );
  LUT6 #(
    .INIT ( 64'h0000000082000000 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o243_SW0  (
    .I0(\sopc/openmips0/mem_wb0/wb_wdata [30]),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [4]),
    .I2(\sopc/openmips0/reg1_addr [4]),
    .I3(\sopc/openmips0/reg1_read ),
    .I4(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o2_4791 ),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .O(N1809)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2115_SW0  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [4]),
    .I3(\sopc/openmips0/ex0/Sh156 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o216_5492 ),
    .O(N1851)
  );
  LUT6 #(
    .INIT ( 64'h22222222222222F2 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT74_SW0_SW0  (
    .I0(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT71_4840 ),
    .I1(\sopc/openmips0/if_id0/id_inst [30]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_164_o ),
    .I3(\sopc/openmips0/if_id0/id_inst [17]),
    .I4(\sopc/openmips0/if_id0/id_inst [19]),
    .I5(\sopc/openmips0/if_id0/id_inst [18]),
    .O(N1853)
  );
  LUT5 #(
    .INIT ( 32'hEAAA5555 ))
  \sopc/openmips0/id0/Mmux_wd_o12_SW1  (
    .I0(\sopc/openmips0/if_id0/id_inst [29]),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/if_id0/id_inst [28]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [31]),
    .O(N1861)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2913  (
    .I0(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/id_ex0/ex_inst [15]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o249 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF777FFFFFFFFF ))
  \sopc/openmips0/ex0/Mmux_wdata_o1515  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I2(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [14]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o<7>1_3228 ),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1514_5441 )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \sopc/openmips0/mem0/mem_we_o2_SW0  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [0]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [6]),
    .I2(\sopc/openmips0/ex_mem0/mem_aluop [7]),
    .I3(\sopc/openmips0/ex_mem0/mem_aluop [5]),
    .I4(\sopc/openmips0/ex_mem0/mem_aluop [4]),
    .O(N1869)
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT121  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [33]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<33> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT110  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o34 ),
    .I2(\sopc/openmips0/ex0/hilo_temp [32]),
    .I3(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o ),
    .I4(\sopc/openmips0/ex0/reg1_i[31]_reg2_i[31]_XOR_166_o ),
    .I5(\sopc/openmips0/ex0/hilo_temp[63]_GND_73_o_add_163_OUT<32> ),
    .O(\sopc/openmips0/ex_mem0/Mmux_mem_hi[31]_GND_76_o_mux_19_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h4444444440000000 ))
  \sopc/openmips0/id0/Mmux_GND_70_o_imm[31]_mux_271_OUT1591_SW1  (
    .I0(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id0/ex_wd_i[4]_reg1_addr_o[4]_equal_266_o ),
    .I3(\sopc/openmips0/ex_wreg_o ),
    .I4(\sopc/openmips0/reg1_read ),
    .I5(N775),
    .O(N1385)
  );
  LUT6 #(
    .INIT ( 64'h0222022200000222 ))
  \sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT41  (
    .I0(\sopc/openmips0/id0/Mmux_aluop_o11 ),
    .I1(\sopc/openmips0/if_id0/id_inst [1]),
    .I2(\sopc/openmips0/if_id0/id_inst [23]),
    .I3(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I4(\sopc/openmips0/if_id0/id_inst [0]),
    .I5(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<3> ),
    .O(\sopc/openmips0/id_ex0/Mmux_ex_aluop[7]_GND_72_o_mux_15_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o251_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N841),
    .O(N1622)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N844),
    .O(N1626)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o241_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N919),
    .O(N1630)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N847),
    .O(N1634)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o221_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N922),
    .O(N1638)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N850),
    .O(N1644)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o211_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N925),
    .O(N1648)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N853),
    .O(N1652)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o201_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N928),
    .O(N1656)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N856),
    .O(N1660)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o191_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N931),
    .O(N1664)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N859),
    .O(N1668)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o181_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N934),
    .O(N1672)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N862),
    .O(N1676)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o171_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N937),
    .O(N1680)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N865),
    .O(N1684)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o161_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N940),
    .O(N1688)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N868),
    .O(N1692)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o151_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N943),
    .O(N1696)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N871),
    .O(N1702)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o141_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N946),
    .O(N1706)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N874),
    .O(N1710)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o131_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N949),
    .O(N1714)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW1_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N877),
    .O(N1720)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o1111_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N952),
    .O(N1724)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N880),
    .O(N1730)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o101_SW5_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o_3122 ),
    .I5(N955),
    .O(N1734)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFFF30001000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o91_SW3_G  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .I2(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I3(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I4(\sopc/openmips0/id0/pre_inst_is_load_reg2_read_o_AND_264_o_3121 ),
    .I5(N883),
    .O(N1742)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000800 ))
  \sopc/openmips0/ex0/Mmux_wdata_o329_SW0  (
    .I0(\sopc/openmips0/ex0/result_sum [9]),
    .I1(\sopc/openmips0/ex0/_n04231_5114 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop [3]),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o114_3293 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o323_5290 ),
    .O(N1919)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o329  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o115_3292 ),
    .I1(\sopc/openmips0/ex0/Mmux_wdata_o30132 ),
    .I2(\sopc/openmips0/ex0/Sh2331 ),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I4(N1897),
    .I5(N1919),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o327_5292 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0228 ))
  \sopc/bus_top0/bus0/out3  (
    .I0(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>1 ),
    .I1(\sopc/wishbone_select_o[4] ),
    .I2(\sopc/wishbone_select_o[2] ),
    .I3(\sopc/wishbone_select_o[6] ),
    .I4(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o ),
    .I5(\sopc/bus_top0/bus0/out ),
    .O(\sopc/bus_top0/bus0/_n0072 )
  );
  LUT5 #(
    .INIT ( 32'h55015555 ))
  \sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>11  (
    .I0(\sopc/openmips0/mem0/Mmux_excepttype_is_ades1231 ),
    .I1(\sopc/openmips0/mem0/excepttype_i<10>_mmx_out ),
    .I2(\sopc/openmips0/ex_mem0/mem_excepttype[8] ),
    .I3(\sopc/openmips0/mem0/excepttype_is_ades ),
    .I4(\sopc/openmips0/mem0/Mmux_excepttype_is_ades111 ),
    .O(\sopc/openmips0/cp0_reg0/excepttype_i[31]_GND_113_o_equal_197_o<31>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  \sopc/openmips0/ex0/Sh23611  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh2361 )
  );
  LUT5 #(
    .INIT ( 32'h80808082 ))
  \sopc/openmips0/ex0/Sh2281  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh228 )
  );
  LUT5 #(
    .INIT ( 32'h80800002 ))
  \sopc/openmips0/ex0/Sh2261  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh226 )
  );
  LUT5 #(
    .INIT ( 32'h88808082 ))
  \sopc/openmips0/ex0/Sh2291  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh229 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0002 ))
  \sopc/openmips0/ex0/Sh2321  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh232 )
  );
  LUT5 #(
    .INIT ( 32'h88808882 ))
  \sopc/openmips0/ex0/Sh2301  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .O(\sopc/openmips0/ex0/Sh230 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8802 ))
  \sopc/openmips0/ex0/Sh2341  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh234 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAA8A ))
  \sopc/openmips0/ex0/Sh2381  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh238 )
  );
  LUT6 #(
    .INIT ( 64'h8000008088888888 ))
  \sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o3  (
    .I0(\sopc/openmips0/reg2_read ),
    .I1(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o1_4995 ),
    .I2(N1905),
    .I3(\sopc/openmips0/ex_mem0/mem_wd [2]),
    .I4(\sopc/openmips0/if_id0/id_inst [18]),
    .I5(rst_IBUF_7365),
    .O(\sopc/openmips0/id0/reg2_read_o_mem_wd_i[4]_AND_268_o )
  );
  LUT5 #(
    .INIT ( 32'h6CFFFFFF ))
  \sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o3_SW0  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mem_wb0/wb_wd [0]),
    .I2(\sopc/openmips0/if_id0/id_inst [16]),
    .I3(\sopc/openmips0/regfile1/raddr2[4]_re2_AND_273_o1_4789 ),
    .I4(\sopc/openmips0/reg2_read ),
    .O(N1913)
  );
  LUT6 #(
    .INIT ( 64'h44444444F4444444 ))
  \sopc/openmips0/id0/Mmux_aluop_o7111  (
    .I0(\sopc/openmips0/if_id0/id_inst [23]),
    .I1(\sopc/openmips0/id0/Mmux_cp0_reg_addr11 ),
    .I2(\sopc/openmips0/if_id0/id_inst [3]),
    .I3(\sopc/openmips0/if_id0/id_inst [4]),
    .I4(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>2_2899 ),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/Mmux_aluop_o711 )
  );
  LUT4 #(
    .INIT ( 16'hFF81 ))
  \sopc/openmips0/ex0/Sh23311  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Sh2331 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8002 ))
  \sopc/openmips0/ex0/Mmux_wdata_o182  (
    .I0(\sopc/openmips0/ex0/Mmux_wdata_o16141 ),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o182_5316 )
  );
  LUT4 #(
    .INIT ( 16'hFFF9 ))
  \sopc/openmips0/ex0/Sh23711  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Sh2371 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAA82 ))
  \sopc/openmips0/ex0/Mmux_wdata_o54  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I3(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I4(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o53_5228 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_rt  (
    .I0(\sopc/openmips0/ex0/hilo_temp [0]),
    .O(\sopc/openmips0/ex0/Madd_hilo_temp[63]_GND_73_o_add_163_OUT_cy<0>_rt_7250 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_rt  (
    .I0(\sopc/openmips0/id_ex0/ex_reg2 [0]),
    .O(\sopc/openmips0/ex0/Madd_reg2_i[31]_GND_73_o_add_35_OUT_cy<0>_rt_7251 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_rt  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1_0_1_7324 ),
    .O(\sopc/openmips0/ex0/Madd_reg1_i[31]_GND_73_o_add_149_OUT_cy<0>_rt_7252 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ),
    .I2(N1611),
    .O(N1129)
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ),
    .I2(N1613),
    .O(N1130)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000030 ))
  \sopc/openmips0/id0/out11  (
    .I0(\sopc/openmips0/if_id0/id_inst [0]),
    .I1(\sopc/openmips0/if_id0/id_inst [2]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [3]),
    .I4(\sopc/openmips0/if_id0/id_inst [4]),
    .I5(\sopc/openmips0/if_id0/id_inst [1]),
    .O(\sopc/openmips0/id0/op3[5]_INV_187_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop_7_1_7302 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop_4_1_7297 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop_1_1_7301 ),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [2]),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [5]),
    .I5(\sopc/openmips0/id_ex0/ex_aluop [6]),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_7253 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEFAAAAAA20AA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_1  (
    .I0(N1498),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ),
    .I5(N1499),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 )
  );
  LUT6 #(
    .INIT ( 64'hACACFF0FACACF000 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_1  (
    .I0(N1132),
    .I1(N1131),
    .I2(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I3(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ),
    .I4(\sopc/openmips0/id0/n0110 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_7255 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv1_7256 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_2  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv11 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_3  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv12 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_4  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv13 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11_1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv11_7260 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11_2  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv111 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11_3  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv112 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11_4  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv113 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/id_ex0/_n0127_inv11_5  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1595),
    .I4(N1594),
    .I5(N1593),
    .O(\sopc/openmips0/id_ex0/_n0127_inv114 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111_1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv111_7265 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111_2  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv1111 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111_3  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv1112 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111_4  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv1113 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/ex_mem0/_n0154_inv111_5  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1579),
    .I4(N1578),
    .I5(N1577),
    .O(\sopc/openmips0/ex_mem0/_n0154_inv1114 )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_1  (
    .I0(\sopc/openmips0/tlb_addr_i [24]),
    .I1(\sopc/openmips0/tlb_addr_i [31]),
    .I2(N504),
    .I3(N894),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_7270 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF44FFFF4F444F ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_1  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ),
    .I4(N1570),
    .I5(N1571),
    .O(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 )
  );
  LUT6 #(
    .INIT ( 64'h4C44080044440000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop_0_1_7305 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop_3_1_7304 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop_1_1_7301 ),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_7253 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_7272 )
  );
  LUT6 #(
    .INIT ( 64'h1B1B1B1B00AA55FF ))
  \sopc/openmips0/id0/Mmux_branch_target_address_o1111_1  (
    .I0(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I1(N1090),
    .I2(N1092),
    .I3(N1091),
    .I4(N1089),
    .I5(\sopc/openmips0/id0/n0110 ),
    .O(\sopc/openmips0/id0/Mmux_branch_target_address_o1111_7273 )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o3_2  (
    .I0(\sopc/openmips0/tlb_addr_i [24]),
    .I1(\sopc/openmips0/tlb_addr_i [31]),
    .I2(N504),
    .I3(N894),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .O(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o31 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7275 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem111 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem112 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem113 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem114 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem115 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem116 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem117 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem118 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem119 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1110 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1111 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1112 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 ),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1113 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1114 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ),
    .I2(N1613),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ),
    .I2(N1611),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_5  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv14 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_6  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv1_1_7293 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_7  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv1_2_7294 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/pc_reg0/_n0031_inv1_8  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1583),
    .I4(N1582),
    .I5(N1581),
    .O(\sopc/openmips0/pc_reg0/_n0031_inv1_3_7295 )
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_1  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>21 ),
    .I5(N1342),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_4_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop_4_1_7297 )
  );
  LUT6 #(
    .INIT ( 64'h4C44080044440000 ))
  \sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_2  (
    .I0(\sopc/openmips0/id_ex0/ex_aluop_0_1_7305 ),
    .I1(\sopc/openmips0/id_ex0/ex_aluop_3_1_7304 ),
    .I2(\sopc/openmips0/id_ex0/ex_aluop_1_1_7301 ),
    .I3(\sopc/openmips0/id_ex0/ex_aluop [7]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o341_7253 ),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o33 ),
    .O(\sopc/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_725_o361_1_7298 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_2  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o11_4954 ),
    .I2(N1613),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW611 )
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_1  (
    .I0(\sopc/openmips0/tlb_addr_i [31]),
    .I1(N504),
    .I2(N662),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o12_4939 ),
    .I4(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o2 ),
    .I5(N1180),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_1_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop_1_1_7301 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_7_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<7> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop_7_1_7302 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_1  (
    .I0(\sopc/openmips0/tlb_addr_i [25]),
    .I1(\sopc/openmips0/tlb_addr_i [26]),
    .I2(\sopc/openmips0/tlb_addr_i [27]),
    .I3(\sopc/openmips0/tlb_addr_i [28]),
    .I4(\sopc/openmips0/tlb_addr_i [31]),
    .I5(N1559),
    .O(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_3_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop_3_1_7304 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_aluop_0_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv11_7260 ),
    .D(\sopc/openmips0/id_ex0/ex_aluop[7]_GND_72_o_mux_15_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_aluop_0_1_7305 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008A88 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_1  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1420_o ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I3(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I4(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_2_o1_7303 ),
    .I5(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1419_o ),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF44FFFF4F444F ))
  \sopc/bus_top0/bus0/m_ack_o_SW0_2  (
    .I0(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_LessThan_8_o ),
    .I1(\sopc/openmips0/mmu0/GND_114_o_tlb_addr_i[31]_AND_1421_o1_2850 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>11 ),
    .I3(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>22 ),
    .I4(N1570),
    .I5(N1571),
    .O(\sopc/bus_top0/bus0/m_ack_o_SW01 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_16  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem1115 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_17  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_1_7309 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_18  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_2_7310 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_19  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_3_7311 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_20  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_4_7312 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_21  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_5_7313 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_22  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_6_7314 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_23  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_7_7315 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_24  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_8_7316 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_25  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_9_7317 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_26  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_10_7318 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_27  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_11_7319 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_28  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_12_7320 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_29  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_13_7321 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_30  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_14_7322 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_1_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<1> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1_1_1_7323 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_0_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<0> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1_0_1_7324 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_3_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<3> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1_3_1_7325 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_2_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<2> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1_2_1_7326 )
  );
  FDRE   \sopc/openmips0/id_ex0/ex_reg1_4_1  (
    .C(\sopc/clk_tmp_BUFG_291 ),
    .CE(\sopc/openmips0/id_ex0/_n0127_inv112 ),
    .D(\sopc/openmips0/id_ex0/ex_reg1[31]_GND_72_o_mux_17_OUT<4> ),
    .R(\sopc/openmips0/ex_mem0/Reset_OR_DriverANDClockEnable ),
    .Q(\sopc/openmips0/id_ex0/ex_reg1_4_1_7327 )
  );
  LUT6 #(
    .INIT ( 64'hACACFF0FACACF000 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o13_2  (
    .I0(N1132),
    .I1(N1131),
    .I2(\sopc/openmips0/id0/reg1_o[31]_reg2_o[31]_equal_79_o ),
    .I3(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW61_7290 ),
    .I4(\sopc/openmips0/id0/n0110 ),
    .I5(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW51_7291 ),
    .O(\sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o131 )
  );
  LUT6 #(
    .INIT ( 64'hFFF75F57A8A00800 ))
  \sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_31  (
    .I0(\sopc/openmips0/mmu0/Mmux_mmu_select_o71 ),
    .I1(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_11_o<31>1_2852 ),
    .I2(\sopc/openmips0/mmu0/tlb_addr_i[31]_GND_114_o_equal_10_o<31>2_2853 ),
    .I3(N1575),
    .I4(N1574),
    .I5(N1573),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_stall_req_mem11_15_7329 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABBBBBBBA ))
  \sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_1  (
    .I0(\sopc/openmips0/wishbone_bus0/Mram_state[3]_GND_148_o_Mux_45_o ),
    .I1(\sopc/bus_top0/bus0/_n0076 [0]),
    .I2(N1311),
    .I3(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_select_o91_7306 ),
    .I4(\sopc/bus_top0/bus0/m_ack_o_SW0_7271 ),
    .I5(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_9_o<15>1_7254 ),
    .O(\sopc/bus_top0/bus0/m_select_i[15]_GND_215_o_equal_11_o<15>11_SW4_7330 )
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2910  (
    .I0(N1921),
    .I1(N1922),
    .S(\sopc/openmips0/cp0_raddr_i [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2910_5245 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2910_F  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_raddr_i [0]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_0_o_6_1880 ),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_1_o_6_1854 ),
    .O(N1921)
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2910_G  (
    .I0(\sopc/openmips0/cp0_raddr_i [2]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [0]),
    .I3(\sopc/openmips0/cp0_raddr_i [1]),
    .I4(\sopc/openmips0/cp0_reg0/epc_o [6]),
    .I5(\sopc/openmips0/cp0_reg0/ebase_o_6_2183 ),
    .O(N1922)
  );
  MUXF7   \sopc/openmips0/ex0/Sh13113  (
    .I0(N1923),
    .I1(N1924),
    .S(\sopc/openmips0/id_ex0/ex_reg1 [1]),
    .O(\sopc/openmips0/ex0/Sh1311 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh13113_F  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .O(N1923)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \sopc/openmips0/ex0/Sh13113_G  (
    .I0(\sopc/openmips0/id_ex0/ex_reg1 [0]),
    .I1(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I2(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .I3(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .I4(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .I5(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(N1924)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o1244  (
    .I0(N1925),
    .I1(N1926),
    .S(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1243 )
  );
  LUT6 #(
    .INIT ( 64'h6323622241014000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1244_F  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_raddr_i [3]),
    .I3(\sopc/openmips0/cp0_reg0/compare_o [1]),
    .I4(\sopc/openmips0/cp0_reg0/index_o_1_1901 ),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1240 ),
    .O(N1925)
  );
  LUT6 #(
    .INIT ( 64'h4E0E4A0A44044000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1244_G  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [3]),
    .I2(\sopc/openmips0/cp0_raddr_i [2]),
    .I3(\sopc/openmips0/cp0_reg0/status_o [1]),
    .I4(\sopc/openmips0/cp0_reg0/bad_v_addr_o [1]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o1240 ),
    .O(N1926)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o1514  (
    .I0(N1927),
    .I1(N1928),
    .S(\sopc/openmips0/cp0_raddr_i [4]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o1513 )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o1514_F  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I4(\sopc/openmips0/cp0_reg0/entry_lo_0_o_22_1896 ),
    .I5(\sopc/openmips0/cp0_reg0/entry_lo_1_o_22_1870 ),
    .O(N1927)
  );
  LUT6 #(
    .INIT ( 64'h2E2AAAAA222AAAAA ))
  \sopc/openmips0/ex0/Mmux_wdata_o1514_G  (
    .I0(\sopc/openmips0/cp0_reg0/epc_o [22]),
    .I1(rst_IBUF_7365),
    .I2(\sopc/openmips0/id_ex0/ex_inst [11]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I4(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I5(\sopc/openmips0/cp0_reg0/ebase_o_22_2197 ),
    .O(N1928)
  );
  MUXF7   \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82  (
    .I0(N1929),
    .I1(N1930),
    .S(\sopc/openmips0/ex_mem0/mem_mem_addr [1]),
    .O(\sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o81 )
  );
  LUT5 #(
    .INIT ( 32'hB3A28080 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82_F  (
    .I0(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_53_o ),
    .I1(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I2(\sopc/openmips0/ex_mem0/mem_reg2 [8]),
    .I3(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_51_o ),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .O(N1929)
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \sopc/openmips0/wishbone_bus0/Mmux_wishbone_data_o82_G  (
    .I0(\sopc/openmips0/ex_mem0/mem_aluop [2]),
    .I1(\sopc/openmips0/ex_mem0/mem_aluop [3]),
    .I2(\sopc/openmips0/mem0/aluop_i[7]_PWR_12_o_equal_47_o<7>1_4377 ),
    .I3(\sopc/openmips0/ex_mem0/mem_mem_addr [0]),
    .I4(\sopc/openmips0/ex_mem0/mem_reg2 [24]),
    .I5(\sopc/openmips0/ex_mem0/mem_reg2 [16]),
    .O(N1930)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2912  (
    .I0(N1931),
    .I1(N1932),
    .S(\sopc/openmips0/cp0_raddr_i [0]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2912_5246 )
  );
  LUT6 #(
    .INIT ( 64'h0880080000800000 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2912_F  (
    .I0(rst_IBUF_7365),
    .I1(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_62_o ),
    .I2(\sopc/openmips0/id_ex0/ex_inst [13]),
    .I3(\sopc/openmips0/id_ex0/ex_inst [12]),
    .I4(\sopc/openmips0/cp0_reg0/compare_o [6]),
    .I5(\sopc/openmips0/cp0_reg0/count_o [6]),
    .O(N1931)
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2912_G  (
    .I0(\sopc/openmips0/cp0_raddr_i [1]),
    .I1(\sopc/openmips0/cp0_raddr_i [2]),
    .I2(\sopc/openmips0/cp0_reg0/status_o [6]),
    .I3(\sopc/openmips0/cp0_reg0/bad_v_addr_o [6]),
    .I4(\sopc/openmips0/cp0_reg0/entry_hi_o_6_1795 ),
    .O(N1932)
  );
  MUXF7   \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o253  (
    .I0(N1933),
    .I1(N1934),
    .S(\sopc/openmips0/reg1_read ),
    .O(\sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o252 )
  );
  LUT5 #(
    .INIT ( 32'h15FFFFFF ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o253_F  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_144_o<5>1 ),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/id0/op[5]_GND_70_o_equal_138_o<5>1 ),
    .I3(rst_IBUF_7365),
    .I4(\sopc/openmips0/if_id0/id_inst [15]),
    .O(N1933)
  );
  LUT6 #(
    .INIT ( 64'h7077777777777777 ))
  \sopc/openmips0/id0/pre_inst_is_load_reg1_read_o_AND_258_o253_G  (
    .I0(\sopc/openmips0/regfile1/Mmux_rdata1110 ),
    .I1(\sopc/openmips0/regfile1/raddr1[4]_read_port_14_OUT<31> ),
    .I2(\sopc/openmips0/regfile1/raddr1[4]_GND_71_o_equal_10_o ),
    .I3(\sopc/openmips0/mem_wb0/wb_wdata [31]),
    .I4(rst_IBUF_7365),
    .I5(\sopc/openmips0/regfile1/raddr1[4]_re1_AND_271_o ),
    .O(N1934)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_reg2_read_o14_SW0  (
    .I0(\sopc/bus_top0/digseg_ack_o ),
    .I1(N1936),
    .S(\sopc/openmips0/id0/inst_i[31]_GND_70_o_equal_205_o<31>11_2894 ),
    .O(N1899)
  );
  LUT6 #(
    .INIT ( 64'hEEEFABE7EEEEABE7 ))
  \sopc/openmips0/id0/Mmux_reg2_read_o14_SW0_G  (
    .I0(\sopc/openmips0/if_id0/id_inst [4]),
    .I1(\sopc/openmips0/if_id0/id_inst [3]),
    .I2(\sopc/openmips0/if_id0/id_inst [5]),
    .I3(\sopc/openmips0/if_id0/id_inst [1]),
    .I4(\sopc/openmips0/if_id0/id_inst [2]),
    .I5(\sopc/openmips0/if_id0/id_inst [0]),
    .O(N1936)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o184  (
    .I0(N1937),
    .I1(N1938),
    .S(\sopc/openmips0/id_ex0/ex_reg1 [2]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o184_5317 )
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o184_F  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/ex0/Sh571_3248 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh121 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(N1937)
  );
  LUT6 #(
    .INIT ( 64'h88888F8888888888 ))
  \sopc/openmips0/ex0/Mmux_wdata_o184_G  (
    .I0(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_26_o ),
    .I1(\sopc/openmips0/ex0/Sh531 ),
    .I2(\sopc/openmips0/id_ex0/ex_reg1 [3]),
    .I3(\sopc/openmips0/ex0/Sh125 ),
    .I4(\sopc/openmips0/id_ex0/ex_aluop [4]),
    .I5(\sopc/openmips0/ex0/aluop_i[7]_GND_73_o_equal_178_o<7>1_3297 ),
    .O(N1938)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2611  (
    .I0(N1939),
    .I1(N1940),
    .S(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2611_5551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22202020 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2611_F  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2610_5550 ),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/result_sum [3]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o262_5543 ),
    .O(N1939)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2611_G  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o263_5544 ),
    .I3(\sopc/openmips0/ex0/Mmux_wdata_o265_5546 ),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o262_5543 ),
    .O(N1940)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2811  (
    .I0(N1941),
    .I1(N1942),
    .S(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2811_5481 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22202020 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2811_F  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2810_5480 ),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/result_sum [5]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o282_5474 ),
    .O(N1941)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1011 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2811_G  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o283_5475 ),
    .I3(N1895),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o282_5474 ),
    .O(N1942)
  );
  MUXF7   \sopc/openmips0/ex0/Mmux_wdata_o2711  (
    .I0(N1943),
    .I1(N1944),
    .S(\sopc/openmips0/id_ex0/ex_alusel [1]),
    .O(\sopc/openmips0/ex0/Mmux_wdata_o2711_5533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22202020 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2711_F  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o2710_5532 ),
    .I3(\sopc/openmips0/ex0/_n0423 ),
    .I4(\sopc/openmips0/ex0/result_sum [4]),
    .I5(\sopc/openmips0/ex0/Mmux_wdata_o272_5526 ),
    .O(N1943)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1011 ))
  \sopc/openmips0/ex0/Mmux_wdata_o2711_G  (
    .I0(\sopc/openmips0/id_ex0/ex_alusel [0]),
    .I1(\sopc/openmips0/id_ex0/ex_alusel [2]),
    .I2(\sopc/openmips0/ex0/Mmux_wdata_o273_5527 ),
    .I3(N1893),
    .I4(\sopc/openmips0/ex0/Mmux_wdata_o272_5526 ),
    .O(N1944)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW1  (
    .I0(N1945),
    .I1(N1946),
    .S(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1089)
  );
  LUT6 #(
    .INIT ( 64'h4440444455505555 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW1_F  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ),
    .I1(N757),
    .I2(N194),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [26]),
    .I5(\sopc/openmips0/if_id0/id_inst [16]),
    .O(N1945)
  );
  LUT5 #(
    .INIT ( 32'hFFC3AA82 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW1_G  (
    .I0(N757),
    .I1(\sopc/openmips0/if_id0/id_inst [27]),
    .I2(\sopc/openmips0/if_id0/id_inst [26]),
    .I3(N194),
    .I4(\sopc/openmips0/if_id0/id_inst [16]),
    .O(N1946)
  );
  MUXF7   \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW3  (
    .I0(N1947),
    .I1(N1948),
    .S(\sopc/openmips0/id_reg1_o[31] ),
    .O(N1091)
  );
  LUT6 #(
    .INIT ( 64'h5555555011111110 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW3_F  (
    .I0(\sopc/openmips0/id0/op[5]_GND_70_o_equal_149_o ),
    .I1(\sopc/openmips0/if_id0/id_inst [16]),
    .I2(N194),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [27]),
    .I5(N757),
    .O(N1947)
  );
  LUT4 #(
    .INIT ( 16'hFCA8 ))
  \sopc/openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW3_G  (
    .I0(N757),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(N194),
    .I3(\sopc/openmips0/if_id0/id_inst [16]),
    .O(N1948)
  );
  MUXF7   \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1  (
    .I0(N1949),
    .I1(N1950),
    .S(\sopc/openmips0/id0/op3[5]_INV_187_o ),
    .O(\sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_2915 )
  );
  LUT6 #(
    .INIT ( 64'h1000555510001000 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_F  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [26]),
    .I2(\sopc/openmips0/if_id0/id_inst [29]),
    .I3(\sopc/openmips0/if_id0/id_inst [27]),
    .I4(\sopc/openmips0/if_id0/id_inst [28]),
    .I5(\sopc/openmips0/if_id0/id_inst [31]),
    .O(N1949)
  );
  LUT6 #(
    .INIT ( 64'h1055101010181010 ))
  \sopc/openmips0/id0/op[5]_GND_70_o_select_169_OUT<2>1_G  (
    .I0(\sopc/openmips0/if_id0/id_inst [30]),
    .I1(\sopc/openmips0/if_id0/id_inst [28]),
    .I2(\sopc/openmips0/if_id0/id_inst [31]),
    .I3(\sopc/openmips0/if_id0/id_inst [26]),
    .I4(\sopc/openmips0/if_id0/id_inst [29]),
    .I5(\sopc/openmips0/if_id0/id_inst [27]),
    .O(N1950)
  );
  BUFG   \sopc/clk_tmp_BUFG  (
    .O(\sopc/clk_tmp_BUFG_291 ),
    .I(\sopc/clk_tmp )
  );
  BUFG   \sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG  (
    .O(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o_BUFG_2336 ),
    .I(\sopc/openmips0/wishbone_bus0/if_ack_if_cancel_AND_1452_o )
  );
  BUFG   \sopc/wishbone_ack_i_BUFG  (
    .O(\sopc/wishbone_ack_i_BUFG_292 ),
    .I(\sopc/wishbone_ack_i )
  );
  BUFG   \sopc/openmips0/mem0/_n0583_BUFG  (
    .O(\sopc/openmips0/mem0/_n0583_BUFG_4388 ),
    .I(\sopc/openmips0/mem0/_n0583 )
  );
  BUFG   \sopc/bus_top0/bus0/_n0072_BUFG  (
    .O(\sopc/bus_top0/bus0/_n0072_BUFG_4453 ),
    .I(\sopc/bus_top0/bus0/_n0072 )
  );
  BUFG   rst_IBUF_BUFG (
    .O(rst_IBUF_BUFG_6),
    .I(rst_IBUF_7365)
  );
  BUFGP   clk_BUFGP (
    .I(clk),
    .O(clk_BUFGP_5)
  );
  BUFG   sw_dip_31_IBUF_BUFG (
    .O(sw_dip_31_IBUF_BUFG_0),
    .I(sw_dip_31_IBUF_7367)
  );
  INV   \sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_lut<0>_INV_0  (
    .I(\sopc/openmips0/cp0_reg0/count_o [0]),
    .O(\sopc/openmips0/cp0_reg0/Madd_count_o[31]_GND_113_o_add_2_OUT_lut<0> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<31>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [31]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<31> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<30>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [30]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<30> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<29>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [29]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<29> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<28>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [28]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<28> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<27>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [27]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<27> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<26>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [26]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<26> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<25>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [25]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<25> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<24>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [24]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<24> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<23>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [23]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<23> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<22>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [22]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<22> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<21>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [21]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<21> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<20>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [20]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<20> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<19>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [19]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<19> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<18>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [18]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<18> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<17>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [17]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<17> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<16>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [16]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<16> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<15>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [15]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<15> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<14>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [14]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<14> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<13>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [13]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<13> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<12>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [12]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<12> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<11>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [11]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<11> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<10>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [10]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<10> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<9>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [9]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<9> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<8>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [8]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<8> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<7>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [7]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<7> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<6>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [6]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<6> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<5>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [5]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<5> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<4>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [4]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<4> )
  );
  INV   \sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<3>_INV_0  (
    .I(\sopc/openmips0/ex_mem0/mem_current_inst_address [3]),
    .O(\sopc/openmips0/cp0_reg0/Msub_current_inst_addr_i[31]_GND_113_o_sub_149_OUT_lut<3> )
  );
  INV   \sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_lut<2>_INV_0  (
    .I(\sopc/openmips0/pc_reg0/pc [2]),
    .O(\sopc/openmips0/pc_reg0/Madd_pc[31]_GND_68_o_add_6_OUT_lut<2> )
  );
  INV   \sopc/openmips0/id0/Madd_pc_plus_4_lut<2>_INV_0  (
    .I(\sopc/openmips0/if_id0/id_pc [2]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_4_lut [2])
  );
  INV   \sopc/openmips0/id0/Madd_pc_plus_8_lut<3>_INV_0  (
    .I(\sopc/openmips0/if_id0/id_pc [3]),
    .O(\sopc/openmips0/id0/Madd_pc_plus_8_lut [3])
  );
  INV   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut<8>_INV_0  (
    .I(\sopc/bus_top0/uart0/u0/tickgen/Acc [8]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[8] )
  );
  INV   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut<5>_INV_0  (
    .I(\sopc/bus_top0/uart0/u0/tickgen/Acc [5]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[5] )
  );
  INV   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut<3>_INV_0  (
    .I(\sopc/bus_top0/uart0/u0/tickgen/Acc [3]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[3] )
  );
  INV   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut<2>_INV_0  (
    .I(\sopc/bus_top0/uart0/u0/tickgen/Acc [2]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[2] )
  );
  INV   \sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut<1>_INV_0  (
    .I(\sopc/bus_top0/uart0/u0/tickgen/Acc [1]),
    .O(\sopc/bus_top0/uart0/u0/tickgen/Madd_n0007_lut[1] )
  );
  INV   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut<11>_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/tickgen/Acc [11]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[11] )
  );
  INV   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut<8>_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/tickgen/Acc [8]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[8] )
  );
  INV   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut<6>_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/tickgen/Acc [6]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[6] )
  );
  INV   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut<5>_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/tickgen/Acc [5]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[5] )
  );
  INV   \sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut<4>_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/tickgen/Acc [4]),
    .O(\sopc/bus_top0/uart0/u1/tickgen/Madd_GND_338_o_BUS_0793_mux_2_OUT_lut[4] )
  );
  INV   \sopc/bus_top0/uart0/rst_INV_408_o1_INV_0  (
    .I(rst_IBUF_BUFG_6),
    .O(\sopc/bus_top0/uart0/rst_INV_408_o )
  );
  INV   \sopc/bus_top0/ram0/ram_driver0/extram_oe_inv1_INV_0  (
    .I(\sopc/bus_top0/ram0/ram_driver0/extram_oe_186 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/extram_oe_inv )
  );
  INV   \sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv1_INV_0  (
    .I(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_183 ),
    .O(\sopc/bus_top0/ram0/ram_driver0/baseram_oe_inv )
  );
  INV   \sopc/bus_top0/flash0/flash_driver0/flash_oe_inv1_INV_0  (
    .I(\sopc/bus_top0/flash0/flash_driver0/flash_oe_150 ),
    .O(\sopc/bus_top0/flash0/flash_driver0/flash_oe_inv )
  );
  INV   \sopc/openmips0/ex0/n0369<1>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [1]),
    .O(\sopc/openmips0/ex0/n0369 [1])
  );
  INV   \sopc/openmips0/ex0/n0369<2>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [2]),
    .O(\sopc/openmips0/ex0/n0369 [2])
  );
  INV   \sopc/openmips0/ex0/n0369<3>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [3]),
    .O(\sopc/openmips0/ex0/n0369 [3])
  );
  INV   \sopc/openmips0/ex0/n0369<4>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [4]),
    .O(\sopc/openmips0/ex0/n0369 [4])
  );
  INV   \sopc/openmips0/ex0/n0369<5>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [5]),
    .O(\sopc/openmips0/ex0/n0369 [5])
  );
  INV   \sopc/openmips0/ex0/n0369<6>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [6]),
    .O(\sopc/openmips0/ex0/n0369 [6])
  );
  INV   \sopc/openmips0/ex0/n0369<7>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [7]),
    .O(\sopc/openmips0/ex0/n0369 [7])
  );
  INV   \sopc/openmips0/ex0/n0369<8>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [8]),
    .O(\sopc/openmips0/ex0/n0369 [8])
  );
  INV   \sopc/openmips0/ex0/n0369<9>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [9]),
    .O(\sopc/openmips0/ex0/n0369 [9])
  );
  INV   \sopc/openmips0/ex0/n0369<10>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [10]),
    .O(\sopc/openmips0/ex0/n0369 [10])
  );
  INV   \sopc/openmips0/ex0/n0369<11>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [11]),
    .O(\sopc/openmips0/ex0/n0369 [11])
  );
  INV   \sopc/openmips0/ex0/n0369<12>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [12]),
    .O(\sopc/openmips0/ex0/n0369 [12])
  );
  INV   \sopc/openmips0/ex0/n0369<13>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [13]),
    .O(\sopc/openmips0/ex0/n0369 [13])
  );
  INV   \sopc/openmips0/ex0/n0369<14>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [14]),
    .O(\sopc/openmips0/ex0/n0369 [14])
  );
  INV   \sopc/openmips0/ex0/n0369<15>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [15]),
    .O(\sopc/openmips0/ex0/n0369 [15])
  );
  INV   \sopc/openmips0/ex0/n0369<16>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [16]),
    .O(\sopc/openmips0/ex0/n0369 [16])
  );
  INV   \sopc/openmips0/ex0/n0369<17>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [17]),
    .O(\sopc/openmips0/ex0/n0369 [17])
  );
  INV   \sopc/openmips0/ex0/n0369<18>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [18]),
    .O(\sopc/openmips0/ex0/n0369 [18])
  );
  INV   \sopc/openmips0/ex0/n0369<19>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [19]),
    .O(\sopc/openmips0/ex0/n0369 [19])
  );
  INV   \sopc/openmips0/ex0/n0369<20>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [20]),
    .O(\sopc/openmips0/ex0/n0369 [20])
  );
  INV   \sopc/openmips0/ex0/n0369<21>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [21]),
    .O(\sopc/openmips0/ex0/n0369 [21])
  );
  INV   \sopc/openmips0/ex0/n0369<22>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [22]),
    .O(\sopc/openmips0/ex0/n0369 [22])
  );
  INV   \sopc/openmips0/ex0/n0369<23>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [23]),
    .O(\sopc/openmips0/ex0/n0369 [23])
  );
  INV   \sopc/openmips0/ex0/n0369<24>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [24]),
    .O(\sopc/openmips0/ex0/n0369 [24])
  );
  INV   \sopc/openmips0/ex0/n0369<25>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [25]),
    .O(\sopc/openmips0/ex0/n0369 [25])
  );
  INV   \sopc/openmips0/ex0/n0369<26>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [26]),
    .O(\sopc/openmips0/ex0/n0369 [26])
  );
  INV   \sopc/openmips0/ex0/n0369<27>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [27]),
    .O(\sopc/openmips0/ex0/n0369 [27])
  );
  INV   \sopc/openmips0/ex0/n0369<28>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [28]),
    .O(\sopc/openmips0/ex0/n0369 [28])
  );
  INV   \sopc/openmips0/ex0/n0369<29>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [29]),
    .O(\sopc/openmips0/ex0/n0369 [29])
  );
  INV   \sopc/openmips0/ex0/n0369<30>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [30]),
    .O(\sopc/openmips0/ex0/n0369 [30])
  );
  INV   \sopc/openmips0/ex0/n0369<31>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [31]),
    .O(\sopc/openmips0/ex0/n0369 [31])
  );
  INV   \sopc/openmips0/ex0/n0369<32>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [32]),
    .O(\sopc/openmips0/ex0/n0369 [32])
  );
  INV   \sopc/openmips0/ex0/n0369<33>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [33]),
    .O(\sopc/openmips0/ex0/n0369 [33])
  );
  INV   \sopc/openmips0/ex0/n0369<34>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [34]),
    .O(\sopc/openmips0/ex0/n0369 [34])
  );
  INV   \sopc/openmips0/ex0/n0369<35>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [35]),
    .O(\sopc/openmips0/ex0/n0369 [35])
  );
  INV   \sopc/openmips0/ex0/n0369<36>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [36]),
    .O(\sopc/openmips0/ex0/n0369 [36])
  );
  INV   \sopc/openmips0/ex0/n0369<37>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [37]),
    .O(\sopc/openmips0/ex0/n0369 [37])
  );
  INV   \sopc/openmips0/ex0/n0369<38>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [38]),
    .O(\sopc/openmips0/ex0/n0369 [38])
  );
  INV   \sopc/openmips0/ex0/n0369<39>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [39]),
    .O(\sopc/openmips0/ex0/n0369 [39])
  );
  INV   \sopc/openmips0/ex0/n0369<40>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [40]),
    .O(\sopc/openmips0/ex0/n0369 [40])
  );
  INV   \sopc/openmips0/ex0/n0369<41>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [41]),
    .O(\sopc/openmips0/ex0/n0369 [41])
  );
  INV   \sopc/openmips0/ex0/n0369<42>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [42]),
    .O(\sopc/openmips0/ex0/n0369 [42])
  );
  INV   \sopc/openmips0/ex0/n0369<43>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [43]),
    .O(\sopc/openmips0/ex0/n0369 [43])
  );
  INV   \sopc/openmips0/ex0/n0369<44>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [44]),
    .O(\sopc/openmips0/ex0/n0369 [44])
  );
  INV   \sopc/openmips0/ex0/n0369<45>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [45]),
    .O(\sopc/openmips0/ex0/n0369 [45])
  );
  INV   \sopc/openmips0/ex0/n0369<46>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [46]),
    .O(\sopc/openmips0/ex0/n0369 [46])
  );
  INV   \sopc/openmips0/ex0/n0369<47>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [47]),
    .O(\sopc/openmips0/ex0/n0369 [47])
  );
  INV   \sopc/openmips0/ex0/n0369<48>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [48]),
    .O(\sopc/openmips0/ex0/n0369 [48])
  );
  INV   \sopc/openmips0/ex0/n0369<49>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [49]),
    .O(\sopc/openmips0/ex0/n0369 [49])
  );
  INV   \sopc/openmips0/ex0/n0369<50>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [50]),
    .O(\sopc/openmips0/ex0/n0369 [50])
  );
  INV   \sopc/openmips0/ex0/n0369<51>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [51]),
    .O(\sopc/openmips0/ex0/n0369 [51])
  );
  INV   \sopc/openmips0/ex0/n0369<52>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [52]),
    .O(\sopc/openmips0/ex0/n0369 [52])
  );
  INV   \sopc/openmips0/ex0/n0369<53>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [53]),
    .O(\sopc/openmips0/ex0/n0369 [53])
  );
  INV   \sopc/openmips0/ex0/n0369<54>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [54]),
    .O(\sopc/openmips0/ex0/n0369 [54])
  );
  INV   \sopc/openmips0/ex0/n0369<55>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [55]),
    .O(\sopc/openmips0/ex0/n0369 [55])
  );
  INV   \sopc/openmips0/ex0/n0369<56>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [56]),
    .O(\sopc/openmips0/ex0/n0369 [56])
  );
  INV   \sopc/openmips0/ex0/n0369<57>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [57]),
    .O(\sopc/openmips0/ex0/n0369 [57])
  );
  INV   \sopc/openmips0/ex0/n0369<58>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [58]),
    .O(\sopc/openmips0/ex0/n0369 [58])
  );
  INV   \sopc/openmips0/ex0/n0369<59>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [59]),
    .O(\sopc/openmips0/ex0/n0369 [59])
  );
  INV   \sopc/openmips0/ex0/n0369<60>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [60]),
    .O(\sopc/openmips0/ex0/n0369 [60])
  );
  INV   \sopc/openmips0/ex0/n0369<61>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [61]),
    .O(\sopc/openmips0/ex0/n0369 [61])
  );
  INV   \sopc/openmips0/ex0/n0369<62>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [62]),
    .O(\sopc/openmips0/ex0/n0369 [62])
  );
  INV   \sopc/openmips0/ex0/n0369<63>1_INV_0  (
    .I(\sopc/openmips0/ex0/hilo_temp [63]),
    .O(\sopc/openmips0/ex0/n0369 [63])
  );
  INV   \sopc/openmips0/ex0/n0362<1>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [1]),
    .O(\sopc/openmips0/ex0/n0362 [1])
  );
  INV   \sopc/openmips0/ex0/n0362<2>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [2]),
    .O(\sopc/openmips0/ex0/n0362 [2])
  );
  INV   \sopc/openmips0/ex0/n0362<3>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [3]),
    .O(\sopc/openmips0/ex0/n0362 [3])
  );
  INV   \sopc/openmips0/ex0/n0362<4>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [4]),
    .O(\sopc/openmips0/ex0/n0362 [4])
  );
  INV   \sopc/openmips0/ex0/n0362<5>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [5]),
    .O(\sopc/openmips0/ex0/n0362 [5])
  );
  INV   \sopc/openmips0/ex0/n0362<6>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [6]),
    .O(\sopc/openmips0/ex0/n0362 [6])
  );
  INV   \sopc/openmips0/ex0/n0362<7>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [7]),
    .O(\sopc/openmips0/ex0/n0362 [7])
  );
  INV   \sopc/openmips0/ex0/n0362<8>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [8]),
    .O(\sopc/openmips0/ex0/n0362 [8])
  );
  INV   \sopc/openmips0/ex0/n0362<9>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [9]),
    .O(\sopc/openmips0/ex0/n0362 [9])
  );
  INV   \sopc/openmips0/ex0/n0362<10>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [10]),
    .O(\sopc/openmips0/ex0/n0362 [10])
  );
  INV   \sopc/openmips0/ex0/n0362<11>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [11]),
    .O(\sopc/openmips0/ex0/n0362 [11])
  );
  INV   \sopc/openmips0/ex0/n0362<12>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [12]),
    .O(\sopc/openmips0/ex0/n0362 [12])
  );
  INV   \sopc/openmips0/ex0/n0362<13>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [13]),
    .O(\sopc/openmips0/ex0/n0362 [13])
  );
  INV   \sopc/openmips0/ex0/n0362<14>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [14]),
    .O(\sopc/openmips0/ex0/n0362 [14])
  );
  INV   \sopc/openmips0/ex0/n0362<15>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [15]),
    .O(\sopc/openmips0/ex0/n0362 [15])
  );
  INV   \sopc/openmips0/ex0/n0362<16>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [16]),
    .O(\sopc/openmips0/ex0/n0362 [16])
  );
  INV   \sopc/openmips0/ex0/n0362<17>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [17]),
    .O(\sopc/openmips0/ex0/n0362 [17])
  );
  INV   \sopc/openmips0/ex0/n0362<18>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [18]),
    .O(\sopc/openmips0/ex0/n0362 [18])
  );
  INV   \sopc/openmips0/ex0/n0362<19>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [19]),
    .O(\sopc/openmips0/ex0/n0362 [19])
  );
  INV   \sopc/openmips0/ex0/n0362<20>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [20]),
    .O(\sopc/openmips0/ex0/n0362 [20])
  );
  INV   \sopc/openmips0/ex0/n0362<21>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [21]),
    .O(\sopc/openmips0/ex0/n0362 [21])
  );
  INV   \sopc/openmips0/ex0/n0362<22>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [22]),
    .O(\sopc/openmips0/ex0/n0362 [22])
  );
  INV   \sopc/openmips0/ex0/n0362<23>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [23]),
    .O(\sopc/openmips0/ex0/n0362 [23])
  );
  INV   \sopc/openmips0/ex0/n0362<24>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [24]),
    .O(\sopc/openmips0/ex0/n0362 [24])
  );
  INV   \sopc/openmips0/ex0/n0362<25>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [25]),
    .O(\sopc/openmips0/ex0/n0362 [25])
  );
  INV   \sopc/openmips0/ex0/n0362<26>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [26]),
    .O(\sopc/openmips0/ex0/n0362 [26])
  );
  INV   \sopc/openmips0/ex0/n0362<27>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [27]),
    .O(\sopc/openmips0/ex0/n0362 [27])
  );
  INV   \sopc/openmips0/ex0/n0362<28>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [28]),
    .O(\sopc/openmips0/ex0/n0362 [28])
  );
  INV   \sopc/openmips0/ex0/n0362<29>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [29]),
    .O(\sopc/openmips0/ex0/n0362 [29])
  );
  INV   \sopc/openmips0/ex0/n0362<30>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [30]),
    .O(\sopc/openmips0/ex0/n0362 [30])
  );
  INV   \sopc/openmips0/ex0/n0362<31>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg2 [31]),
    .O(\sopc/openmips0/ex0/n0362 [31])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<1>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1_1_1_7323 ),
    .O(\sopc/openmips0/ex0/reg1_i_not [1])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<2>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1_2_1_7326 ),
    .O(\sopc/openmips0/ex0/reg1_i_not [2])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<3>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1_3_1_7325 ),
    .O(\sopc/openmips0/ex0/reg1_i_not [3])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<4>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1_4_1_7327 ),
    .O(\sopc/openmips0/ex0/reg1_i_not [4])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<5>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [5]),
    .O(\sopc/openmips0/ex0/reg1_i_not [5])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<6>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [6]),
    .O(\sopc/openmips0/ex0/reg1_i_not [6])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<7>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [7]),
    .O(\sopc/openmips0/ex0/reg1_i_not [7])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<8>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [8]),
    .O(\sopc/openmips0/ex0/reg1_i_not [8])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<9>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [9]),
    .O(\sopc/openmips0/ex0/reg1_i_not [9])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<10>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [10]),
    .O(\sopc/openmips0/ex0/reg1_i_not [10])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<11>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [11]),
    .O(\sopc/openmips0/ex0/reg1_i_not [11])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<12>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [12]),
    .O(\sopc/openmips0/ex0/reg1_i_not [12])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<13>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [13]),
    .O(\sopc/openmips0/ex0/reg1_i_not [13])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<14>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [14]),
    .O(\sopc/openmips0/ex0/reg1_i_not [14])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<15>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [15]),
    .O(\sopc/openmips0/ex0/reg1_i_not [15])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<16>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [16]),
    .O(\sopc/openmips0/ex0/reg1_i_not [16])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<17>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [17]),
    .O(\sopc/openmips0/ex0/reg1_i_not [17])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<18>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [18]),
    .O(\sopc/openmips0/ex0/reg1_i_not [18])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<19>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [19]),
    .O(\sopc/openmips0/ex0/reg1_i_not [19])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<20>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [20]),
    .O(\sopc/openmips0/ex0/reg1_i_not [20])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<21>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [21]),
    .O(\sopc/openmips0/ex0/reg1_i_not [21])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<22>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [22]),
    .O(\sopc/openmips0/ex0/reg1_i_not [22])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<23>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [23]),
    .O(\sopc/openmips0/ex0/reg1_i_not [23])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<24>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [24]),
    .O(\sopc/openmips0/ex0/reg1_i_not [24])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<25>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [25]),
    .O(\sopc/openmips0/ex0/reg1_i_not [25])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<26>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [26]),
    .O(\sopc/openmips0/ex0/reg1_i_not [26])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<27>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [27]),
    .O(\sopc/openmips0/ex0/reg1_i_not [27])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<28>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [28]),
    .O(\sopc/openmips0/ex0/reg1_i_not [28])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<29>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [29]),
    .O(\sopc/openmips0/ex0/reg1_i_not [29])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<30>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [30]),
    .O(\sopc/openmips0/ex0/reg1_i_not [30])
  );
  INV   \sopc/openmips0/ex0/reg1_i_not<31>1_INV_0  (
    .I(\sopc/openmips0/id_ex0/ex_reg1 [31]),
    .O(\sopc/openmips0/ex0/reg1_i_not [31])
  );
  INV   \sopc/bus_top0/uart0/u1/RxD_state__n01361_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/RxD_state_FSM_FFd4_4609 ),
    .O(\sopc/bus_top0/uart0/u1/_n0136 )
  );
  INV   \sopc/bus_top0/uart0/u1/Mcount_Filter_cnt_xor<0>11_INV_0  (
    .I(\sopc/bus_top0/uart0/u1/Filter_cnt [0]),
    .O(\sopc/bus_top0/uart0/u1/Result [0])
  );
  INV   rst_IBUF_BUFG_LUT1_INV_0 (
    .I(rst_IBUF_7365),
    .O(rst_IBUF_BUFG_LUT1)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

