0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/pepe/Desktop/HSL/HSL-pong-game/HSL-pong-game.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/Lab5Verilog/memory.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/memory_ifc.v,,memory,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/address_latch.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/address_mux.v,,address_latch,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/address_mux.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/address_pins.v,,address_mux,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/address_pins.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu.v,,address_pins,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_bit_select.v,,alu,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_bit_select.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_control.v,,alu_bit_select,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_control.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_core.v,,alu_control,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_core.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_flags.v,,alu_core,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_flags.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_2.v,,alu_flags,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_2.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_2z.v,,alu_mux_2,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_2z.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_3z.v,,alu_mux_2z,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_3z.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_4.v,,alu_mux_3z,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_4.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_8.v,,alu_mux_4,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_mux_8.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_prep_daa.v,,alu_mux_8,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_prep_daa.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_select.v,,alu_prep_daa,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_select.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_shifter_core.v,,alu_select,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_shifter_core.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_slice.v,,alu_shifter_core,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/alu_slice.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/bus_control.v,,alu_slice,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/bus_control.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/bus_switch.v,,bus_control,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/bus_switch.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/clk_delay.v,,bus_switch,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/clk_delay.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/control_pins_n.v,,clk_delay,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/control_pins_n.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_pins.v,,control_pins_n,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/core.vh,1557457939,verilog,,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/globals.vh;C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/coremodules.vh,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/coremodules.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_pins.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_switch.v,,data_pins,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_switch.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_switch_mask.v,,data_switch,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/data_switch_mask.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/decode_state.v,,data_switch_mask,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/decode_state.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/execute.v,,decode_state,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_matrix_compiled.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_module.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_zero.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/execute.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/inc_dec.v,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_module.vh;C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/temp_wires.vh;C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_zero.vh;C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/exec_matrix_compiled.vh,execute,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/globals.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/inc_dec.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/inc_dec_2bit.v,,inc_dec,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/inc_dec_2bit.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/interrupts.v,,inc_dec_2bit,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/interrupts.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/ir.v,,interrupts,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/ir.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/Lab5Verilog/memory.v,,ir,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/memory_ifc.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/pin_control.v,,memory_ifc,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/pin_control.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/pla_decode.v,,pin_control,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/pla_decode.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_control.v,,pla_decode,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_control.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_file.v,,reg_control,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_file.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_latch.v,,reg_file,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/reg_latch.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/resets.v,,reg_latch,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/resets.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/sequencer.v,,resets,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/sequencer.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/z80_top_direct_n.v,,sequencer,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/temp_wires.vh,1557457939,verilog,,,,,,,,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/z80_top_direct_n.v,1557457939,verilog,,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/new/z80_tester.v,C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/imports/x/core.vh,z80_top_direct_n,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
C:/Users/pepe/Desktop/hw-syn-lab-project/Z80.srcs/sources_1/new/z80_tester.v,1557457939,verilog,,,,z80_tester,,,../../../../../../hw-syn-lab-project/Z80.srcs/sources_1/imports/x,,,,,
