<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jul 19 06:08:44 2018" VIVADOVERSION="2018.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="ftg256" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="sys_clk_i" SIGIS="undef" SIGNAME="External_Ports_sys_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
        <CONNECTION INSTANCE="sys_ctrl_0" PORT="ext_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ext_rst_n" SIGIS="undef" SIGNAME="External_Ports_ext_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ctrl_0" PORT="ext_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="led" RIGHT="0" SIGIS="data" SIGNAME="led_controller_0_led">
      <CONNECTIONS>
        <CONNECTION INSTANCE="led_controller_0" PORT="led"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fx3_flaga" SIGIS="undef" SIGNAME="External_Ports_fx3_flaga">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_flaga"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_pclk" SIGIS="undef" SIGNAME="clk_wiz_0_clk_100_180">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_100_180"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="fx3_db" RIGHT="0" SIGIS="undef" SIGNAME="fifo_generator_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_generator_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="fx3_a" RIGHT="0" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_pktend_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_pktend_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_pktend_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_sloe_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_sloe_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_sloe_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_slrd_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slrd_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_slrd_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_slwr_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slwr_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_slwr_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fx3_slcs_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slcs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_slcs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fx3_flagb" SIGIS="undef" SIGNAME="External_Ports_fx3_flagb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_flagb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fx3_flagd" SIGIS="undef" SIGNAME="External_Ports_fx3_flagd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_flagd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fx3_flagc" SIGIS="undef" SIGNAME="External_Ports_fx3_flagc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fx3_flagc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaA" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_0" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaB" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_1" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk" SIGNAME="SPI_ADC_1_ADC_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_1" PORT="ADC_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef" SIGNAME="SPI_ADC_1_ADC_ncs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_1" PORT="ADC_ncs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaC" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_2" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaD" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_3" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaE" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_4" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaF" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaF">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_5" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaG" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_6" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ADC_sdaH" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaH">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_7" PORT="ADC_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk_1" SIGIS="clk" SIGNAME="SPI_ADC_3_ADC_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_3" PORT="ADC_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ADC_ncs_1" SIGIS="undef" SIGNAME="SPI_ADC_3_ADC_ncs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_3" PORT="ADC_ncs"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk_2" SIGIS="clk" SIGNAME="SPI_ADC_4_ADC_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_4" PORT="ADC_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ADC_ncs_2" SIGIS="undef" SIGNAME="SPI_ADC_4_ADC_ncs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_4" PORT="ADC_ncs"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk_3" SIGIS="clk" SIGNAME="SPI_ADC_6_ADC_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_6" PORT="ADC_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ADC_ncs_3" SIGIS="undef" SIGNAME="SPI_ADC_6_ADC_ncs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_ADC_6" PORT="ADC_ncs"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/ADC2FIFO_0" HWVERSION="1.0" INSTANCE="ADC2FIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ADC2FIFO" VLNV="xilinx.com:module_ref:ADC2FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADC_board_amount" VALUE="2"/>
        <PARAMETER NAME="ADC_resolution" VALUE="14"/>
        <PARAMETER NAME="FIFO_OUTPUT_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ADC2FIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_Data_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inA" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inB" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ADC2FIFO_1" HWVERSION="1.0" INSTANCE="ADC2FIFO_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ADC2FIFO" VLNV="xilinx.com:module_ref:ADC2FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADC_board_amount" VALUE="2"/>
        <PARAMETER NAME="ADC_resolution" VALUE="14"/>
        <PARAMETER NAME="FIFO_OUTPUT_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ADC2FIFO_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_Data_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inA" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_2" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inB" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_3" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ADC2FIFO_2" HWVERSION="1.0" INSTANCE="ADC2FIFO_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ADC2FIFO" VLNV="xilinx.com:module_ref:ADC2FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADC_board_amount" VALUE="2"/>
        <PARAMETER NAME="ADC_resolution" VALUE="14"/>
        <PARAMETER NAME="FIFO_OUTPUT_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ADC2FIFO_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_Data_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inA" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_4_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_4" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inB" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_5_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_5" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ADC2FIFO_3" HWVERSION="1.0" INSTANCE="ADC2FIFO_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ADC2FIFO" VLNV="xilinx.com:module_ref:ADC2FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADC_board_amount" VALUE="2"/>
        <PARAMETER NAME="ADC_resolution" VALUE="14"/>
        <PARAMETER NAME="FIFO_OUTPUT_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ADC2FIFO_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_Data_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inA" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_6_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_6" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_inB" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_7_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_7" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_RD_Mux_0" HWVERSION="1.0" INSTANCE="FIFO_RD_Mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIFO_RD_Mux" VLNV="xilinx.com:module_ref:FIFO_RD_Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FIFO_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ADC_BOARD_POSITION" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FIFO_RD_Mux_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADC_Data_A" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADC_Data_B" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADC_Data_C" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_2" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADC_Data_D" RIGHT="0" SIGIS="undef" SIGNAME="ADC2FIFO_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_3" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADC_A_DATA_READY" SIGIS="undef" SIGNAME="SPI_ADC_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_ADC_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ADC_MIX_DATA" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_RD_Mux_0_ADC_MIX_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Fifo_RD" SIGIS="undef" SIGNAME="FIFO_RD_Mux_0_Fifo_RD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_0" HWVERSION="1.0" INSTANCE="SPI_ADC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef"/>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_0" PORT="adc_data_inA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef" SIGNAME="SPI_ADC_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_A_DATA_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_1" HWVERSION="1.0" INSTANCE="SPI_ADC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk" SIGNAME="SPI_ADC_1_ADC_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef" SIGNAME="SPI_ADC_1_ADC_ncs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_ncs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_0" PORT="adc_data_inB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_2" HWVERSION="1.0" INSTANCE="SPI_ADC_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef"/>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_1" PORT="adc_data_inA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_3" HWVERSION="1.0" INSTANCE="SPI_ADC_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk" SIGNAME="SPI_ADC_3_ADC_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef" SIGNAME="SPI_ADC_3_ADC_ncs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_ncs_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_1" PORT="adc_data_inB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_4" HWVERSION="1.0" INSTANCE="SPI_ADC_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk" SIGNAME="SPI_ADC_4_ADC_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef" SIGNAME="SPI_ADC_4_ADC_ncs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_ncs_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_4_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_2" PORT="adc_data_inA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_5" HWVERSION="1.0" INSTANCE="SPI_ADC_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef"/>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_5_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_2" PORT="adc_data_inB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_6" HWVERSION="1.0" INSTANCE="SPI_ADC_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk" SIGNAME="SPI_ADC_6_ADC_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_clk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef" SIGNAME="SPI_ADC_6_ADC_ncs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_ncs_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_6_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_3" PORT="adc_data_inA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SPI_ADC_7" HWVERSION="1.0" INSTANCE="SPI_ADC_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_ADC" VLNV="xilinx.com:module_ref:SPI_ADC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACQ_cycle" VALUE="4"/>
        <PARAMETER NAME="Period_cycle" VALUE="20"/>
        <PARAMETER NAME="Data_delay_cycle" VALUE="2"/>
        <PARAMETER NAME="Data_length" VALUE="14"/>
        <PARAMETER NAME="FIFO_nr" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_ADC_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ADC_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="ADC_ncs" SIGIS="undef"/>
        <PORT DIR="I" NAME="ADC_sda" SIGIS="undef" SIGNAME="External_Ports_ADC_sdaH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_sdaH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_ADC_7_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC2FIFO_3" PORT="adc_data_inB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_write_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="50"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="5"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary______________50____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="__clk_25____25.000______0.000______50.0______273.862____143.018"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="__clk_50____70.000______0.000______50.0______219.770____143.018"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="_clk_100___100.000______0.000______50.0______201.513____143.018"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="_clk_400___350.000______0.000______50.0______158.040____143.018"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="clk_100_180___100.000____180.000______50.0______201.513____143.018"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="25"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="70"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="400"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="180"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="70.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="350.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="14.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="20.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="28.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="2"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_25"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_50"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_100"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_400"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_100_180"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="200.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.35714285714285715"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0625"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="70.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="350.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="50"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="200.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="5"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_25"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_50"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_100"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_400"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_100_180"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="25"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="70"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="400"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="180"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="14.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="20.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="28.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="2"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="273.862"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="143.018"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="219.770"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="143.018"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="201.513"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="143.018"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="158.040"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="143.018"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="201.513"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="143.018"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="clk_25" SIGIS="clk" SIGNAME="clk_wiz_0_clk_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_controller_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="O" NAME="clk_50" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="wr_clk"/>
            <CONNECTION INSTANCE="SPI_ADC_0" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_1" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_2" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_3" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_4" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_5" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_6" PORT="clk"/>
            <CONNECTION INSTANCE="SPI_ADC_7" PORT="clk"/>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_100" SIGIS="clk" SIGNAME="clk_wiz_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="rd_clk"/>
            <CONNECTION INSTANCE="sys_ctrl_0" PORT="clk_100m"/>
            <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fifo_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="350000000" DIR="O" NAME="clk_400" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_100_180" SIGIS="clk" SIGNAME="clk_wiz_0_clk_100_180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_pclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ctrl_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fifo_generator_0" HWVERSION="13.2" INSTANCE="fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="384"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="383"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fifo_generator_0_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Independent_Clocks_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="32"/>
        <PARAMETER NAME="Input_Depth" VALUE="512"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="32"/>
        <PARAMETER NAME="Output_Depth" VALUE="512"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Asynchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="1"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="true"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="true"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="Multiple_Programmable_Full_Threshold_Constants"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="384"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="383"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="true"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="70000000" DIR="I" NAME="wr_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_50">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_50"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rd_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_RD_Mux_0_ADC_MIX_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="ADC_MIX_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="FIFO_RD_Mux_0_Fifo_RD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="Fifo_RD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="fifo_read_controller_0_fifo_rd_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fifo_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_db"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="rd_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="prog_full" SIGIS="undef" SIGNAME="fifo_generator_0_prog_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_read_controller_0" PORT="fifo_pg_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fifo_read_controller_0" HWVERSION="1.0" INSTANCE="fifo_read_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_read_controller" VLNV="xilinx.com:module_ref:fifo_read_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FX3_ON" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="FX3_OFF" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fifo_read_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="fifo_rd_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="valid" SIGIS="undef"/>
        <PORT DIR="I" NAME="fx3_flaga" SIGIS="undef" SIGNAME="External_Ports_fx3_flaga">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_flaga"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fx3_flagb" SIGIS="undef" SIGNAME="External_Ports_fx3_flagb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_flagb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fx3_flagc" SIGIS="undef" SIGNAME="External_Ports_fx3_flagc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_flagc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fx3_flagd" SIGIS="undef" SIGNAME="External_Ports_fx3_flagd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_flagd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="fifo_rd_data_cnt" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="fifo_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_pg_full" SIGIS="undef" SIGNAME="fifo_generator_0_prog_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="prog_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fx3_slcs_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slcs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_slcs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fx3_slwr_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slwr_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_slwr_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fx3_slrd_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_slrd_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_slrd_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fx3_sloe_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_sloe_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_sloe_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fx3_pktend_n" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_pktend_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_pktend_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="fx3_a" RIGHT="0" SIGIS="undef" SIGNAME="fifo_read_controller_0_fx3_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fx3_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_rd_en" SIGIS="undef" SIGNAME="fifo_read_controller_0_fifo_rd_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/led_controller_0" HWVERSION="1.0" INSTANCE="led_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="led_controller" VLNV="xilinx.com:module_ref:led_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_led_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="sys_ctrl_0_sys_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ctrl_0" PORT="sys_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led" SIGIS="undef" SIGNAME="led_controller_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sys_ctrl_0" HWVERSION="1.0" INSTANCE="sys_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sys_ctrl" VLNV="xilinx.com:module_ref:sys_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sys_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_rst_n" SIGIS="rst" SIGNAME="External_Ports_ext_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst_r2" SIGIS="undef" SIGNAME="sys_ctrl_0_rst_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sys_rst_n" SIGIS="rst" SIGNAME="sys_ctrl_0_sys_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_controller_0" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_100m" SIGIS="undef" SIGNAME="clk_wiz_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_100"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="sys_ctrl_0_rst_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ctrl_0" PORT="rst_r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="reset"/>
            <CONNECTION INSTANCE="SPI_ADC_0" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_1" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_2" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_3" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_4" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_5" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_6" PORT="RESET"/>
            <CONNECTION INSTANCE="SPI_ADC_7" PORT="RESET"/>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="rst"/>
            <CONNECTION INSTANCE="FIFO_RD_Mux_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_read_controller_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
