Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 26 17:15:27 2022
| Host         : starssslegion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LogisimToplevelShell_control_sets_placed.rpt
| Design       : LogisimToplevelShell
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1037 |
|    Minimum number of control sets                        |  1037 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1037 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |  1026 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           18 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              74 |           28 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |              63 |           36 |
| Yes          | Yes                   | No                     |              46 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                         Enable Signal                         |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  FPGA_GlobalClock_IBUF_BUFG                     |                                                               | single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_NET_34 |                1 |              1 |         1.00 |
|  single_cycle_riscv_0/FPGADigit_1/u_divider/CLK |                                                               |                                                       |                1 |              3 |         3.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_4              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_3              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_16             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_6              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_19             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_8              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_12             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_5              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_9              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_10             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_11             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_17             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_18             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_2              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_1              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_21             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_7              | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_15             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_13             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_14             | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  CLOCKGEN_0/s_output_regs_reg[2]_20             | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  RAM_1/p_0_in                                   | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_9_2019_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_7_2015_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_6_2013_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_4_2009_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_8_2017_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_1_2000_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_2_2001_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_3_2007_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_5_2011_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_5    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_7    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_1    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_4    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_6    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_0    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[10]_i_2_2    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[11]_i_2_3    |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_5     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_4     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_1     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_2     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_3     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg[9]_i_2_0     |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_0            |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_2            |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_3            |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/Result_i_61_1            |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_1 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_3 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_0 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_14_2 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_5 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_3 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_4 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_0 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_1 |                                                       |                1 |              4 |         4.00 |
|  n_0_1999_BUFG                                  | single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_15_2 |                                                       |                1 |              4 |         4.00 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/vgainstance/v_count[9]_i_1_n_10          |                                                       |                2 |              5 |         2.50 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/vgainstance/v_count[9]_i_1_n_10          | single_cycle_riscv_0/vgainstance/v_count[6]_i_1_n_10  |                1 |              5 |         5.00 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/vgainstance/i_pix_stb                    | single_cycle_riscv_0/vgainstance/h_count              |                3 |             10 |         3.33 |
|  FPGA_GlobalClock_IBUF_BUFG                     |                                                               | single_cycle_riscv_0/vgainstance/h_count_reg[5]_0     |               12 |             12 |         1.00 |
|  FPGA_GlobalClock_IBUF_BUFG                     |                                                               |                                                       |               17 |             25 |         1.47 |
|  FPGA_GlobalClock_IBUF_BUFG                     |                                                               | LogisimTickGenerator_0/s_count_reg[31]_i_1_n_10       |                8 |             31 |         3.88 |
|  FPGA_GlobalClock_IBUF_BUFG                     |                                                               | single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N      |                8 |             31 |         3.88 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/REGISTER_FILE_1/buttonOn_one_0           | single_cycle_riscv_0/REGISTER_FILE_1/buttonOn_one     |               28 |             31 |         1.11 |
|  FPGA_GlobalClock_IBUF_BUFG                     | CLOCKGEN_0/E[0]                                               | FPGA_INPUT_PIN_1_IBUF                                 |               24 |             31 |         1.29 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/REGISTER_FILE_1/E[0]                     | FPGA_INPUT_PIN_1_IBUF                                 |               12 |             32 |         2.67 |
|  FPGA_GlobalClock_IBUF_BUFG                     | single_cycle_riscv_0/REGISTER_FILE_1/p_0_in7_out              |                                                       |               12 |             96 |         8.00 |
+-------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


