-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha256_transform is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ctx_state_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ctx_state_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_0_ce0 : OUT STD_LOGIC;
    data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_1_ce0 : OUT STD_LOGIC;
    data_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_2_ce0 : OUT STD_LOGIC;
    data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_3_ce0 : OUT STD_LOGIC;
    data_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sha256_transform is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal k_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_ce0 : STD_LOGIC;
    signal k_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln34_fu_442_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln34_reg_1086 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln36_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_reg_1091 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln34_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln38_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_load_1_reg_1129 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln40_5_fu_659_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln40_5_reg_1144 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_681_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_3_fu_693_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_3_reg_1157 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln51_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln53_2_fu_813_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_2_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln54_3_fu_837_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln54_3_reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal t1_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t1_reg_1182 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal e_fu_1020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal a_fu_1029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal m_ce0 : STD_LOGIC;
    signal m_we0 : STD_LOGIC;
    signal m_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal m_ce1 : STD_LOGIC;
    signal m_we1 : STD_LOGIC;
    signal m_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_313 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_1_reg_324 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_reg_345 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_0_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_0_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_399 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_reg_410 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_421 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln40_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_1_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_2_fu_503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_3_fu_514_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_4_fu_676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln53_fu_801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_fu_475_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln40_1_fu_486_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln40_2_fu_497_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln40_3_fu_508_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln40_fu_529_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln_fu_519_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln40_1_fu_551_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln40_1_fu_541_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln40_2_fu_563_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln40_5_fu_573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln40_1_fu_555_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln40_fu_577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln40_2_fu_599_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln40_3_fu_589_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln40_3_fu_621_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln40_4_fu_611_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln40_5_fu_633_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln40_6_fu_643_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln40_3_fu_625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln40_2_fu_647_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln40_2_fu_603_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln40_1_fu_583_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln40_3_fu_653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln40_4_fu_665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln53_fu_709_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln1_fu_699_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln53_1_fu_731_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln53_1_fu_721_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln53_2_fu_753_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln53_2_fu_743_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1_fu_713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln53_1_fu_735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln53_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln53_2_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln53_2_fu_783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln53_fu_777_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln53_1_fu_789_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln53_1_fu_771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln53_3_fu_795_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_1_fu_807_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln54_2_fu_819_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln54_fu_825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln54_1_fu_831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_fu_843_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_fu_858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln69_fu_863_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_fu_868_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln71_fu_873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln72_fu_878_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln54_fu_952_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_fu_942_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln54_1_fu_974_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln54_1_fu_964_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln54_2_fu_996_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal lshr_ln54_2_fu_986_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln2_fu_956_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln54_1_fu_978_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln54_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln54_2_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_fu_1025_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln54_1_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component sha256_transform_k IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha256_transform_m IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    k_U : component sha256_transform_k
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_address0,
        ce0 => k_ce0,
        q0 => k_q0);

    m_U : component sha256_transform_m
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => m_address0,
        ce0 => m_ce0,
        we0 => m_we0,
        d0 => m_d0,
        q0 => m_q0,
        address1 => m_address1,
        ce1 => m_ce1,
        we1 => m_we1,
        d1 => m_d1,
        q1 => m_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_0_preg <= add_ln65_fu_843_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_1_preg <= add_ln66_fu_848_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_2_preg <= add_ln67_fu_853_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_3_preg <= add_ln68_fu_858_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_4_preg <= add_ln69_fu_863_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_5_preg <= add_ln70_fu_868_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_6_preg <= add_ln71_fu_873_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
                    ap_return_7_preg <= add_ln72_fu_878_p2;
                end if; 
            end if;
        end if;
    end process;


    b_reg_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                b_reg_410 <= ctx_state_0_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                b_reg_410 <= a_fu_1029_p2;
            end if; 
        end if;
    end process;

    c_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                c_reg_399 <= ctx_state_1_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                c_reg_399 <= b_reg_410;
            end if; 
        end if;
    end process;

    d_0_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                d_0_reg_378 <= ctx_state_3_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                d_0_reg_378 <= d_reg_388;
            end if; 
        end if;
    end process;

    d_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                d_reg_388 <= ctx_state_2_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                d_reg_388 <= c_reg_399;
            end if; 
        end if;
    end process;

    f_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                f_reg_367 <= ctx_state_4_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                f_reg_367 <= e_fu_1020_p2;
            end if; 
        end if;
    end process;

    g_reg_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                g_reg_356 <= ctx_state_5_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                g_reg_356 <= f_reg_367;
            end if; 
        end if;
    end process;

    h_0_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                h_0_reg_336 <= ctx_state_7_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                h_0_reg_336 <= h_reg_345;
            end if; 
        end if;
    end process;

    h_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                h_reg_345 <= ctx_state_6_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                h_reg_345 <= g_reg_356;
            end if; 
        end if;
    end process;

    i_0_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_0_reg_313 <= add_ln34_reg_1086;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_313 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_1_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln34_fu_436_p2 = ap_const_lv1_1))) then 
                i_1_reg_324 <= ap_const_lv7_10;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_1_reg_324 <= i_fu_681_p2;
            end if; 
        end if;
    end process;

    i_2_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then 
                i_2_reg_421 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_2_reg_421 <= i_3_reg_1157;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln34_reg_1086 <= add_ln34_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln40_5_reg_1144 <= add_ln40_5_fu_659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_0))) then
                add_ln53_2_reg_1172 <= add_ln53_2_fu_813_p2;
                xor_ln54_3_reg_1177 <= xor_ln54_3_fu_837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_3_reg_1157 <= i_3_fu_693_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                m_load_1_reg_1129 <= m_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then
                reg_432 <= m_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                t1_reg_1182 <= t1_fu_937_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln34_fu_436_p2 = ap_const_lv1_0))) then
                    zext_ln36_reg_1091(4 downto 0) <= zext_ln36_fu_448_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln36_reg_1091(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln34_fu_436_p2, ap_CS_fsm_state4, icmp_ln38_fu_469_p2, ap_CS_fsm_state8, icmp_ln51_fu_687_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln34_fu_436_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln38_fu_469_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    a_fu_1029_p2 <= std_logic_vector(unsigned(add_ln62_fu_1025_p2) + unsigned(xor_ln54_1_fu_1014_p2));
    add_ln34_fu_442_p2 <= std_logic_vector(unsigned(i_0_reg_313) + unsigned(ap_const_lv5_1));
    add_ln40_1_fu_486_p2 <= std_logic_vector(signed(ap_const_lv7_79) + signed(i_1_reg_324));
    add_ln40_2_fu_497_p2 <= std_logic_vector(signed(ap_const_lv7_71) + signed(i_1_reg_324));
    add_ln40_3_fu_508_p2 <= std_logic_vector(signed(ap_const_lv7_70) + signed(i_1_reg_324));
    add_ln40_4_fu_665_p2 <= std_logic_vector(unsigned(m_load_1_reg_1129) + unsigned(reg_432));
    add_ln40_5_fu_659_p2 <= std_logic_vector(unsigned(xor_ln40_1_fu_583_p2) + unsigned(xor_ln40_3_fu_653_p2));
    add_ln40_fu_475_p2 <= std_logic_vector(signed(ap_const_lv7_7E) + signed(i_1_reg_324));
    add_ln53_1_fu_807_p2 <= std_logic_vector(unsigned(xor_ln53_1_fu_771_p2) + unsigned(xor_ln53_3_fu_795_p2));
    add_ln53_2_fu_813_p2 <= std_logic_vector(unsigned(add_ln53_1_fu_807_p2) + unsigned(h_0_reg_336));
    add_ln53_fu_931_p2 <= std_logic_vector(unsigned(k_q0) + unsigned(m_q0));
    add_ln62_fu_1025_p2 <= std_logic_vector(unsigned(xor_ln54_3_reg_1177) + unsigned(t1_reg_1182));
    add_ln65_fu_843_p2 <= std_logic_vector(unsigned(b_reg_410) + unsigned(ctx_state_0_read));
    add_ln66_fu_848_p2 <= std_logic_vector(unsigned(c_reg_399) + unsigned(ctx_state_1_read));
    add_ln67_fu_853_p2 <= std_logic_vector(unsigned(d_reg_388) + unsigned(ctx_state_2_read));
    add_ln68_fu_858_p2 <= std_logic_vector(unsigned(d_0_reg_378) + unsigned(ctx_state_3_read));
    add_ln69_fu_863_p2 <= std_logic_vector(unsigned(f_reg_367) + unsigned(ctx_state_4_read));
    add_ln70_fu_868_p2 <= std_logic_vector(unsigned(g_reg_356) + unsigned(ctx_state_5_read));
    add_ln71_fu_873_p2 <= std_logic_vector(unsigned(h_reg_345) + unsigned(ctx_state_6_read));
    add_ln72_fu_878_p2 <= std_logic_vector(unsigned(h_0_reg_336) + unsigned(ctx_state_7_read));
    and_ln53_1_fu_789_p2 <= (xor_ln53_2_fu_783_p2 and h_reg_345);
    and_ln53_fu_777_p2 <= (g_reg_356 and f_reg_367);
    and_ln54_1_fu_831_p2 <= (d_reg_388 and c_reg_399);
    and_ln54_fu_825_p2 <= (xor_ln54_2_fu_819_p2 and b_reg_410);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8, icmp_ln51_fu_687_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln65_fu_843_p2, ap_return_0_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_0 <= add_ln65_fu_843_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln66_fu_848_p2, ap_return_1_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_1 <= add_ln66_fu_848_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln67_fu_853_p2, ap_return_2_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_2 <= add_ln67_fu_853_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln68_fu_858_p2, ap_return_3_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_3 <= add_ln68_fu_858_p2;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln69_fu_863_p2, ap_return_4_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_4 <= add_ln69_fu_863_p2;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln70_fu_868_p2, ap_return_5_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_5 <= add_ln70_fu_868_p2;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln71_fu_873_p2, ap_return_6_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_6 <= add_ln71_fu_873_p2;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_CS_fsm_state8, icmp_ln51_fu_687_p2, add_ln72_fu_878_p2, ap_return_7_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln51_fu_687_p2 = ap_const_lv1_1))) then 
            ap_return_7 <= add_ln72_fu_878_p2;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;

    data_0_address0 <= zext_ln36_fu_448_p1(4 - 1 downto 0);

    data_0_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_0_ce0 <= ap_const_logic_1;
        else 
            data_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_1_address0 <= zext_ln36_fu_448_p1(4 - 1 downto 0);

    data_1_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_1_ce0 <= ap_const_logic_1;
        else 
            data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_2_address0 <= zext_ln36_fu_448_p1(4 - 1 downto 0);

    data_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_2_ce0 <= ap_const_logic_1;
        else 
            data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_3_address0 <= zext_ln36_fu_448_p1(4 - 1 downto 0);

    data_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_3_ce0 <= ap_const_logic_1;
        else 
            data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_fu_1020_p2 <= std_logic_vector(unsigned(t1_reg_1182) + unsigned(d_0_reg_378));
    i_3_fu_693_p2 <= std_logic_vector(unsigned(i_2_reg_421) + unsigned(ap_const_lv7_1));
    i_fu_681_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(i_1_reg_324));
    icmp_ln34_fu_436_p2 <= "1" when (i_0_reg_313 = ap_const_lv5_10) else "0";
    icmp_ln38_fu_469_p2 <= "1" when (i_1_reg_324 = ap_const_lv7_40) else "0";
    icmp_ln51_fu_687_p2 <= "1" when (i_2_reg_421 = ap_const_lv7_40) else "0";
    k_address0 <= zext_ln53_fu_801_p1(6 - 1 downto 0);

    k_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_ce0 <= ap_const_logic_1;
        else 
            k_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1_fu_699_p4 <= f_reg_367(31 downto 6);
    lshr_ln2_fu_942_p4 <= b_reg_410(31 downto 2);
    lshr_ln40_1_fu_541_p4 <= reg_432(31 downto 19);
    lshr_ln40_2_fu_563_p4 <= reg_432(31 downto 10);
    lshr_ln40_3_fu_589_p4 <= m_q1(31 downto 7);
    lshr_ln40_4_fu_611_p4 <= m_q1(31 downto 18);
    lshr_ln40_5_fu_633_p4 <= m_q1(31 downto 3);
    lshr_ln53_1_fu_721_p4 <= f_reg_367(31 downto 11);
    lshr_ln53_2_fu_743_p4 <= f_reg_367(31 downto 25);
    lshr_ln54_1_fu_964_p4 <= b_reg_410(31 downto 13);
    lshr_ln54_2_fu_986_p4 <= b_reg_410(31 downto 22);
    lshr_ln_fu_519_p4 <= reg_432(31 downto 17);

    m_address0_assign_proc : process(ap_CS_fsm_state5, zext_ln36_reg_1091, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state3, zext_ln40_fu_481_p1, zext_ln40_3_fu_514_p1, zext_ln53_fu_801_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            m_address0 <= zext_ln53_fu_801_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            m_address0 <= zext_ln40_3_fu_514_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            m_address0 <= zext_ln40_fu_481_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m_address0 <= zext_ln36_reg_1091(6 - 1 downto 0);
        else 
            m_address0 <= "XXXXXX";
        end if; 
    end process;


    m_address1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln40_1_fu_492_p1, zext_ln40_2_fu_503_p1, zext_ln40_4_fu_676_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            m_address1 <= zext_ln40_4_fu_676_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            m_address1 <= zext_ln40_2_fu_503_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            m_address1 <= zext_ln40_1_fu_492_p1(6 - 1 downto 0);
        else 
            m_address1 <= "XXXXXX";
        end if; 
    end process;


    m_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_ce0 <= ap_const_logic_1;
        else 
            m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m_ce1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_ce1 <= ap_const_logic_1;
        else 
            m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    m_d0 <= (((data_0_q0 & data_1_q0) & data_2_q0) & data_3_q0);
    m_d1 <= std_logic_vector(unsigned(add_ln40_5_reg_1144) + unsigned(add_ln40_4_fu_665_p2));

    m_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m_we0 <= ap_const_logic_1;
        else 
            m_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m_we1_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            m_we1 <= ap_const_logic_1;
        else 
            m_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_fu_713_p3 <= (trunc_ln53_fu_709_p1 & lshr_ln1_fu_699_p4);
    or_ln2_fu_956_p3 <= (trunc_ln54_fu_952_p1 & lshr_ln2_fu_942_p4);
    or_ln40_1_fu_555_p3 <= (trunc_ln40_1_fu_551_p1 & lshr_ln40_1_fu_541_p4);
    or_ln40_2_fu_603_p3 <= (trunc_ln40_2_fu_599_p1 & lshr_ln40_3_fu_589_p4);
    or_ln40_3_fu_625_p3 <= (trunc_ln40_3_fu_621_p1 & lshr_ln40_4_fu_611_p4);
    or_ln53_1_fu_735_p3 <= (trunc_ln53_1_fu_731_p1 & lshr_ln53_1_fu_721_p4);
    or_ln53_2_fu_757_p3 <= (trunc_ln53_2_fu_753_p1 & lshr_ln53_2_fu_743_p4);
    or_ln54_1_fu_978_p3 <= (trunc_ln54_1_fu_974_p1 & lshr_ln54_1_fu_964_p4);
    or_ln54_2_fu_1000_p3 <= (trunc_ln54_2_fu_996_p1 & lshr_ln54_2_fu_986_p4);
    or_ln_fu_533_p3 <= (trunc_ln40_fu_529_p1 & lshr_ln_fu_519_p4);
    t1_fu_937_p2 <= std_logic_vector(unsigned(add_ln53_2_reg_1172) + unsigned(add_ln53_fu_931_p2));
    trunc_ln40_1_fu_551_p1 <= reg_432(19 - 1 downto 0);
    trunc_ln40_2_fu_599_p1 <= m_q1(7 - 1 downto 0);
    trunc_ln40_3_fu_621_p1 <= m_q1(18 - 1 downto 0);
    trunc_ln40_fu_529_p1 <= reg_432(17 - 1 downto 0);
    trunc_ln53_1_fu_731_p1 <= f_reg_367(11 - 1 downto 0);
    trunc_ln53_2_fu_753_p1 <= f_reg_367(25 - 1 downto 0);
    trunc_ln53_fu_709_p1 <= f_reg_367(6 - 1 downto 0);
    trunc_ln54_1_fu_974_p1 <= b_reg_410(13 - 1 downto 0);
    trunc_ln54_2_fu_996_p1 <= b_reg_410(22 - 1 downto 0);
    trunc_ln54_fu_952_p1 <= b_reg_410(2 - 1 downto 0);
    xor_ln40_1_fu_583_p2 <= (xor_ln40_fu_577_p2 xor or_ln_fu_533_p3);
    xor_ln40_2_fu_647_p2 <= (zext_ln40_6_fu_643_p1 xor or_ln40_3_fu_625_p3);
    xor_ln40_3_fu_653_p2 <= (xor_ln40_2_fu_647_p2 xor or_ln40_2_fu_603_p3);
    xor_ln40_fu_577_p2 <= (zext_ln40_5_fu_573_p1 xor or_ln40_1_fu_555_p3);
    xor_ln53_1_fu_771_p2 <= (xor_ln53_fu_765_p2 xor or_ln53_2_fu_757_p3);
    xor_ln53_2_fu_783_p2 <= (f_reg_367 xor ap_const_lv32_FFFFFFFF);
    xor_ln53_3_fu_795_p2 <= (and_ln53_fu_777_p2 xor and_ln53_1_fu_789_p2);
    xor_ln53_fu_765_p2 <= (or_ln53_1_fu_735_p3 xor or_ln1_fu_713_p3);
    xor_ln54_1_fu_1014_p2 <= (xor_ln54_fu_1008_p2 xor or_ln54_2_fu_1000_p3);
    xor_ln54_2_fu_819_p2 <= (d_reg_388 xor c_reg_399);
    xor_ln54_3_fu_837_p2 <= (and_ln54_fu_825_p2 xor and_ln54_1_fu_831_p2);
    xor_ln54_fu_1008_p2 <= (or_ln54_1_fu_978_p3 xor or_ln2_fu_956_p3);
    zext_ln36_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_313),64));
    zext_ln40_1_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_1_fu_486_p2),64));
    zext_ln40_2_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_2_fu_497_p2),64));
    zext_ln40_3_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_3_fu_508_p2),64));
    zext_ln40_4_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_324),64));
    zext_ln40_5_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln40_2_fu_563_p4),32));
    zext_ln40_6_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln40_5_fu_633_p4),32));
    zext_ln40_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_fu_475_p2),64));
    zext_ln53_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_421),64));
end behav;
