;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD 270, 60
	SUB @0, @302
	ADD -430, 9
	CMP @-127, 100
	SUB #0, -63
	ADD #30, 29
	ADD 270, 60
	SPL 0, 202
	DJN -1, @-20
	DJN -91, @-20
	MOV 7, <20
	DJN -91, @-20
	MOV 7, <20
	SUB @700, @2
	JMP @72, #200
	SUB @121, 106
	SPL 0, 202
	SUB @121, 103
	SUB <0, @2
	SUB 70, -900
	SUB 70, -900
	CMP @127, 106
	CMP @127, 106
	JMN 0, <402
	JMN 0, <402
	CMP @127, 106
	MOV -2, <-20
	SPL -700, <600
	JMP @0, -63
	SPL 0, 202
	ADD 210, 30
	JMP 70, -900
	SPL 0, 202
	SUB @121, 103
	SUB 70, -900
	CMP -700, @600
	DJN 200, 3
	DJN 200, 3
	SUB @121, 106
	JMN 0, <402
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SUB @700, @2
