\hypertarget{struct_n_v_i_c___init_type_def}{}\section{N\+V\+I\+C\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_n_v_i_c___init_type_def}\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}


N\+V\+IC Init Structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+nvic.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_aed742c436da53c1080638ce6ef7d13de}{u8} \hyperlink{struct_n_v_i_c___init_type_def_a2309c52a0c88793d005fd43173129267}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_aed742c436da53c1080638ce6ef7d13de}{u8} \hyperlink{struct_n_v_i_c___init_type_def_adc8226d770dbf7513448c12e14f30198}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_aed742c436da53c1080638ce6ef7d13de}{u8} \hyperlink{struct_n_v_i_c___init_type_def_a0d908a33a2250776d6016117a3b874aa}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} \hyperlink{struct_n_v_i_c___init_type_def_acb23fabb995fa4980c768825f12f5815}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_n_v_i_c___init_type_def_afa04cf6e559bb690bdd9fcb7e3d93dcf}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_n_v_i_c___init_type_def_aa3fe262c30188404a6e31f922c5ae513}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_n_v_i_c___init_type_def_aecc22a002244e3f1f9448dbe46c1db4b}{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+V\+IC Init Structure definition. 

Definition at line 26 of file stm32f10x\+\_\+nvic.\+h.



\subsection{Member Data Documentation}
\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}{NVIC_IRQChannel}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u8} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}\hypertarget{struct_n_v_i_c___init_type_def_a2309c52a0c88793d005fd43173129267}{}\label{struct_n_v_i_c___init_type_def_a2309c52a0c88793d005fd43173129267}
Specifies the I\+RQ channel to be enabled or disabled. This parameter can be a value of \hyperlink{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type} (For the complete S\+T\+M32 Devices I\+RQ Channels list, please refer to stm32f10x.\+h file) 

Definition at line 28 of file stm32f10x\+\_\+nvic.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}{NVIC_IRQChannel}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel}\hypertarget{struct_n_v_i_c___init_type_def_afa04cf6e559bb690bdd9fcb7e3d93dcf}{}\label{struct_n_v_i_c___init_type_def_afa04cf6e559bb690bdd9fcb7e3d93dcf}
Specifies the I\+RQ channel to be enabled or disabled. This parameter can be a value of \hyperlink{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type} (For the complete S\+T\+M32 Devices I\+RQ Channels list, please refer to stm32f10x.\+h file) 

Definition at line 52 of file misc.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd}{NVIC_IRQChannelCmd}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Functional\+State} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Cmd}\hypertarget{struct_n_v_i_c___init_type_def_acb23fabb995fa4980c768825f12f5815}{}\label{struct_n_v_i_c___init_type_def_acb23fabb995fa4980c768825f12f5815}
Specifies whether the I\+RQ channel defined in N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel will be enabled or disabled. This parameter can be set either to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE 

Definition at line 31 of file stm32f10x\+\_\+nvic.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}{NVIC_IRQChannelPreemptionPriority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u8} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}\hypertarget{struct_n_v_i_c___init_type_def_adc8226d770dbf7513448c12e14f30198}{}\label{struct_n_v_i_c___init_type_def_adc8226d770dbf7513448c12e14f30198}
Specifies the pre-\/emption priority for the I\+RQ channel specified in N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel. This parameter can be a value between 0 and 15 as described in the table \hyperlink{group___n_v_i_c___priority___table}{N\+V\+I\+C\+\_\+\+Priority\+\_\+\+Table} 

Definition at line 29 of file stm32f10x\+\_\+nvic.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}{NVIC_IRQChannelPreemptionPriority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Preemption\+Priority}\hypertarget{struct_n_v_i_c___init_type_def_aa3fe262c30188404a6e31f922c5ae513}{}\label{struct_n_v_i_c___init_type_def_aa3fe262c30188404a6e31f922c5ae513}
Specifies the pre-\/emption priority for the I\+RQ channel specified in N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel. This parameter can be a value between 0 and 15 as described in the table \hyperlink{group___n_v_i_c___priority___table}{N\+V\+I\+C\+\_\+\+Priority\+\_\+\+Table} 

Definition at line 57 of file misc.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}{NVIC_IRQChannelSubPriority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u8} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}\hypertarget{struct_n_v_i_c___init_type_def_a0d908a33a2250776d6016117a3b874aa}{}\label{struct_n_v_i_c___init_type_def_a0d908a33a2250776d6016117a3b874aa}
Specifies the subpriority level for the I\+RQ channel specified in N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel. This parameter can be a value between 0 and 15 as described in the table \hyperlink{group___n_v_i_c___priority___table}{N\+V\+I\+C\+\_\+\+Priority\+\_\+\+Table} 

Definition at line 30 of file stm32f10x\+\_\+nvic.\+h.

\index{N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}!N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}}
\index{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority@{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}!N\+V\+I\+C\+\_\+\+Init\+Type\+Def@{N\+V\+I\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}{NVIC_IRQChannelSubPriority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} N\+V\+I\+C\+\_\+\+Init\+Type\+Def\+::\+N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel\+Sub\+Priority}\hypertarget{struct_n_v_i_c___init_type_def_aecc22a002244e3f1f9448dbe46c1db4b}{}\label{struct_n_v_i_c___init_type_def_aecc22a002244e3f1f9448dbe46c1db4b}
Specifies the subpriority level for the I\+RQ channel specified in N\+V\+I\+C\+\_\+\+I\+R\+Q\+Channel. This parameter can be a value between 0 and 15 as described in the table \hyperlink{group___n_v_i_c___priority___table}{N\+V\+I\+C\+\_\+\+Priority\+\_\+\+Table} 

Definition at line 61 of file misc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__nvic_8h}{stm32f10x\+\_\+nvic.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/iot-\/lab\+\_\+\+A8-\/\+M3/library/\+S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Lib\+\_\+\+V3.\+5.\+0/\+Libraries/\+S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\hyperlink{iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10c83060f1a43ea4222dfdbc538c872b4b}{misc.\+h}\end{DoxyCompactItemize}
