Version Info: public V11.45 Beta (Feb 20 2024 at 06:00:30) Intel(R) microarchitecture code named Raptorlake-DT M:183 S:1

CPU_CLK_UNHALTED.DISTRIBUTED	71124004	479174	46346	71912	24707	144207	58679	83652	24818	83999	24233	69684	23284	0	0	0	0	0	0	0	0	
CPU_CLK_UNHALTED.REF_TSC	71124004	852215	134225	137137	89635	202566	71344	143052	87906	141869	85722	128219	80717	2202655	1818544	572845	1026662	1115205	110292	95095	939393	
CPU_CLK_UNHALTED.THREAD	71124004	518988	87590	95800	48603	160362	74750	107731	48827	107561	47656	91999	45646	952574	551351	358159	247452	269138	43816	37028	261864	
CPU_CLK_UNHALTED.THREAD_P	71124004	518988	87592	95800	48605	160362	74750	107731	48829	107561	47658	91999	45648	952574	551351	358159	247452	269138	43816	37028	261864	
CYCLE_ACTIVITY.CYCLES_L1D_MISS	71124004	89319	10742	8066	7824	12482	17639	7175	7210	8083	6782	6681	5164	0	0	0	0	0	0	0	0	
CYCLE_ACTIVITY.CYCLES_MEM_ANY	71124004	194731	36153	24545	19786	41898	40139	26316	20130	26711	18734	22418	18725	0	0	0	0	0	0	0	0	
EXE_ACTIVITY.BOUND_ON_LOADS	71124004	113822	18913	16704	13766	22951	20641	18000	13990	18100	12743	14904	12821	0	0	0	0	0	0	0	0	
EXE_ACTIVITY.BOUND_ON_STORES	71124004	7970	100	0	0	24	0	0	0	0	214	497	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE	71124004	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
INST_RETIRED.ANY	71124004	162096	31909	14990	10143	46443	37661	16944	10090	17549	10090	14978	10091	361209	199776	73896	72797	103788	10306	10308	89367	
LD_BLOCKS.ADDRESS_ALIAS	71124004	87	0	0	0	0	12	0	0	0	0	0	0	6343	2846	1895	1214	2003	123	101	1199	
LD_HEAD.ANY_AT_RET	71124004	0	0	0	0	0	0	0	0	0	0	0	0	394747	189232	44326	74274	76954	10260	8614	81246	
LD_HEAD.DTLB_MISS_AT_RET	71124004	0	0	0	0	0	0	0	0	0	0	0	0	3792	1931	195	799	739	58	46	530	
LD_HEAD.L1_BOUND_AT_RET	71124004	0	0	0	0	0	0	0	0	0	0	0	0	105304	56892	12967	25804	21962	2809	2178	22765	
LD_HEAD.L1_MISS_AT_RET	71124004	0	0	0	0	0	0	0	0	0	0	0	0	289293	132229	31301	48390	54925	7421	6404	58394	
PERF_METRICS.BACKEND_BOUND	71124004	1497008	53855	286026	38446	635053	106403	348344	41296	353719	38544	288509	39583	0	0	0	0	0	0	0	0	
PERF_METRICS.BAD_SPECULATION	71124004	146448	28994	15902	10616	31345	38611	18247	10825	18777	9916	15274	10452	0	0	0	0	0	0	0	0	
PERF_METRICS.BRANCH_MISPREDICTS	71124004	146448	28240	15902	9951	30566	37115	16373	10148	18777	9326	15274	10186	0	0	0	0	0	0	0	0	
PERF_METRICS.FETCH_LATENCY	71124004	818218	132922	56878	83483	75680	128640	56732	82180	62394	71328	68623	51036	0	0	0	0	0	0	0	0	
PERF_METRICS.FRONTEND_BOUND	71124004	988104	172085	82062	98411	122323	166042	83712	97648	90636	85655	89961	66852	0	0	0	0	0	0	0	0	
PERF_METRICS.HEAVY_OPERATIONS	71124004	72588	14684	17324	7939	26672	12157	18446	7663	18828	7600	16656	8050	0	0	0	0	0	0	0	0	
PERF_METRICS.MEMORY_BOUND	71124004	265542	13932	22170	11982	75680	49737	32349	14757	30794	12922	32387	8601	0	0	0	0	0	0	0	0	
PERF_METRICS.RETIRING	71124004	221682	42928	30552	16958	70228	46755	33438	16914	34451	16642	28897	17149	0	0	0	0	0	0	0	0	
TOPDOWN.SLOTS:perf_metrics	71124004	2853246	297864	414546	164436	858954	357816	483744	166686	497586	150762	422646	134040	0	0	0	0	0	0	0	0	
UNC_M_CAS_COUNT_RD	71124004	9406	9348	
UNC_M_CAS_COUNT_WR	71124004	1148	1144	
----------
DTLB_LOAD_MISSES.STLB_HIT:c1	71112458	532	32	6	4	16	29	4	3	2	3	5	6	0	0	0	0	0	0	0	0	
DTLB_LOAD_MISSES.WALK_ACTIVE	71112458	12993	4041	3060	2814	0	0	4073	2529	4106	2509	2767	2658	0	0	0	0	0	0	0	0	
DTLB_STORE_MISSES.STLB_HIT:c1	71112458	546	36	5	13	38	69	9	11	11	4	7	5	0	0	0	0	0	0	0	0	
DTLB_STORE_MISSES.WALK_ACTIVE	71112458	1265	608	346	369	0	0	733	139	480	441	147	397	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE	71112458	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE	71112458	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE	71112458	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.SCALAR_DOUBLE	71112458	20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
LD_HEAD.OTHER_AT_RET	71112458	0	0	0	0	0	0	0	0	0	0	0	0	3402	7211	1222	8769	422	400	38482	19887	
LD_HEAD.PGWALK_AT_RET	71112458	0	0	0	0	0	0	0	0	0	0	0	0	19471	55290	5412	46344	2718	2693	15705	15625	
LD_HEAD.ST_ADDR_AT_RET	71112458	0	0	0	0	0	0	0	0	0	0	0	0	17	101	0	178	0	0	131	1392	
MEM_BOUND_STALLS.LOAD	71112458	0	0	0	0	0	0	0	0	0	0	0	0	28983	95055	11254	75502	4247	3647	98124	53398	
MEM_BOUND_STALLS.LOAD_DRAM_HIT	71112458	0	0	0	0	0	0	0	0	0	0	0	0	7140	63276	1498	28463	766	709	15464	10389	
MEM_BOUND_STALLS.LOAD_L2_HIT	71112458	0	0	0	0	0	0	0	0	0	0	0	0	8225	15704	6008	21928	1741	1508	49981	9391	
----------
FP_ARITH_INST_RETIRED.SCALAR_SINGLE	71493349	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FRONTEND_RETIRED.LATENCY_GE_4	71493349	5781	1802	4845	4027	2146	407	420	415	503	414	420	418	0	0	0	0	0	0	0	0	
INT_MISC.UOP_DROPPING	71493349	5138	1127	3778	2281	2779	638	433	382	784	410	387	365	0	0	0	0	0	0	0	0	
L1D_PEND_MISS.FB_FULL	71493349	1500	205	744	375	62	0	108	71	52	60	114	155	0	0	0	0	0	0	0	0	
MEM_BOUND_STALLS.LOAD_LLC_HIT	71493349	0	0	0	0	0	0	0	0	0	0	0	0	89111	20940	8876	6459	90297	1717	29639	63519	
MEM_SCHEDULER_BLOCK.ALL	71493349	0	0	0	0	0	0	0	0	0	0	0	0	113619	26843	12985	7462	60166	4067	43741	46958	
MEM_SCHEDULER_BLOCK.ST_BUF	71493349	0	0	0	0	0	0	0	0	0	0	0	0	80568	16839	12520	3789	25302	4015	32587	39278	
TOPDOWN_BE_BOUND.ALL	71493349	0	0	0	0	0	0	0	0	0	0	0	0	1884541	774939	361714	177213	2252667	88733	1072445	1552814	
TOPDOWN_BE_BOUND.MEM_SCHEDULER	71493349	0	0	0	0	0	0	0	0	0	0	0	0	440265	81325	61735	18855	136620	19705	159415	94010	
TOPDOWN_FE_BOUND.ALL	71493349	0	0	0	0	0	0	0	0	0	0	0	0	3164283	1432666	534526	282473	1756239	56874	1931522	1280873	
----------
L1D_PEND_MISS.L2_STALLS	35513554	550	75	0	12	0	13	2	2	1	0	3	1	0	0	0	0	0	0	0	0	
L1D_PEND_MISS.PENDING	35513554	1124025	124119	2553	49807	1800	56939	7016	6680	5254	2432	34457	5041	0	0	0	0	0	0	0	0	
L2_RQSTS.ALL_RFO	35513554	9975	726	23	227	16	171	25	25	13	11	90	19	0	0	0	0	0	0	0	0	
L2_RQSTS.RFO_HIT	35513554	5187	570	15	137	4	24	7	7	2	3	34	6	0	0	0	0	0	0	0	0	
TOPDOWN_RETIRING.ALL	35513554	0	0	0	0	0	0	0	0	0	0	0	0	806208	84693	75261	4925410	7454342	7175	14176	217775	
----------
LD_BLOCKS.NO_SR	35387037	0	0	0	0	20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
LD_BLOCKS.STORE_FORWARD	35387037	76	122	28	24	1926	27	8	8	8	8	8	8	0	0	0	0	0	0	0	0	
MEMORY_ACTIVITY.STALLS_L1D_MISS	35387037	15876	39788	1145	4547	458075	2557	5213	5433	7664	5082	5311	4582	0	0	0	0	0	0	0	0	
MEMORY_ACTIVITY.STALLS_L2_MISS	35387037	10506	38823	1047	4272	412857	2347	4539	4771	6791	4439	4632	4058	0	0	0	0	0	0	0	0	
----------
MEMORY_ACTIVITY.STALLS_L3_MISS	35309088	222	77	0	0	92	173	121	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.ALL_LOADS	35309088	27060	810	2247	811	5982	7030	805	808	1292	808	808	808	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.ALL_STORES	35309088	19834	458	1285	458	3385	4427	455	458	732	458	458	458	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.LOCK_LOADS	35309088	252	11	41	11	73	92	11	11	21	11	11	11	0	0	0	0	0	0	0	0	
----------
MEM_INST_RETIRED.SPLIT_LOADS	35410426	28	1	134	0	4	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.SPLIT_STORES	35410426	598	21	252	0	27	20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.STLB_MISS_LOADS	35410426	2	3	82	0	104	0	24	23	27	24	24	23	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.STLB_MISS_STORES	35410426	2	0	8	0	7	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_COMPLETED.L1_MISS_ANY	35305077	4953	54	65	57	930	901	65	76	70	63	87	67	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD	35305077	31	1	2	2	21	29	3	2	2	2	4	3	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS	35305077	7	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD	35305077	4	0	2	2	2	29	0	0	0	1	1	1	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_RETIRED.FB_HIT	35739645	3449	12	55	41	263	132	19	16	25	21	45	24	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L1_HIT	35739645	17683	772	709	714	9621	5575	768	758	756	758	1173	757	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L1_MISS	35739645	2214	30	49	57	253	184	19	37	28	32	75	30	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L2_HIT	35739645	1666	15	10	13	105	121	5	7	10	4	13	7	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_RETIRED.L3_HIT	35511049	744	12	36	45	27	2	37	42	47	32	44	32	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L3_MISS	35511049	1	0	0	0	24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_STORE_RETIRED.L2_HIT	35511049	344	6	2	4	13	3	1	2	2	2	2	2	0	0	0	0	0	0	0	0	
OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c4	35511049	51247	2678	16755	5189	11276	220	4946	5626	6671	3649	5702	13369	0	0	0	0	0	0	0	0	
----------
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD	35992027	105991	3911	14350	68808	61439	663	8352	13410	18089	12582	26504	9962	0	0	0	0	0	0	0	0	
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO	35992027	17083	738	1874	6603	9293	496	1040	1207	1478	1487	1560	1103	0	0	0	0	0	0	0	0	
TOPDOWN.BACKEND_BOUND_SLOTS	35992027	1035816	10428	123738	89598	349020	7548	46710	12402	47382	13104	47208	13590	0	0	0	0	0	0	0	0	
TOPDOWN.MEMORY_BOUND_SLOTS	35992027	226824	2376	15984	39468	79470	1308	7830	4656	7842	4806	7986	4950	0	0	0	0	0	0	0	0	
UOPS_EXECUTED.THREAD	35992027	162841	7599	23959	54545	113966	4871	10770	7551	11687	8439	11674	8358	0	0	0	0	0	0	0	0	
UOPS_EXECUTED.X87	35992027	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
UOPS_RETIRED.SLOTS	35992027	136805	7340	20377	44669	96959	4886	9700	7328	9752	7357	9695	7369	0	0	0	0	0	0	0	0	
----------
XQ.FULL_CYCLES	35702718	3344	0	49	49	0	0	37	37	256	256	19	19	0	0	0	0	0	0	0	0	
==========
0.158s real
cpu 0:    0.000s user     0.010s system     0.150s idle
cpu 1:    0.000s user     0.000s system     0.160s idle
cpu 2:    0.000s user     0.000s system     0.160s idle
cpu 3:    0.000s user     0.000s system     0.160s idle
cpu 4:    0.000s user     0.000s system     0.150s idle
cpu 5:    0.000s user     0.000s system     0.160s idle
cpu 6:    0.000s user     0.000s system     0.160s idle
cpu 7:    0.000s user     0.000s system     0.160s idle
cpu 8:    0.000s user     0.000s system     0.150s idle
cpu 9:    0.000s user     0.000s system     0.160s idle
cpu 10:    0.000s user     0.000s system     0.160s idle
cpu 11:    0.000s user     0.000s system     0.160s idle
cpu 12:    0.000s user     0.000s system     0.140s idle
cpu 13:    0.000s user     0.000s system     0.160s idle
cpu 14:    0.000s user     0.000s system     0.150s idle
cpu 15:    0.000s user     0.010s system     0.140s idle
cpu 16:    0.010s user     0.000s system     0.150s idle
cpu 17:    0.000s user     0.000s system     0.160s idle
cpu 18:    0.000s user     0.000s system     0.160s idle
cpu 19:    0.000s user     0.000s system     0.150s idle
