// Seed: 2997019836
module module_0;
  assign id_1 = id_1 == 1 && 1 == 1'b0;
  supply1 id_2;
  reg id_3 = 1 != id_1, id_4;
  assign id_3 = id_4;
  assign id_3 = 1;
  assign module_1.id_5 = 0;
  uwire id_5, id_6, id_7, id_8;
  id_9(
      1, id_4
  );
  supply1 id_10;
  always @(posedge {1{1}} or 1) begin : LABEL_0
    begin : LABEL_0
      wait (id_5);
      if (1) id_4 <= id_2 + 1;
    end
  end
  wire id_11;
  assign id_8 = 1 ? id_5 < id_10 : 1'b0;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5
);
  assign id_2 = 1;
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
