==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-813] 'VSD_matrix.h' file not found with <angled> include; use "quotes" instead: uz_VSD/uz_VSD.cpp:2:10
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-3803] unknown type name 'flaot': uz_VSD/uz_VSD.cpp:5:22
ERROR: [HLS 207-1175] expected variable name or 'this' in lambda capture list: uz_VSD/uz_VSD.cpp:7:28
ERROR: [HLS 207-7] expected '}': uz_VSD/uz_VSD.cpp:21:2
INFO: [HLS 207-66] to match this '{': uz_VSD/uz_VSD.cpp:5:48
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:6:11
INFO: [HLS 207-4401] candidate function not viable: cannot convert initializer list argument to 'const float *': uz_VSD/uz_VSD.cpp:3:7
ERROR: [HLS 207-1175] expected variable name or 'this' in lambda capture list: uz_VSD/uz_VSD.cpp:7:28
ERROR: [HLS 207-7] expected '}': uz_VSD/uz_VSD.cpp:21:2
INFO: [HLS 207-66] to match this '{': uz_VSD/uz_VSD.cpp:5:48
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:6:11
INFO: [HLS 207-4401] candidate function not viable: cannot convert initializer list argument to 'const float *': uz_VSD/uz_VSD.cpp:3:7
ERROR: [HLS 207-1175] expected variable name or 'this' in lambda capture list: uz_VSD/uz_VSD.cpp:7:28
ERROR: [HLS 207-7] expected '}': uz_VSD/uz_VSD.cpp:21:2
INFO: [HLS 207-66] to match this '{': uz_VSD/uz_VSD.cpp:5:48
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-1189] expected function body after function declarator: uz_VSD/uz_VSD.cpp:3:58
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-2496] default initialization of an object of const type 'const float [6]': uz_VSD/uz_VSD.cpp:15:14
ERROR: [HLS 207-1186] expected expression: uz_VSD/uz_VSD.cpp:16:15
WARNING: [HLS 207-5324] unused parameter 'val': uz_VSD/uz_VSD.cpp:14:51
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-2496] default initialization of an object of const type 'const float [6]': uz_VSD/uz_VSD.cpp:15:14
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:17:20
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:18:20
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:19:20
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:20:20
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:21:20
ERROR: [HLS 207-3668] array type 'float [6]' is not assignable: uz_VSD/uz_VSD.cpp:22:20
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:23
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:24
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:25
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:26
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:27
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:28
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:24
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:25
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:26
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:27
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:28
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:29
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:30
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:32
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:33
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:34
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:35
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:30
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:32
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:33
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:34
ERROR: [HLS 214-124] use of undeclared identifier 'VSD_line': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:35
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'line': uz_VSD/uz_VSD.cpp:20:33
ERROR: [HLS 214-157] Top function not found: there is no function named 'uz_VSD'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'line': uz_VSD/uz_VSD.cpp:20:33
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-178] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.197 seconds; current allocated memory: 133.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 133.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 134.317 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 993.922 ; gain = 896.336
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 13.47 seconds; peak allocated memory: 134.317 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.741 seconds; current allocated memory: 143.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 143.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 143.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 143.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 144.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 145.541 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 993.828 ; gain = 896.156
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 14.75 seconds; peak allocated memory: 145.541 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.488 seconds; current allocated memory: 143.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 143.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 143.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 143.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 144.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 145.597 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 994.414 ; gain = 896.648
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 16.014 seconds; peak allocated memory: 145.597 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.55 seconds; current allocated memory: 143.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 143.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 143.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 143.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 144.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 145.571 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 994.656 ; gain = 896.977
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 18.726 seconds; peak allocated memory: 145.571 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:16:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:17:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:18:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:19:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:20:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: uz_VSD/uz_VSD.cpp:21:2
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.668 ; gain = 897.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.668 ; gain = 897.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.668 ; gain = 897.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 994.668 ; gain = 897.070
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:16).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:17).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:18).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:19).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:20).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:21).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split15_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split17_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split19_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split111_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split113_proc'.
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split15_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split17_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split19_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split111_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split113_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: uz_VSD/uz_VSD.cpp:26:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
WARNING: [HLS 207-5357] Only for-loops and functions support the dataflow: uz_VSD/uz_VSD.cpp:26:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.405 seconds; current allocated memory: 143.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 143.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 143.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 143.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 144.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 145.623 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 994.367 ; gain = 896.797
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 15.888 seconds; peak allocated memory: 145.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.297 seconds; current allocated memory: 143.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 143.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 143.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 143.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 144.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 145.557 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 993.785 ; gain = 896.207
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 17.687 seconds; peak allocated memory: 145.557 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:18:11)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:17:11)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:11)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.996 seconds; current allocated memory: 133.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 134.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 135.335 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 993.867 ; gain = 896.293
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.15 MHz
INFO: [HLS 200-112] Total elapsed time: 18.122 seconds; peak allocated memory: 135.335 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 993.723 ; gain = 896.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 993.723 ; gain = 896.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 993.723 ; gain = 896.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 993.723 ; gain = 896.137
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
ERROR: [HLS 200-965] The task 'Function 'uz_6ph_arraymul' failed dataflow checking: ' inside the dataflow region cannot have a return value. Convert the return statement to either a pointer or a scalar reference argument.
ERROR: [HLS 200-964] Function 'uz_6ph_arraymul' failed dataflow checking: only top module can have a return value from a dataflow, please convert return statement (uz_VSD/uz_VSD.cpp:26:2) into a pointer argument.
ERROR: [HLS 200-966] Function 'uz_6ph_arraymul' failed dataflow checking: only top module can have a return value from a dataflow, please convert return statement into a pointer argument.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:25:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
ERROR: [HLS 207-4863] control reaches end of non-void function: uz_VSD/uz_VSD.cpp:31:1
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:25:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_6ph_arraymul', detected/extracted 1 process function(s): 
	 'uz_6ph_arraymul_Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'uz_6ph_arraymul_Block_.split1_proc' to 'uz_6ph_arraymul_Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.034 seconds; current allocated memory: 152.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 153.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 153.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 153.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 153.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 153.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul_Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 154.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 155.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 155.891 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 993.832 ; gain = 896.074
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 14.572 seconds; peak allocated memory: 155.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:26:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_6ph_arraymul', detected/extracted 1 process function(s): 
	 'uz_6ph_arraymul_Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'uz_6ph_arraymul_Block_.split1_proc' to 'uz_6ph_arraymul_Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.71 seconds; current allocated memory: 152.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 153.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 153.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 153.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 153.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul_Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 154.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_6ph_arraymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_6ph_arraymul'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 155.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 155.869 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_uz_6ph_arraymul_Block_split1_proc_vsd_mat_5_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.863 ; gain = 896.250
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
INFO: [HLS 200-112] Total elapsed time: 13.129 seconds; peak allocated memory: 155.869 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:9:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:10:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.371 ; gain = 896.828
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.3 seconds; current allocated memory: 143.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 144.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 144.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 144.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 145.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 146.730 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 994.371 ; gain = 896.828
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.15 MHz
INFO: [HLS 200-112] Total elapsed time: 12.83 seconds; peak allocated memory: 146.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:29:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:30:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:31:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:32:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:33:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
ERROR: [HLS 207-3340] no matching function for call to 'multiply': uz_VSD/uz_VSD.cpp:34:2
INFO: [HLS 207-4397] candidate function not viable: 1st argument ('const float *') would lose const qualifier: uz_VSD/uz_VSD.cpp:4:6
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:29:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:10:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.406 ; gain = 896.895
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.953 seconds; current allocated memory: 143.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 144.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 144.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 144.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 145.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 146.871 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 994.406 ; gain = 896.895
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.15 MHz
INFO: [HLS 200-112] Total elapsed time: 13.736 seconds; peak allocated memory: 146.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:37:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.176 ; gain = 896.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.176 ; gain = 896.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.176 ; gain = 896.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 994.176 ; gain = 896.566
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:37:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:10:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:11:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:12:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:13:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:14:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:15:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:37:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:10:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:11:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:12:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:13:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:14:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
ERROR: [HLS 207-3340] no matching function for call to 'uz_6ph_arraymul': uz_VSD/uz_VSD.cpp:15:2
INFO: [HLS 207-4395] candidate function not viable: no known conversion from 'float *' to 'float **' for 3rd argument: uz_VSD/uz_VSD.cpp:3:6
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:37:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.434 ; gain = 895.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.434 ; gain = 895.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.434 ; gain = 895.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.434 ; gain = 895.855
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:15).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:36:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:29:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.422 ; gain = 896.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.422 ; gain = 896.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.422 ; gain = 896.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.422 ; gain = 896.738
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:9).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:14).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:9).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:14).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:9).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:10).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:14).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:10:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.624 seconds; current allocated memory: 143.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 144.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 144.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 144.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 145.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 146.871 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 994.504 ; gain = 896.934
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.15 MHz
INFO: [HLS 200-112] Total elapsed time: 14.124 seconds; peak allocated memory: 146.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'sum(float, float, float, float, float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:38:5)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.48 seconds; current allocated memory: 143.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 144.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 144.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 144.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 145.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 146.916 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.363 ; gain = 896.531
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 134.15 MHz
INFO: [HLS 200-112] Total elapsed time: 11.672 seconds; peak allocated memory: 146.916 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'sum(float, float, float, float, float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:38:5)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.867 ; gain = 896.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.867 ; gain = 896.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.867 ; gain = 896.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.867 ; gain = 896.254
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:15).
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:16).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:15).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:16).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul3' (around uz_VSD/uz_VSD.cpp:11).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul4' (around uz_VSD/uz_VSD.cpp:12).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul5' (around uz_VSD/uz_VSD.cpp:13).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul6' (around uz_VSD/uz_VSD.cpp:14).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul7' (around uz_VSD/uz_VSD.cpp:15).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'uz_6ph_arraymul8' (around uz_VSD/uz_VSD.cpp:16).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'out': uz_VSD/uz_VSD.cpp:19:65
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:31:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:36:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:32:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.926 ; gain = 896.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.926 ; gain = 896.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.926 ; gain = 896.289
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'uz_VSD_6ph_asym' (uz_VSD/uz_VSD.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.926 ; gain = 896.289
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 0 process function(s): .
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.926 ; gain = 896.289
ERROR: [HLS 200-474] Empty dataflow region in uz_VSD_6ph_asym (it may have been optimized away due to the absence of outputs)
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:34:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:34:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:35:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:35:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:36:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:36:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:37:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:37:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:38:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:38:38
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:38:3)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:37:3)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:36:3)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:35:3)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:38:30)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:38:30)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:38:30)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:47:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.680 ; gain = 908.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.680 ; gain = 908.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.680 ; gain = 908.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 993.680 ; gain = 908.324
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_13') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_14') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_15') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_16') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_17') will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-979] Variable 'products' failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-779] Non-shared array 'products' failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:42).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:42).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:42).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:42).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 994.289 ; gain = 896.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 994.289 ; gain = 896.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 994.289 ; gain = 896.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 994.289 ; gain = 896.688
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_13') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_14') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_15') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_16') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_17') will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-979] Variable 'products' failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-779] Non-shared array 'products' failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.164 ; gain = 896.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.164 ; gain = 896.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.164 ; gain = 896.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.164 ; gain = 896.559
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_13') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_14') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_15') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_16') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_17') will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-979] Variable 'products' failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-779] Non-shared array 'products' failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:33:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:33:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:33:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:42:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 994.207 ; gain = 896.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 994.207 ; gain = 896.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 994.207 ; gain = 896.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 994.207 ; gain = 896.586
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_31_1 (uz_VSD/uz_VSD.cpp:33)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_31_1' (uz_VSD/uz_VSD.cpp:33)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'uz_VSD_6ph_asym') will infer a separate dataflow process. Consider placing this store inside a function.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_13') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_14') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_15') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_16') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_31_17') will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-779] Non-shared array 'in'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Argument 'in' has read operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-979] Variable 'products' failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
ERROR: [HLS 200-779] Non-shared array 'products' failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc8'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc9'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc10'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc11'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Variable 'products' has write operations in process function 'VITIS_LOOP_31_1_proc12'.
WARNING: [HLS 200-992] Variable 'products' has read operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc18' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc19' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc20' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc21' (around uz_VSD/uz_VSD.cpp:37).
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split_proc_proc22' (around uz_VSD/uz_VSD.cpp:37).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:30:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:30:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:30:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:30:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_28_1 (uz_VSD/uz_VSD.cpp:30)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_28_1' (uz_VSD/uz_VSD.cpp:30)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:16)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_28_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_28_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_28_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:39:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_28_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_28_1_proc.wrapper' to 'VITIS_LOOP_28_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.825 seconds; current allocated memory: 192.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 192.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 192.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 192.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_28_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 192.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 193.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_28_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 193.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 193.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 193.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 193.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 193.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 193.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 193.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 193.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 194.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 194.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_28_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_28_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 194.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_28_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_28_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 195.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 195.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 196.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 197.045 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 994.430 ; gain = 896.848
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.948 seconds; peak allocated memory: 197.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:29:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:29:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:29:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:29:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:29:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:38:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_27_1 (uz_VSD/uz_VSD.cpp:29)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_27_1' (uz_VSD/uz_VSD.cpp:29)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:15)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_27_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_27_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_27_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:38:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_27_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_27_1_proc.wrapper' to 'VITIS_LOOP_27_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.669 seconds; current allocated memory: 192.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 192.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 192.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_27_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 192.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 193.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_27_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 193.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 193.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 193.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 193.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 193.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 193.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 193.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 193.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 194.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_27_1'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 194.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_27_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_27_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 194.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_27_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_27_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 195.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 195.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 196.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 197.029 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 993.512 ; gain = 895.836
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.586 seconds; peak allocated memory: 197.029 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:29:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:29:16)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:29:34)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:29:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_27_1 (uz_VSD/uz_VSD.cpp:29)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_27_1' (uz_VSD/uz_VSD.cpp:29)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:15)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_27_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_27_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_27_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:29:14)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_27_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_27_1_proc.wrapper' to 'VITIS_LOOP_27_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.885 seconds; current allocated memory: 192.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 192.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 192.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_27_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 192.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 192.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_27_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 193.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 193.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 193.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 193.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 193.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 193.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 193.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 194.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_27_1'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 194.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_27_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_27_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 194.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_27_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_27_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 195.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 195.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 196.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 196.983 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.777 ; gain = 896.020
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.846 seconds; peak allocated memory: 196.983 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:27:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:9:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:27:16)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:27:35)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:27:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_25_1 (uz_VSD/uz_VSD.cpp:27)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_25_1' (uz_VSD/uz_VSD.cpp:27)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_7_1 (uz_VSD/uz_VSD.cpp:13)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_25_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_7_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_25_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_7_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_25_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:27:14)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_25_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_7_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_25_1_proc.wrapper' to 'VITIS_LOOP_25_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.758 seconds; current allocated memory: 192.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 192.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 192.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 192.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_25_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 193.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_25_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 193.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 193.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 193.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 193.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 193.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 193.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 194.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_25_1'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 194.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_25_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_25_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 194.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_25_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_25_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 195.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 195.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_7_1'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 196.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 196.998 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_7_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_7_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_7_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_7_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 994.059 ; gain = 896.434
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.703 seconds; peak allocated memory: 196.998 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:28:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:28:37
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:28:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:10:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:28:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:28:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:35:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_26_1 (uz_VSD/uz_VSD.cpp:28)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_26_1' (uz_VSD/uz_VSD.cpp:28)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_8_1 (uz_VSD/uz_VSD.cpp:14)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_26_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_8_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_26_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_8_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_26_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:35:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_26_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_8_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_26_1_proc.wrapper' to 'VITIS_LOOP_26_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.711 seconds; current allocated memory: 192.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 192.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 192.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 192.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_26_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 192.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 193.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_26_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 193.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 193.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 193.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 193.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 193.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 193.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 193.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 193.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 194.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_26_1'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 194.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_26_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_26_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 194.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_26_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_26_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 195.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 195.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_8_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 196.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 197.045 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_8_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_8_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_8_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_8_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 993.828 ; gain = 896.184
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 13.056 seconds; peak allocated memory: 197.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
ERROR: [HLS 214-124] use of undeclared identifier 'products': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:31
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: uz_VSD/uz_VSD.cpp:39:11
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:39:2)
INFO: [HLS 214-131] Inlining function 'multiply_line(int, float const*, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:18:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:11)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:29)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:24:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_37_1 (uz_VSD/uz_VSD.cpp:39)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_37_1' (uz_VSD/uz_VSD.cpp:39)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:15)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_37_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_37_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_37_1_proc'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:24:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_37_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_37_1_proc.wrapper' to 'VITIS_LOOP_37_1_proc_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.758 seconds; current allocated memory: 192.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 192.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 192.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 192.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_37_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 192.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 193.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_37_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 193.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 193.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 193.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 193.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 193.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 193.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 194.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_37_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 194.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_37_1_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_37_1_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 195.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_37_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_37_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 195.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 195.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 196.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 197.055 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_Block_entry_proc_proc_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 994.387 ; gain = 896.871
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.828 seconds; peak allocated memory: 197.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'line': uz_VSD/uz_VSD.cpp:27:30
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:39:2)
INFO: [HLS 214-131] Inlining function 'multiply_line(int, float const*, float*)' into 'uz_6ph_arraymul(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:18:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:14)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:24:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_37_1 (uz_VSD/uz_VSD.cpp:39)  of function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_37_1' (uz_VSD/uz_VSD.cpp:39)  to a process function for dataflow in function 'uz_VSD_6ph_asym'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:15)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'products'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_37_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_37_1', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'VITIS_LOOP_37_1_proc4'
	 'Block_entry_proc_proc3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:24:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_37_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_37_1_proc4.wrapper' to 'VITIS_LOOP_37_1_proc4_wrapper'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.754 seconds; current allocated memory: 192.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 192.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 192.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 192.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_37_1_proc4_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 192.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 192.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_37_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 192.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 192.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 193.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 193.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 193.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 193.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 193.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 193.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 193.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_37_1'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 194.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_37_1_proc4_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_37_1_proc4_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 194.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_37_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_37_1_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 194.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 195.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 196.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 196.457 MB.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 994.246 ; gain = 896.664
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.263 seconds; peak allocated memory: 196.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
WARNING: [HLS 207-5324] unused parameter 'line': uz_VSD/uz_VSD.cpp:27:30
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:39:6)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:18)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:24:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_38_1_proc' (uz_VSD/uz_VSD.cpp:39) to a process function for dataflow in function 'multiply_line'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:11)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line4', detected/extracted 1 process function(s): 
	 'multiply_line_Loop_VITIS_LOOP_38_1_proc7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'multiply_line4'
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:24:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line_Loop_VITIS_LOOP_38_1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.733 seconds; current allocated memory: 173.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 173.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 173.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 173.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 173.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 174.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 174.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 174.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 174.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 174.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line_Loop_VITIS_LOOP_38_1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line_Loop_VITIS_LOOP_38_1_proc7'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 174.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 175.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 175.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 176.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 176.684 MB.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 993.715 ; gain = 896.121
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 12.673 seconds; peak allocated memory: 176.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: uz_VSD/uz_VSD.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file uz_VSD/uz_VSD.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:39:6)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:15)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:39:33)
WARNING: [HLS 214-167] The program may have out of bound array access (uz_VSD/uz_VSD.cpp:24:10)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_38_1_proc' (uz_VSD/uz_VSD.cpp:39) to a process function for dataflow in function 'multiply_line'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:11)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line', detected/extracted 1 process function(s): 
	 'multiply_line_Loop_VITIS_LOOP_38_1_proc6'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'multiply_line'
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [HLS 200-472] Inferring partial write operation for 'products' (uz_VSD/uz_VSD.cpp:24:10)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line_Loop_VITIS_LOOP_38_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.635 seconds; current allocated memory: 173.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 173.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 173.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 173.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 174.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 174.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 174.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 174.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 174.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 174.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line_Loop_VITIS_LOOP_38_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line_Loop_VITIS_LOOP_38_1_proc6'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 174.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 175.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 175.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 176.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 177.115 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Loop_VITIS_LOOP_38_1_proc6_vsd_mat_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln18_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO uz_VSD_6ph_asym_dataflow_in_loop_VITIS_LOOP_9_1_products_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 994.727 ; gain = 896.992
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.60 MHz
INFO: [HLS 200-112] Total elapsed time: 11.779 seconds; peak allocated memory: 177.115 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-7] expected ']': uz_VSD/uz_VSD.cpp:43:48
INFO: [HLS 207-66] to match this '[': uz_VSD/uz_VSD.cpp:43:46
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:38:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:42:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:41:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:39:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:11:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_9_1 (uz_VSD/uz_VSD.cpp:11)  of function 'uz_VSD_6ph_asym'.
INFO: [HLS 200-988] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_9_1') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line', detected/extracted 1 process function(s): 
	 'multiply_line_Block_.split1_proc7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_9_1', detected/extracted 2 process function(s): 
	 'multiply_line'
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_9_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'multiply_line_Block_.split1_proc7' to 'multiply_line_Block_split1_proc7'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/out' to 'uz_VSD_6ph_asym/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line_Block_split1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.616 seconds; current allocated memory: 173.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 174.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 174.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 174.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 174.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 174.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 174.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 174.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 174.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 174.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line_Block_split1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line_Block_split1_proc7'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 175.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 176.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 176.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_9_1'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 177.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 178.035 MB.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'uz_VSD_6ph_asym_multiply_line_Block_split1_proc7_vsd_mat_5_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln18_c_U(uz_VSD_6ph_asym_fifo_w3_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 994.504 ; gain = 896.910
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-112] Total elapsed time: 13.445 seconds; peak allocated memory: 178.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 207-2095] array initializer must be an initializer list: uz_VSD/uz_VSD.cpp:10:8
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 994.207 ; gain = 896.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 994.207 ; gain = 896.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 994.207 ; gain = 896.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 994.207 ; gain = 896.535
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 993.973 ; gain = 896.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 993.973 ; gain = 896.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.973 ; gain = 896.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.973 ; gain = 896.371
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 994.086 ; gain = 896.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 994.086 ; gain = 896.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.086 ; gain = 896.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.086 ; gain = 896.457
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split79_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split711_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split713_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split715_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split717_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split719_proc'.
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split79_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split711_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split713_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split715_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split717_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split719_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*)' (uz_VSD/uz_VSD.cpp:18:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 994.242 ; gain = 896.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 994.242 ; gain = 896.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 994.242 ; gain = 896.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 994.242 ; gain = 896.590
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Argument 'out'  failed dataflow checking: it can only be written in one process function.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-779] Non-shared array 'out'  failed dataflow checking: it can only have a single reader and a single writer.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1350_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split1388_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13126_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13164_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13202_proc'.
WARNING: [HLS 200-992] Argument 'out' has write operations in process function 'Block_.split13240_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'out': C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_VSD\uz_VSD.cpp:8
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 993.781 ; gain = 896.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 993.781 ; gain = 896.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 993.781 ; gain = 896.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.781 ; gain = 896.223
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line11', detected/extracted 8 process function(s): 
	 'multiply_line11.entry145'
	 'multiply_line11_Block_.split1_proc144'
	 '__prop_ret_products_OC_0_dc_proc'
	 '__prop_ret_products_OC_1_dc_proc'
	 '__prop_ret_products_OC_2_dc_proc'
	 '__prop_ret_products_OC_3_dc_proc'
	 '__prop_ret_products_OC_4_dc_proc'
	 '__prop_ret_products_OC_5_dc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line12', detected/extracted 8 process function(s): 
	 'multiply_line12.entry155'
	 'multiply_line12_Block_.split1_proc154'
	 '__prop_ret_products_OC_0_dc_proc62'
	 '__prop_ret_products_OC_1_dc_proc63'
	 '__prop_ret_products_OC_2_dc_proc64'
	 '__prop_ret_products_OC_3_dc_proc65'
	 '__prop_ret_products_OC_4_dc_proc66'
	 '__prop_ret_products_OC_5_dc_proc67'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line13', detected/extracted 8 process function(s): 
	 'multiply_line13.entry165'
	 'multiply_line13_Block_.split1_proc164'
	 '__prop_ret_products_OC_0_dc_proc81'
	 '__prop_ret_products_OC_1_dc_proc82'
	 '__prop_ret_products_OC_2_dc_proc83'
	 '__prop_ret_products_OC_3_dc_proc84'
	 '__prop_ret_products_OC_4_dc_proc85'
	 '__prop_ret_products_OC_5_dc_proc86'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line14', detected/extracted 8 process function(s): 
	 'multiply_line14.entry175'
	 'multiply_line14_Block_.split1_proc174'
	 '__prop_ret_products_OC_0_dc_proc100'
	 '__prop_ret_products_OC_1_dc_proc101'
	 '__prop_ret_products_OC_2_dc_proc102'
	 '__prop_ret_products_OC_3_dc_proc103'
	 '__prop_ret_products_OC_4_dc_proc104'
	 '__prop_ret_products_OC_5_dc_proc105'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line15', detected/extracted 8 process function(s): 
	 'multiply_line15.entry185'
	 'multiply_line15_Block_.split1_proc184'
	 '__prop_ret_products_OC_0_dc_proc119'
	 '__prop_ret_products_OC_1_dc_proc120'
	 '__prop_ret_products_OC_2_dc_proc121'
	 '__prop_ret_products_OC_3_dc_proc122'
	 '__prop_ret_products_OC_4_dc_proc123'
	 '__prop_ret_products_OC_5_dc_proc124'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line16', detected/extracted 7 process function(s): 
	 'multiply_line16_Block_.split1_proc'
	 '__prop_ret_products_OC_0_dc_proc132'
	 '__prop_ret_products_OC_1_dc_proc133'
	 '__prop_ret_products_OC_2_dc_proc134'
	 '__prop_ret_products_OC_3_dc_proc135'
	 '__prop_ret_products_OC_4_dc_proc136'
	 '__prop_ret_products_OC_5_dc_proc137'.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'multiply_line11'
	 'Block_.split1320_proc'
	 'Block_.split1326_proc'
	 'Block_.split1332_proc'
	 'Block_.split1338_proc'
	 'Block_.split1344_proc'
	 'Block_.split1350_proc'
	 'multiply_line12'
	 'Block_.split1358_proc'
	 'Block_.split1364_proc'
	 'Block_.split1370_proc'
	 'Block_.split1376_proc'
	 'Block_.split1382_proc'
	 'Block_.split1388_proc'
	 'multiply_line13'
	 'Block_.split1396_proc'
	 'Block_.split13102_proc'
	 'Block_.split13108_proc'
	 'Block_.split13114_proc'
	 'Block_.split13120_proc'
	 'Block_.split13126_proc'
	 'multiply_line14'
	 'Block_.split13134_proc'
	 'Block_.split13140_proc'
	 'Block_.split13146_proc'
	 'Block_.split13152_proc'
	 'Block_.split13158_proc'
	 'Block_.split13164_proc'
	 'multiply_line15'
	 'Block_.split13172_proc'
	 'Block_.split13178_proc'
	 'Block_.split13184_proc'
	 'Block_.split13190_proc'
	 'Block_.split13196_proc'
	 'Block_.split13202_proc'
	 'multiply_line16'
	 'Block_.split13210_proc'
	 'Block_.split13216_proc'
	 'Block_.split13222_proc'
	 'Block_.split13228_proc'
	 'Block_.split13234_proc'
	 'Block_.split13240_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 993.781 ; gain = 896.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1073.805 ; gain = 976.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11.entry145' to 'multiply_line11_entry145'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11_Block_.split1_proc144' to 'multiply_line11_Block_split1_proc144'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc' to 'p_prop_ret_products_OC_0_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc' to 'p_prop_ret_products_OC_1_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc' to 'p_prop_ret_products_OC_2_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc' to 'p_prop_ret_products_OC_3_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc' to 'p_prop_ret_products_OC_4_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc' to 'p_prop_ret_products_OC_5_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1320_proc' to 'Block_split1320_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1326_proc' to 'Block_split1326_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1332_proc' to 'Block_split1332_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1338_proc' to 'Block_split1338_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1344_proc' to 'Block_split1344_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1350_proc' to 'Block_split1350_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12.entry155' to 'multiply_line12_entry155'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12_Block_.split1_proc154' to 'multiply_line12_Block_split1_proc154'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc62' to 'p_prop_ret_products_OC_0_dc_proc62'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc63' to 'p_prop_ret_products_OC_1_dc_proc63'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc64' to 'p_prop_ret_products_OC_2_dc_proc64'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc65' to 'p_prop_ret_products_OC_3_dc_proc65'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc66' to 'p_prop_ret_products_OC_4_dc_proc66'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc67' to 'p_prop_ret_products_OC_5_dc_proc67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1358_proc' to 'Block_split1358_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1364_proc' to 'Block_split1364_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1370_proc' to 'Block_split1370_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1376_proc' to 'Block_split1376_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1382_proc' to 'Block_split1382_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1388_proc' to 'Block_split1388_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13.entry165' to 'multiply_line13_entry165'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13_Block_.split1_proc164' to 'multiply_line13_Block_split1_proc164'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc81' to 'p_prop_ret_products_OC_0_dc_proc81'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc82' to 'p_prop_ret_products_OC_1_dc_proc82'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc83' to 'p_prop_ret_products_OC_2_dc_proc83'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc84' to 'p_prop_ret_products_OC_3_dc_proc84'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc85' to 'p_prop_ret_products_OC_4_dc_proc85'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc86' to 'p_prop_ret_products_OC_5_dc_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1396_proc' to 'Block_split1396_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13102_proc' to 'Block_split13102_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13108_proc' to 'Block_split13108_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13114_proc' to 'Block_split13114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13120_proc' to 'Block_split13120_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13126_proc' to 'Block_split13126_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14.entry175' to 'multiply_line14_entry175'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14_Block_.split1_proc174' to 'multiply_line14_Block_split1_proc174'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc100' to 'p_prop_ret_products_OC_0_dc_proc100'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc101' to 'p_prop_ret_products_OC_1_dc_proc101'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc102' to 'p_prop_ret_products_OC_2_dc_proc102'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc103' to 'p_prop_ret_products_OC_3_dc_proc103'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc104' to 'p_prop_ret_products_OC_4_dc_proc104'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc105' to 'p_prop_ret_products_OC_5_dc_proc105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13134_proc' to 'Block_split13134_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13140_proc' to 'Block_split13140_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13146_proc' to 'Block_split13146_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13152_proc' to 'Block_split13152_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13158_proc' to 'Block_split13158_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13164_proc' to 'Block_split13164_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15.entry185' to 'multiply_line15_entry185'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15_Block_.split1_proc184' to 'multiply_line15_Block_split1_proc184'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc119' to 'p_prop_ret_products_OC_0_dc_proc119'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc120' to 'p_prop_ret_products_OC_1_dc_proc120'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc121' to 'p_prop_ret_products_OC_2_dc_proc121'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc122' to 'p_prop_ret_products_OC_3_dc_proc122'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc123' to 'p_prop_ret_products_OC_4_dc_proc123'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc124' to 'p_prop_ret_products_OC_5_dc_proc124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13172_proc' to 'Block_split13172_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13178_proc' to 'Block_split13178_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13184_proc' to 'Block_split13184_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13190_proc' to 'Block_split13190_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13196_proc' to 'Block_split13196_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13202_proc' to 'Block_split13202_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line16_Block_.split1_proc' to 'multiply_line16_Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc132' to 'p_prop_ret_products_OC_0_dc_proc132'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc133' to 'p_prop_ret_products_OC_1_dc_proc133'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc134' to 'p_prop_ret_products_OC_2_dc_proc134'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc135' to 'p_prop_ret_products_OC_3_dc_proc135'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc136' to 'p_prop_ret_products_OC_4_dc_proc136'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc137' to 'p_prop_ret_products_OC_5_dc_proc137'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13210_proc' to 'Block_split13210_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13216_proc' to 'Block_split13216_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13222_proc' to 'Block_split13222_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13228_proc' to 'Block_split13228_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13234_proc' to 'Block_split13234_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13240_proc' to 'Block_split13240_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.401 seconds; current allocated memory: 1009.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1009.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1009.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1010.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 1010.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 1010.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1010.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1010.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 1010.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1010.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1010.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 1010.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1010.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 1010.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1011.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line11' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line11_Block_.split1_proc144' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 1011.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1011.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 1011.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1011.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1011.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1011.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1011.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 1011.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1011.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1011.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 1011.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1011.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 1012.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1012.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1012.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1012.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 1012.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1012.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1012.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1012.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1012.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 1012.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 1012.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1013.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1013.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1013.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1013.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 1013.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line12' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line12_Block_.split1_proc154' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc67' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 1013.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 1013.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 1013.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 1013.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 1013.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 1013.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 1013.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 1014.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 1014.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 1014.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1014.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1014.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1014.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1014.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1014.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1014.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1015.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 1015.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 1015.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 1015.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1015.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1015.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1015.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1015.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1015.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 1015.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 1015.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 1015.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line13' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line13_Block_.split1_proc164' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc86' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1015.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1015.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1016.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 1016.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1016.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 1016.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1016.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1016.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1016.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1016.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 1016.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1016.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 1017.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 1017.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1017.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1017.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1017.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1017.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 1017.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1017.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1017.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 1017.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1017.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1017.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line14' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line14_Block_.split1_proc174' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc105' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1017.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 1018.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1018.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1018.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 1018.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 1018.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1018.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 1018.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 1018.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1018.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1018.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1018.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1018.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1018.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1019.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1019.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1019.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1019.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1019.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 1019.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1019.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 1019.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 1019.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1019.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1019.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1019.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1020.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1020.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1020.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line15' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line15_Block_.split1_proc184' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc124' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 1020.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1020.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 1020.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 1020.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 1020.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1020.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1020.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1020.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1020.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1020.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1020.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1021.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1021.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 1021.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 1021.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1021.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1021.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 1021.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1021.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 1021.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1021.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 1021.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 1021.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line16' consists of the following:	'call' operation ('call_ret') to 'multiply_line16_Block_.split1_proc' [20]  (7.02 ns)
	'call' operation ('_ln0') to '__prop_ret_products_OC_5_dc_proc137' [38]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 1022.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 1022.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1022.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 1022.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 1022.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 1022.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1022.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 1022.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1022.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1022.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 1022.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 1022.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 1022.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 1022.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 1023.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_entry145'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_Block_split1_proc144'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1320_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1326_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1332_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1338_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1344_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1350_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_entry155'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_Block_split1_proc154'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc63'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc64'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc65'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc66'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc67'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1358_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1364_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1370_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1376_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1382_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1388_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_entry165'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_Block_split1_proc164'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc81'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc82'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc83'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc84'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc85'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1396_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13102_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13108_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13114_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13120_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13126_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_entry175'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_Block_split1_proc174'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc100'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc101'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc102'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc103'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc104'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc105'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13134_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13140_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13146_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13152_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13158_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13164_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_entry185'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_Block_split1_proc184'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc119'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc120'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc121'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc122'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc123'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc124'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13172_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13178_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13184_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13190_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13196_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13202_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16_Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc132'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc133'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc134'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc135'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc136'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc137'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13210_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13216_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13222_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13228_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13234_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13240_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 1.047 GB.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_Block_split1_proc144_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_Block_split1_proc144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_Block_split1_proc154_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_Block_split1_proc154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_Block_split1_proc164_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_Block_split1_proc164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_Block_split1_proc174_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_Block_split1_proc174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_Block_split1_proc184_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_Block_split1_proc184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c283_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c284_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c285_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c286_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c287_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c288_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c289_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c290_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c291_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c292_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c293_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c294_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c295_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c296_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c297_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c298_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c299_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c300_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c301_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c302_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c303_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c304_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c305_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c306_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c307_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c308_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c309_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c310_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c311_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c312_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c313_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c314_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c315_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c316_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c317_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c318_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c319_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c320_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c321_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c322_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c323_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c324_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c325_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c326_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c327_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c328_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c329_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c330_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c331_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c332_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c333_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c334_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c335_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c336_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c337_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c338_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c339_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c340_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c341_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c342_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1320_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1320_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1358_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1358_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1396_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1396_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13134_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13134_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13172_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13172_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line16_U0_U(uz_VSD_6ph_asym_start_for_multiply_line16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13210_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13210_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:01:50 . Memory (MB): peak = 1175.199 ; gain = 1077.641
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 112.06 MHz
INFO: [HLS 200-112] Total elapsed time: 110.317 seconds; peak allocated memory: 1.047 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.875 ; gain = 896.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.875 ; gain = 896.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.875 ; gain = 896.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.875 ; gain = 896.188
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line11', detected/extracted 8 process function(s): 
	 'multiply_line11.entry145'
	 'multiply_line11_Block_.split1_proc144'
	 '__prop_ret_products_OC_0_dc_proc'
	 '__prop_ret_products_OC_1_dc_proc'
	 '__prop_ret_products_OC_2_dc_proc'
	 '__prop_ret_products_OC_3_dc_proc'
	 '__prop_ret_products_OC_4_dc_proc'
	 '__prop_ret_products_OC_5_dc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line12', detected/extracted 8 process function(s): 
	 'multiply_line12.entry155'
	 'multiply_line12_Block_.split1_proc154'
	 '__prop_ret_products_OC_0_dc_proc62'
	 '__prop_ret_products_OC_1_dc_proc63'
	 '__prop_ret_products_OC_2_dc_proc64'
	 '__prop_ret_products_OC_3_dc_proc65'
	 '__prop_ret_products_OC_4_dc_proc66'
	 '__prop_ret_products_OC_5_dc_proc67'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line13', detected/extracted 8 process function(s): 
	 'multiply_line13.entry165'
	 'multiply_line13_Block_.split1_proc164'
	 '__prop_ret_products_OC_0_dc_proc81'
	 '__prop_ret_products_OC_1_dc_proc82'
	 '__prop_ret_products_OC_2_dc_proc83'
	 '__prop_ret_products_OC_3_dc_proc84'
	 '__prop_ret_products_OC_4_dc_proc85'
	 '__prop_ret_products_OC_5_dc_proc86'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line14', detected/extracted 8 process function(s): 
	 'multiply_line14.entry175'
	 'multiply_line14_Block_.split1_proc174'
	 '__prop_ret_products_OC_0_dc_proc100'
	 '__prop_ret_products_OC_1_dc_proc101'
	 '__prop_ret_products_OC_2_dc_proc102'
	 '__prop_ret_products_OC_3_dc_proc103'
	 '__prop_ret_products_OC_4_dc_proc104'
	 '__prop_ret_products_OC_5_dc_proc105'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line15', detected/extracted 8 process function(s): 
	 'multiply_line15.entry185'
	 'multiply_line15_Block_.split1_proc184'
	 '__prop_ret_products_OC_0_dc_proc119'
	 '__prop_ret_products_OC_1_dc_proc120'
	 '__prop_ret_products_OC_2_dc_proc121'
	 '__prop_ret_products_OC_3_dc_proc122'
	 '__prop_ret_products_OC_4_dc_proc123'
	 '__prop_ret_products_OC_5_dc_proc124'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line16', detected/extracted 7 process function(s): 
	 'multiply_line16_Block_.split1_proc'
	 '__prop_ret_products_OC_0_dc_proc132'
	 '__prop_ret_products_OC_1_dc_proc133'
	 '__prop_ret_products_OC_2_dc_proc134'
	 '__prop_ret_products_OC_3_dc_proc135'
	 '__prop_ret_products_OC_4_dc_proc136'
	 '__prop_ret_products_OC_5_dc_proc137'.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'multiply_line11'
	 'Block_.split1320_proc'
	 'Block_.split1326_proc'
	 'Block_.split1332_proc'
	 'Block_.split1338_proc'
	 'Block_.split1344_proc'
	 'Block_.split1350_proc'
	 'multiply_line12'
	 'Block_.split1358_proc'
	 'Block_.split1364_proc'
	 'Block_.split1370_proc'
	 'Block_.split1376_proc'
	 'Block_.split1382_proc'
	 'Block_.split1388_proc'
	 'multiply_line13'
	 'Block_.split1396_proc'
	 'Block_.split13102_proc'
	 'Block_.split13108_proc'
	 'Block_.split13114_proc'
	 'Block_.split13120_proc'
	 'Block_.split13126_proc'
	 'multiply_line14'
	 'Block_.split13134_proc'
	 'Block_.split13140_proc'
	 'Block_.split13146_proc'
	 'Block_.split13152_proc'
	 'Block_.split13158_proc'
	 'Block_.split13164_proc'
	 'multiply_line15'
	 'Block_.split13172_proc'
	 'Block_.split13178_proc'
	 'Block_.split13184_proc'
	 'Block_.split13190_proc'
	 'Block_.split13196_proc'
	 'Block_.split13202_proc'
	 'multiply_line16'
	 'Block_.split13210_proc'
	 'Block_.split13216_proc'
	 'Block_.split13222_proc'
	 'Block_.split13228_proc'
	 'Block_.split13234_proc'
	 'Block_.split13240_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 993.875 ; gain = 896.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1073.688 ; gain = 976.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11.entry145' to 'multiply_line11_entry145'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11_Block_.split1_proc144' to 'multiply_line11_Block_split1_proc144'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc' to 'p_prop_ret_products_OC_0_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc' to 'p_prop_ret_products_OC_1_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc' to 'p_prop_ret_products_OC_2_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc' to 'p_prop_ret_products_OC_3_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc' to 'p_prop_ret_products_OC_4_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc' to 'p_prop_ret_products_OC_5_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1320_proc' to 'Block_split1320_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1326_proc' to 'Block_split1326_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1332_proc' to 'Block_split1332_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1338_proc' to 'Block_split1338_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1344_proc' to 'Block_split1344_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1350_proc' to 'Block_split1350_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12.entry155' to 'multiply_line12_entry155'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12_Block_.split1_proc154' to 'multiply_line12_Block_split1_proc154'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc62' to 'p_prop_ret_products_OC_0_dc_proc62'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc63' to 'p_prop_ret_products_OC_1_dc_proc63'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc64' to 'p_prop_ret_products_OC_2_dc_proc64'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc65' to 'p_prop_ret_products_OC_3_dc_proc65'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc66' to 'p_prop_ret_products_OC_4_dc_proc66'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc67' to 'p_prop_ret_products_OC_5_dc_proc67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1358_proc' to 'Block_split1358_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1364_proc' to 'Block_split1364_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1370_proc' to 'Block_split1370_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1376_proc' to 'Block_split1376_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1382_proc' to 'Block_split1382_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1388_proc' to 'Block_split1388_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13.entry165' to 'multiply_line13_entry165'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13_Block_.split1_proc164' to 'multiply_line13_Block_split1_proc164'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc81' to 'p_prop_ret_products_OC_0_dc_proc81'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc82' to 'p_prop_ret_products_OC_1_dc_proc82'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc83' to 'p_prop_ret_products_OC_2_dc_proc83'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc84' to 'p_prop_ret_products_OC_3_dc_proc84'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc85' to 'p_prop_ret_products_OC_4_dc_proc85'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc86' to 'p_prop_ret_products_OC_5_dc_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1396_proc' to 'Block_split1396_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13102_proc' to 'Block_split13102_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13108_proc' to 'Block_split13108_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13114_proc' to 'Block_split13114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13120_proc' to 'Block_split13120_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13126_proc' to 'Block_split13126_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14.entry175' to 'multiply_line14_entry175'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14_Block_.split1_proc174' to 'multiply_line14_Block_split1_proc174'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc100' to 'p_prop_ret_products_OC_0_dc_proc100'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc101' to 'p_prop_ret_products_OC_1_dc_proc101'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc102' to 'p_prop_ret_products_OC_2_dc_proc102'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc103' to 'p_prop_ret_products_OC_3_dc_proc103'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc104' to 'p_prop_ret_products_OC_4_dc_proc104'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc105' to 'p_prop_ret_products_OC_5_dc_proc105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13134_proc' to 'Block_split13134_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13140_proc' to 'Block_split13140_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13146_proc' to 'Block_split13146_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13152_proc' to 'Block_split13152_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13158_proc' to 'Block_split13158_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13164_proc' to 'Block_split13164_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15.entry185' to 'multiply_line15_entry185'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15_Block_.split1_proc184' to 'multiply_line15_Block_split1_proc184'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc119' to 'p_prop_ret_products_OC_0_dc_proc119'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc120' to 'p_prop_ret_products_OC_1_dc_proc120'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc121' to 'p_prop_ret_products_OC_2_dc_proc121'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc122' to 'p_prop_ret_products_OC_3_dc_proc122'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc123' to 'p_prop_ret_products_OC_4_dc_proc123'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc124' to 'p_prop_ret_products_OC_5_dc_proc124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13172_proc' to 'Block_split13172_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13178_proc' to 'Block_split13178_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13184_proc' to 'Block_split13184_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13190_proc' to 'Block_split13190_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13196_proc' to 'Block_split13196_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13202_proc' to 'Block_split13202_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line16_Block_.split1_proc' to 'multiply_line16_Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc132' to 'p_prop_ret_products_OC_0_dc_proc132'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc133' to 'p_prop_ret_products_OC_1_dc_proc133'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc134' to 'p_prop_ret_products_OC_2_dc_proc134'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc135' to 'p_prop_ret_products_OC_3_dc_proc135'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line11', detected/extracted 8 process function(s): 
	 'multiply_line11.entry145'
	 'multiply_line11_Block_.split1_proc144'
	 '__prop_ret_products_OC_0_dc_proc'
	 '__prop_ret_products_OC_1_dc_proc'
	 '__prop_ret_products_OC_2_dc_proc'
	 '__prop_ret_products_OC_3_dc_proc'
	 '__prop_ret_products_OC_4_dc_proc'
	 '__prop_ret_products_OC_5_dc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line12', detected/extracted 8 process function(s): 
	 'multiply_line12.entry155'
	 'multiply_line12_Block_.split1_proc154'
	 '__prop_ret_products_OC_0_dc_proc62'
	 '__prop_ret_products_OC_1_dc_proc63'
	 '__prop_ret_products_OC_2_dc_proc64'
	 '__prop_ret_products_OC_3_dc_proc65'
	 '__prop_ret_products_OC_4_dc_proc66'
	 '__prop_ret_products_OC_5_dc_proc67'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line13', detected/extracted 8 process function(s): 
	 'multiply_line13.entry165'
	 'multiply_line13_Block_.split1_proc164'
	 '__prop_ret_products_OC_0_dc_proc81'
	 '__prop_ret_products_OC_1_dc_proc82'
	 '__prop_ret_products_OC_2_dc_proc83'
	 '__prop_ret_products_OC_3_dc_proc84'
	 '__prop_ret_products_OC_4_dc_proc85'
	 '__prop_ret_products_OC_5_dc_proc86'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line14', detected/extracted 8 process function(s): 
	 'multiply_line14.entry175'
	 'multiply_line14_Block_.split1_proc174'
	 '__prop_ret_products_OC_0_dc_proc100'
	 '__prop_ret_products_OC_1_dc_proc101'
	 '__prop_ret_products_OC_2_dc_proc102'
	 '__prop_ret_products_OC_3_dc_proc103'
	 '__prop_ret_products_OC_4_dc_proc104'
	 '__prop_ret_products_OC_5_dc_proc105'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line15', detected/extracted 8 process function(s): 
	 'multiply_line15.entry185'
	 'multiply_line15_Block_.split1_proc184'
	 '__prop_ret_products_OC_0_dc_proc119'
	 '__prop_ret_products_OC_1_dc_proc120'
	 '__prop_ret_products_OC_2_dc_proc121'
	 '__prop_ret_products_OC_3_dc_proc122'
	 '__prop_ret_products_OC_4_dc_proc123'
	 '__prop_ret_products_OC_5_dc_proc124'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line16', detected/extracted 7 process function(s): 
	 'multiply_line16_Block_.split1_proc'
	 '__prop_ret_products_OC_0_dc_proc132'
	 '__prop_ret_products_OC_1_dc_proc133'
	 '__prop_ret_products_OC_2_dc_proc134'
	 '__prop_ret_products_OC_3_dc_proc135'
	 '__prop_ret_products_OC_4_dc_proc136'
	 '__prop_ret_products_OC_5_dc_proc137'.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'multiply_line11'
	 'Block_.split1320_proc'
	 'Block_.split1326_proc'
	 'Block_.split1332_proc'
	 'Block_.split1338_proc'
	 'Block_.split1344_proc'
	 'Block_.split1350_proc'
	 'multiply_line12'
	 'Block_.split1358_proc'
	 'Block_.split1364_proc'
	 'Block_.split1370_proc'
	 'Block_.split1376_proc'
	 'Block_.split1382_proc'
	 'Block_.split1388_proc'
	 'multiply_line13'
	 'Block_.split1396_proc'
	 'Block_.split13102_proc'
	 'Block_.split13108_proc'
	 'Block_.split13114_proc'
	 'Block_.split13120_proc'
	 'Block_.split13126_proc'
	 'multiply_line14'
	 'Block_.split13134_proc'
	 'Block_.split13140_proc'
	 'Block_.split13146_proc'
	 'Block_.split13152_proc'
	 'Block_.split13158_proc'
	 'Block_.split13164_proc'
	 'multiply_line15'
	 'Block_.split13172_proc'
	 'Block_.split13178_proc'
	 'Block_.split13184_proc'
	 'Block_.split13190_proc'
	 'Block_.split13196_proc'
	 'Block_.split13202_proc'
	 'multiply_line16'
	 'Block_.split13210_proc'
	 'Block_.split13216_proc'
	 'Block_.split13222_proc'
	 'Block_.split13228_proc'
	 'Block_.split13234_proc'
	 'Block_.split13240_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1073.645 ; gain = 976.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11.entry145' to 'multiply_line11_entry145'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11_Block_.split1_proc144' to 'multiply_line11_Block_split1_proc144'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc' to 'p_prop_ret_products_OC_0_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc' to 'p_prop_ret_products_OC_1_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc' to 'p_prop_ret_products_OC_2_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc' to 'p_prop_ret_products_OC_3_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc' to 'p_prop_ret_products_OC_4_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc' to 'p_prop_ret_products_OC_5_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1320_proc' to 'Block_split1320_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1326_proc' to 'Block_split1326_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1332_proc' to 'Block_split1332_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1338_proc' to 'Block_split1338_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1344_proc' to 'Block_split1344_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1350_proc' to 'Block_split1350_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12.entry155' to 'multiply_line12_entry155'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12_Block_.split1_proc154' to 'multiply_line12_Block_split1_proc154'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc62' to 'p_prop_ret_products_OC_0_dc_proc62'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc63' to 'p_prop_ret_products_OC_1_dc_proc63'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc64' to 'p_prop_ret_products_OC_2_dc_proc64'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc65' to 'p_prop_ret_products_OC_3_dc_proc65'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc66' to 'p_prop_ret_products_OC_4_dc_proc66'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc67' to 'p_prop_ret_products_OC_5_dc_proc67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1358_proc' to 'Block_split1358_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1364_proc' to 'Block_split1364_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1370_proc' to 'Block_split1370_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1376_proc' to 'Block_split1376_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1382_proc' to 'Block_split1382_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1388_proc' to 'Block_split1388_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13.entry165' to 'multiply_line13_entry165'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13_Block_.split1_proc164' to 'multiply_line13_Block_split1_proc164'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc81' to 'p_prop_ret_products_OC_0_dc_proc81'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc82' to 'p_prop_ret_products_OC_1_dc_proc82'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc83' to 'p_prop_ret_products_OC_2_dc_proc83'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc84' to 'p_prop_ret_products_OC_3_dc_proc84'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc85' to 'p_prop_ret_products_OC_4_dc_proc85'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc86' to 'p_prop_ret_products_OC_5_dc_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1396_proc' to 'Block_split1396_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13102_proc' to 'Block_split13102_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13108_proc' to 'Block_split13108_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13114_proc' to 'Block_split13114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13120_proc' to 'Block_split13120_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13126_proc' to 'Block_split13126_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14.entry175' to 'multiply_line14_entry175'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14_Block_.split1_proc174' to 'multiply_line14_Block_split1_proc174'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc100' to 'p_prop_ret_products_OC_0_dc_proc100'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc101' to 'p_prop_ret_products_OC_1_dc_proc101'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc102' to 'p_prop_ret_products_OC_2_dc_proc102'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc103' to 'p_prop_ret_products_OC_3_dc_proc103'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc104' to 'p_prop_ret_products_OC_4_dc_proc104'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc105' to 'p_prop_ret_products_OC_5_dc_proc105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13134_proc' to 'Block_split13134_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13140_proc' to 'Block_split13140_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13146_proc' to 'Block_split13146_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13152_proc' to 'Block_split13152_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13158_proc' to 'Block_split13158_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13164_proc' to 'Block_split13164_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15.entry185' to 'multiply_line15_entry185'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15_Block_.split1_proc184' to 'multiply_line15_Block_split1_proc184'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc119' to 'p_prop_ret_products_OC_0_dc_proc119'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc120' to 'p_prop_ret_products_OC_1_dc_proc120'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc121' to 'p_prop_ret_products_OC_2_dc_proc121'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc122' to 'p_prop_ret_products_OC_3_dc_proc122'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc123' to 'p_prop_ret_products_OC_4_dc_proc123'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc124' to 'p_prop_ret_products_OC_5_dc_proc124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13172_proc' to 'Block_split13172_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13178_proc' to 'Block_split13178_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13184_proc' to 'Block_split13184_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13190_proc' to 'Block_split13190_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13196_proc' to 'Block_split13196_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13202_proc' to 'Block_split13202_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line16_Block_.split1_proc' to 'multiply_line16_Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc132' to 'p_prop_ret_products_OC_0_dc_proc132'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc133' to 'p_prop_ret_products_OC_1_dc_proc133'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc134' to 'p_prop_ret_products_OC_2_dc_proc134'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc135' to 'p_prop_ret_products_OC_3_dc_proc135'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc136' to 'p_prop_ret_products_OC_4_dc_proc136'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc137' to 'p_prop_ret_products_OC_5_dc_proc137'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13210_proc' to 'Block_split13210_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13216_proc' to 'Block_split13216_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13222_proc' to 'Block_split13222_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13228_proc' to 'Block_split13228_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13234_proc' to 'Block_split13234_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13240_proc' to 'Block_split13240_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.982 seconds; current allocated memory: 1009.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 1009.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1009.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 1010.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1010.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 1010.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1010.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 1010.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 1010.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1010.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1010.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 1010.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 1010.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 1010.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1011.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line11' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line11_Block_.split1_proc144' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1011.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1011.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 1011.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 1011.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1011.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 1011.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1011.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 1011.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1011.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1011.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1011.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1011.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 1012.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1012.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1012.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1012.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1012.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1012.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 1012.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1012.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1013.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1013.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1013.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1013.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1013.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line12' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line12_Block_.split1_proc154' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc67' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1013.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1013.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 1013.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 1013.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 1013.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1013.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1013.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1014.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1014.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1014.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 1014.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1014.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1015.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 1015.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 1015.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 1015.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1015.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1015.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1015.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1015.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1015.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1015.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line13' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line13_Block_.split1_proc164' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc86' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1015.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1016.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1016.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 1016.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1016.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1016.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 1016.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1016.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1016.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 1016.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1016.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1017.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 1017.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 1017.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1017.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 1017.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1017.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1017.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 1017.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1017.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1017.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line14' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line14_Block_.split1_proc174' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc105' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1017.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1018.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1018.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 1018.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 1018.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 1018.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1018.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 1018.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 1018.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1018.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1018.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 1019.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1019.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1019.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1019.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 1019.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1019.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1019.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1019.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 1019.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1019.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1019.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1019.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1020.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line15' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line15_Block_.split1_proc184' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc124' [69]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 1020.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1020.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1020.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 1020.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 1020.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1020.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1020.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 1020.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1020.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1020.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1021.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1021.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1021.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1021.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 1021.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1021.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 1021.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 1021.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1021.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 1021.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1021.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1021.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1021.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1022.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multiply_line16' consists of the following:	'call' operation ('call_ret') to 'multiply_line16_Block_.split1_proc' [20]  (7.02 ns)
	'call' operation ('_ln0') to '__prop_ret_products_OC_5_dc_proc137' [38]  (1.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 1022.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1022.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 1022.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1022.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1022.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1022.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 1022.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 1022.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1022.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1022.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1022.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 1022.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1022.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 1022.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 1023.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_entry145'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_Block_split1_proc144'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1320_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1326_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1332_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1338_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1344_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1350_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_entry155'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_Block_split1_proc154'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc63'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc64'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc65'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc66'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc67'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1358_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1364_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1370_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1376_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1382_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1388_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_entry165'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_Block_split1_proc164'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc81'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc82'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc83'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc84'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc85'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1396_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13102_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13108_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13114_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13120_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13126_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_entry175'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_Block_split1_proc174'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc100'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc101'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc102'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc103'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc104'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc105'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13134_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13140_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13146_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13152_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13158_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13164_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_entry185'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_Block_split1_proc184'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc119'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc120'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc121'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc122'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc123'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc124'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13172_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13178_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13184_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13190_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13196_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13202_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16_Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc132'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc133'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc134'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc135'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc136'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc137'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13210_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13216_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13222_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13228_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13234_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13240_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 1.047 GB.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_Block_split1_proc144_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_Block_split1_proc144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_Block_split1_proc154_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_Block_split1_proc154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_Block_split1_proc164_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_Block_split1_proc164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_Block_split1_proc174_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_Block_split1_proc174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_Block_split1_proc184_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_Block_split1_proc184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c283_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c284_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c285_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c286_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c287_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c288_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c289_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c290_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c291_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c292_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c293_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c294_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c295_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c296_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c297_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c298_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c299_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c300_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c301_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c302_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c303_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c304_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c305_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c306_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c307_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c308_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c309_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c310_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c311_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c312_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c313_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c314_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c315_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c316_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c317_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c318_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c319_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c320_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c321_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c322_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c323_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c324_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c325_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c326_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c327_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c328_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c329_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c330_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c331_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c332_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c333_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c334_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c335_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c336_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c337_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c338_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c339_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c340_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c341_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c342_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1320_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1320_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1358_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1358_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1396_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1396_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13134_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13134_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13172_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13172_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line16_U0_U(uz_VSD_6ph_asym_start_for_multiply_line16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13210_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13210_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1175.504 ; gain = 1077.879
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 112.06 MHz
INFO: [HLS 200-112] Total elapsed time: 107.62 seconds; peak allocated memory: 1.047 GB.
