From a593d20d67cd6f337374a33cb96e35ae94a9cdc2 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 16 Nov 2021 15:44:01 +0200
Subject: [PATCH 14/20] Remove S32V2 boards

Issue: ALB-8201
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/cpu/armv8/s32/Kconfig                |   3 +-
 arch/arm/mach-s32/Kconfig                     |   1 -
 board/freescale/Kconfig                       |  10 -
 board/freescale/campps32v2/Kconfig            |  34 --
 board/freescale/campps32v2/MAINTAINERS        |   6 -
 board/freescale/campps32v2/Makefile           |  15 -
 board/freescale/campps32v2/campps32v2.c       | 329 ------------------
 board/freescale/campps32v2/lpddr2_config.c    | 164 ---------
 .../freescale/campps32v2/lpddr2_config_revb.c | 164 ---------
 board/freescale/campps32v2/sja1105_cfg.c      | 204 -----------
 board/freescale/s32v234ccpb/Kconfig           |  11 -
 board/freescale/s32v234ccpb/MAINTAINERS       |   6 -
 board/freescale/s32v234ccpb/Makefile          |  10 -
 board/freescale/s32v234ccpb/s32v234ccpb.c     | 213 ------------
 board/freescale/s32v234ccpb/sja1105_cfg.c     | 104 ------
 board/freescale/s32v234evb/Kconfig            |  13 -
 board/freescale/s32v234evb/MAINTAINERS        |   6 -
 board/freescale/s32v234evb/Makefile           |  11 -
 board/freescale/s32v234evb/lpddr2_config.c    |  34 --
 board/freescale/s32v234evb/s32v234evb.c       | 215 ------------
 board/freescale/s32v234evb/sja1105_cfg.c      | 104 ------
 board/freescale/s32v234hpcsom/Kconfig         |  10 -
 board/freescale/s32v234hpcsom/MAINTAINERS     |   4 -
 board/freescale/s32v234hpcsom/Makefile        |   8 -
 board/freescale/s32v234hpcsom/lpddr2_config.c |  36 --
 board/freescale/s32v234hpcsom/s32v234hpcsom.c | 169 ---------
 board/freescale/s32v234pcie/Kconfig           |  11 -
 board/freescale/s32v234pcie/Makefile          |  10 -
 board/freescale/s32v234pcie/lpddr2_config.c   |  34 --
 board/freescale/s32v234pcie/s32v234pcie.c     | 201 -----------
 board/microsys/mpxs32v234/Kconfig             |  33 --
 board/microsys/mpxs32v234/MAINTAINERS         |   6 -
 board/microsys/mpxs32v234/Makefile            |   9 -
 board/microsys/mpxs32v234/cmd_mac.c           |  43 ---
 board/microsys/mpxs32v234/mpxs32v234.c        | 253 --------------
 board/microsys/mpxs32v234/s32v_ocotp.c        | 300 ----------------
 board/microsys/mpxs32v234/s32v_ocotp.h        |  57 ---
 37 files changed, 1 insertion(+), 2840 deletions(-)
 delete mode 100644 board/freescale/campps32v2/Kconfig
 delete mode 100644 board/freescale/campps32v2/MAINTAINERS
 delete mode 100644 board/freescale/campps32v2/Makefile
 delete mode 100644 board/freescale/campps32v2/campps32v2.c
 delete mode 100644 board/freescale/campps32v2/lpddr2_config.c
 delete mode 100644 board/freescale/campps32v2/lpddr2_config_revb.c
 delete mode 100644 board/freescale/campps32v2/sja1105_cfg.c
 delete mode 100644 board/freescale/s32v234ccpb/Kconfig
 delete mode 100644 board/freescale/s32v234ccpb/MAINTAINERS
 delete mode 100644 board/freescale/s32v234ccpb/Makefile
 delete mode 100644 board/freescale/s32v234ccpb/s32v234ccpb.c
 delete mode 100644 board/freescale/s32v234ccpb/sja1105_cfg.c
 delete mode 100644 board/freescale/s32v234evb/Kconfig
 delete mode 100644 board/freescale/s32v234evb/MAINTAINERS
 delete mode 100644 board/freescale/s32v234evb/Makefile
 delete mode 100644 board/freescale/s32v234evb/lpddr2_config.c
 delete mode 100644 board/freescale/s32v234evb/s32v234evb.c
 delete mode 100644 board/freescale/s32v234evb/sja1105_cfg.c
 delete mode 100644 board/freescale/s32v234hpcsom/Kconfig
 delete mode 100644 board/freescale/s32v234hpcsom/MAINTAINERS
 delete mode 100644 board/freescale/s32v234hpcsom/Makefile
 delete mode 100644 board/freescale/s32v234hpcsom/lpddr2_config.c
 delete mode 100644 board/freescale/s32v234hpcsom/s32v234hpcsom.c
 delete mode 100644 board/freescale/s32v234pcie/Kconfig
 delete mode 100644 board/freescale/s32v234pcie/Makefile
 delete mode 100644 board/freescale/s32v234pcie/lpddr2_config.c
 delete mode 100644 board/freescale/s32v234pcie/s32v234pcie.c
 delete mode 100644 board/microsys/mpxs32v234/Kconfig
 delete mode 100644 board/microsys/mpxs32v234/MAINTAINERS
 delete mode 100644 board/microsys/mpxs32v234/Makefile
 delete mode 100644 board/microsys/mpxs32v234/cmd_mac.c
 delete mode 100644 board/microsys/mpxs32v234/mpxs32v234.c
 delete mode 100644 board/microsys/mpxs32v234/s32v_ocotp.c
 delete mode 100644 board/microsys/mpxs32v234/s32v_ocotp.h

diff --git a/arch/arm/cpu/armv8/s32/Kconfig b/arch/arm/cpu/armv8/s32/Kconfig
index a972a66844..d5fee722a7 100644
--- a/arch/arm/cpu/armv8/s32/Kconfig
+++ b/arch/arm/cpu/armv8/s32/Kconfig
@@ -28,7 +28,7 @@ config NXP_S32R45
 
 choice
 	prompt "Select S32 Target Board Support"
-	default TARGET_S32V234EVB
+	default TARGET_S32G274ARDB
 	help
 	  S32 Target Board Selection
 
@@ -218,6 +218,5 @@ config BOARD_NFS_BOOT_INTERFACE
 	default "eth0"
 
 source "board/freescale/Kconfig"
-source "board/microsys/mpxs32v234/Kconfig"
 
 endif
diff --git a/arch/arm/mach-s32/Kconfig b/arch/arm/mach-s32/Kconfig
index d88bab51f5..927d56a5ec 100644
--- a/arch/arm/mach-s32/Kconfig
+++ b/arch/arm/mach-s32/Kconfig
@@ -3,6 +3,5 @@
 
 config MKIMAGE_T
 	string
-	default "s32v234image" if S32V2
 	default "s32gen1image" if S32_GEN1
 	depends on ARCH_S32
diff --git a/board/freescale/Kconfig b/board/freescale/Kconfig
index 58b2189f8a..02cb6e7606 100644
--- a/board/freescale/Kconfig
+++ b/board/freescale/Kconfig
@@ -65,16 +65,6 @@ source "board/freescale/s32-gen1/Kconfig"
 endif
 
 if S32V2
-source "board/freescale/s32v234evb/Kconfig"
-
-source "board/freescale/s32v234pcie/Kconfig"
-
-source "board/freescale/s32v234ccpb/Kconfig"
-
-source "board/freescale/campps32v2/Kconfig"
-
-source "board/freescale/s32v234hpcsom/Kconfig"
-
 config SYS_DATA_BASE
 	hex "Data Base"
 	default 0x3E800000
diff --git a/board/freescale/campps32v2/Kconfig b/board/freescale/campps32v2/Kconfig
deleted file mode 100644
index 20ba6f809a..0000000000
--- a/board/freescale/campps32v2/Kconfig
+++ /dev/null
@@ -1,34 +0,0 @@
-if TARGET_CAMPPS32V2 || TARGET_CAMPPS32V2_REVB
-
-config SYS_BOARD
-	string
-	default "campps32v2"
-
-config SYS_CONFIG_NAME
-	string
-	default "campps32v2"
-
-config PHY_RGMII_DIRECT_CONNECTED
-	bool "Enable fixed PHY for MDIO Bus/PHY emulation with fixed speed/link PHYs"
-	default n
-	help
-	  Adds the platform "fixed" MDIO Bus to cover the boards that
-	  use PHYs that are not connected to the real MDIO bus.
-
-config S32V234_FAST_BOOT
-	bool "Configure DCD and RUNMODE for a fast-boot efused board"
-	default n
-	help
-	  Configure DCD and RUNMODE for a board that has been efused such that
-	  OCOTP_CFG6:[19]FAST_BOOT_ENABLE = 0 and OCOTP_CFG6:[18]NO_PLL = 1.
-
-config XEN_SUPPORT
-	bool "Enable Xen EL2 Booting and set environment variables in order to boot directly into Xen Hypervisor"
-	default n
-	help
-	  Skip the enablement of CONFIG_ARMV8_SWITCH_TO_EL1 and set Xen Image,
-	  fdts load addresses and u-boot environment variables in order for u-boot
-	  to directly load the Xen Image which will use a given Kernel Image as
-	  Dom0.
-
-endif
diff --git a/board/freescale/campps32v2/MAINTAINERS b/board/freescale/campps32v2/MAINTAINERS
deleted file mode 100644
index eb38581b27..0000000000
--- a/board/freescale/campps32v2/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-S32V2 Camera Pre-Processing Board
-M:	-
-S:	Maintained
-F:	board/freescale/campps32v2/
-F:	include/configs/campps32v2.h
-F:	configs/campps32v2_defconfig
diff --git a/board/freescale/campps32v2/Makefile b/board/freescale/campps32v2/Makefile
deleted file mode 100644
index 0ce8cf250e..0000000000
--- a/board/freescale/campps32v2/Makefile
+++ /dev/null
@@ -1,15 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2020 NXP
-#
-
-obj-y := campps32v2.o
-
-ifdef CONFIG_S32_LPDDR2
-obj-$(CONFIG_TARGET_CAMPPS32V2) += lpddr2_config.o
-obj-$(CONFIG_TARGET_CAMPPS32V2_REVB) += lpddr2_config_revb.o
-endif
-
-obj-$(CONFIG_SJA1105) += sja1105_cfg.o
-
-#########################################################################
diff --git a/board/freescale/campps32v2/campps32v2.c b/board/freescale/campps32v2/campps32v2.c
deleted file mode 100644
index 06725bb072..0000000000
--- a/board/freescale/campps32v2/campps32v2.c
+++ /dev/null
@@ -1,329 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020 NXP
- */
-
-#include <common.h>
-#include <asm/io.h>
-#include <asm/arch/xrdc.h>
-#include <asm/arch/soc.h>
-#include <campps32v2.h>
-#include <fdt_support.h>
-#include <linux/libfdt.h>
-#include <miiphy.h>
-#include <netdev.h>
-#include <i2c.h>
-
-#ifdef CONFIG_PHY_MICREL
-#include <micrel.h>
-#endif
-
-#ifdef CONFIG_SJA1105
-#include "sja1105.h"
-#endif
-
-#define MAC_ADDR_STR_LEN   17
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static inline void setup_iomux_gpio(void)
-{
-	/* Only Device ID pin configuration.
-	 * To release the slave V2s out of reset and power up the GMSL
-	 * deserializers, the output buffers will not be configured now, but in
-	 * release_slaves()/power_up_deserializer(), after setting the data
-	 * registers.
-	 */
-	static const u8 id_pins[] = {
-		SIUL2_MSCR_PF11,
-		SIUL2_MSCR_PF12,
-		SIUL2_MSCR_PF13,
-	};
-	u8 i, size = ARRAY_SIZE(id_pins);
-
-	for (i = 0; i < size; i++)
-		writel(SIUL2_MSCR_GPI, SIUL2_MSCRn(id_pins[i]));
-}
-
-int campps32v2_get_device_id(void)
-{
-	/* SIUL2_PGPDI5 lsbyte provides the values of all the three ID pins. */
-	u8 values;
-
-	values = readb(SIUL2_PGPDIn(5));
-
-	return (values & SIUL2_PPDIO_BIT(SIUL2_MSCR_PF11)) >> 4 |
-	       (values & SIUL2_PPDIO_BIT(SIUL2_MSCR_PF12)) >> 2 |
-	       (values & SIUL2_PPDIO_BIT(SIUL2_MSCR_PF13));
-}
-
-static void release_slaves(void)
-{
-	static const u8 reset_pins[] = {
-		SIUL2_PK12_MSCR,
-		SIUL2_PK15_MSCR,
-		SIUL2_PL0_MSCR,
-		SIUL2_PL1_MSCR,
-		SIUL2_PL2_MSCR
-	};
-	u8 i, data = 0, size = ARRAY_SIZE(reset_pins);
-	unsigned long reg, old_reg = 0;
-
-	for (i = 0; i < size; i++, old_reg = reg) {
-		reg = SIUL2_PPDO_BYTE(reset_pins[i]);
-		if (i && reg != old_reg) {
-			writeb(data | readb(old_reg), old_reg);
-			data = 0;
-		}
-		data |= SIUL2_PPDIO_BIT(reset_pins[i]);
-	}
-
-	writeb(data | readb(old_reg), old_reg);
-
-	for (i = 0; i < size; i++)
-		writel(SIUL2_MSCR_GPO, SIUL2_MSCRn(reset_pins[i]));
-}
-
-static void power_up_deserializer(void)
-{
-	writeb(SIUL2_GPIO_VALUE1, SIUL2_PDO_N(SIUL2_MSCR_PF9));
-	writel(SIUL2_MSCR_GPO, SIUL2_MSCRn(SIUL2_MSCR_PF9));
-}
-
-#ifdef CONFIG_FSL_DSPI
-static void setup_iomux_dspi(void)
-{
-	/* Muxing for DSPI0 */
-
-	/* Configure Chip Select Pins */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS0_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB8));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS1_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB13));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS2_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB14));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS3_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB15));
-
-	/* MSCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SOUT_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB6));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SCK_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB5));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SIN_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB7));
-
-	/* IMCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_IMCR_SIN_IN,
-	       SIUL2_IMCRn(SIUL2_PB7_IMCR_SPI0_SIN));
-}
-#endif
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex0 */
-
-	/* set PA12 - MSCR[12] - for UART0 TXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA12));
-
-	/* set PA11 - MSCR[11] - for UART0 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA11));
-	/* set UART0 RXD - IMCR[200] - to link to PA11 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART0_RXD));
-}
-
-static void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_AC15, SIUL2_MSCRn(SIUL2_MSCR_PG3));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_AE15, SIUL2_MSCRn(SIUL2_MSCR_PG4));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA, SIUL2_MSCRn(SIUL2_MSCR_PG5));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK, SIUL2_MSCRn(SIUL2_MSCR_PG6));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA, SIUL2_MSCRn(SIUL2_MSCR_PB3));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_DATA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK, SIUL2_MSCRn(SIUL2_MSCR_PB4));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_CLK));
-}
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-int board_phy_config(struct phy_device *phydev)
-{
-#ifdef CONFIG_PHY_MICREL
-	/* Enable all AutoNeg capabilities */
-	ksz9031_phy_extended_write(phydev, 0x02,
-				   MII_KSZ9031_EXT_OP_MODE_STRAP_OVRD,
-				   MII_KSZ9031_MOD_DATA_NO_POST_INC,
-				   MII_KSZ9031_EXT_OMSO_RGMII_ALL_CAP_OVRD);
-
-	/* Reset the PHY so that the previous changes take effect */
-	phy_write(phydev, CONFIG_FEC_MXC_PHYADDR, MII_BMCR, BMCR_RESET);
-#endif
-
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-
-	return 0;
-}
-
-void setup_xrdc(void)
-{
-	/* See S32V234 User Manual, chapter Extended Resource Domain Controller
-	 * (XRDC), section S32V234 specific MRC instance for SRAM controller
-	 * memory protection.
-	 * Let ISP, Camera, Decoder Pixel Interface and Encoder Bit Stream to
-	 * access the SRAM memory.
-	 */
-
-	/* Write start of the memory region. */
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	/* Write end of the memory region. */
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	/* Write valid bit for the memory region */
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	u8 id;
-
-	setup_iomux_gpio();
-	clock_init();
-	mscm_init();
-
-	id = campps32v2_get_device_id();
-	if (id == 1)
-		release_slaves();
-
-	/* Only SoCs with ID 1, 3 and 5 can power up a deserializer. */
-	if (id & 1)
-		power_up_deserializer();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-#ifdef CONFIG_FSL_DSPI
-	if (id == 1)
-		setup_iomux_dspi();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	printf("Board: %s (V2-%d)\n", CONFIG_SYS_CONFIG_NAME,
-	       campps32v2_get_device_id());
-
-	return 0;
-}
-
-void board_net_init(void)
-{
-#ifdef CONFIG_SJA1105
-	if (campps32v2_get_device_id() == 1) {
-		/* Only probe the switches if we are going to use networking.
-		 * The probe has a self check so it will quietly exit if we call
-		 * it twice.
-		 */
-		sja1105_probe(SJA_1_CS, SJA_1_BUS);
-		sja1105_probe(SJA_2_CS, SJA_2_BUS);
-		/* SJA switches can have their ports' RX lines go out of sync.
-		 * They need to be reset in order to allow network traffic.
-		 */
-		sja1105_reset_ports(SJA_1_CS, SJA_1_BUS);
-		sja1105_reset_ports(SJA_2_CS, SJA_2_BUS);
-	}
-#endif
-}
-
-#ifdef CONFIG_FEC_MXC
-void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
-{
-	char *mac_str = S32V234_FEC_DEFAULT_ADDR;
-
-	if ((!env_get("ethaddr")) ||
-	    (strncasecmp(mac_str, env_get("ethaddr"),
-			 MAC_ADDR_STR_LEN) == 0)) {
-		printf("\nWarning: System is using default MAC address. ");
-		printf("Please set a new value\n");
-		mac_str[MAC_ADDR_STR_LEN - 1] += campps32v2_get_device_id();
-		string_to_enetaddr(mac_str, mac);
-	} else {
-		string_to_enetaddr(env_get("ethdaddr"), mac);
-	}
-}
-#endif
-
-int board_late_init(void)
-{
-	char *env_var;
-
-	env_var = env_get("ipaddr");
-	if (env_var) {
-		if (!strcmp(S32_DEFAULT_IP, env_var)) {
-			env_var[strlen(env_var) - 1] +=
-				campps32v2_get_device_id();
-			env_set("ipaddr", env_var);
-		}
-	}
-
-	env_var = env_get("fdt_file");
-	if ((env_var) && campps32v2_get_device_id() > 1) {
-		if (!strcmp(__stringify(FDT_FILE), env_var))
-			env_set("fdt_file", __stringify(FDT_FILE_SEC));
-	}
-
-	return 0;
-}
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
diff --git a/board/freescale/campps32v2/lpddr2_config.c b/board/freescale/campps32v2/lpddr2_config.c
deleted file mode 100644
index 6dc9117689..0000000000
--- a/board/freescale/campps32v2/lpddr2_config.c
+++ /dev/null
@@ -1,164 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020-2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/lpddr2.h>
-#include <campps32v2.h>
-
-// The magic values used below are generated using a DDR Tool
-
-static const struct lpddr2_config campps32v2_lpddr2_config_1 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x04038030,
-	.mprddlctl_module0 = 0x42464242,
-	.mprddlctl_module1 = 0x3E423E3E,
-	.mpwrdlctl_module0 = 0x44464444,
-	.mpwrdlctl_module1 = 0x3E3E3C40,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_2 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x454F61A5,
-	.mdcfg1 = 0x93F60EA3,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x001F0999,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x06038030,
-	.mprddlctl_module0 = 0x46464042,
-	.mprddlctl_module1 = 0x4648443E,
-	.mpwrdlctl_module0 = 0x4242443E,
-	.mpwrdlctl_module1 = 0x4240403C,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 533,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_3 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x454F61A5,
-	.mdcfg1 = 0x93F60EA3,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x00240AAD,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x06038030,
-	.mprddlctl_module0 = 0x44464042,
-	.mprddlctl_module1 = 0x44484444,
-	.mpwrdlctl_module0 = 0x42424040,
-	.mpwrdlctl_module1 = 0x423E3A3E,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 533,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_4 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x42463E40,
-	.mprddlctl_module1 = 0x42444240,
-	.mpwrdlctl_module0 = 0x42444242,
-	.mpwrdlctl_module1 = 0x3E403E40,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_5 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x454F61A5,
-	.mdcfg1 = 0x93F60EA3,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x001F0999,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x44483E46,
-	.mprddlctl_module1 = 0x4648423E,
-	.mpwrdlctl_module0 = 0x484A4844,
-	.mpwrdlctl_module1 = 0x3C3E3C3C,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 533,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_6 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x454F61A5,
-	.mdcfg1 = 0x93F60EA3,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x001F0999,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x42443E44,
-	.mprddlctl_module1 = 0x464A4444,
-	.mpwrdlctl_module0 = 0x48484444,
-	.mpwrdlctl_module1 = 0x403E3E40,
-	.mpdgctrl0_module0 = 0x2C7C0C7C,
-	.mpdgctrl1_module0 = 0x0C7C0C7C,
-	.mpdgctrl0_module1 = 0x2C7C0C7C,
-	.mpdgctrl1_module1 = 0x0C7C0C7C,
-	.frequency = 533,
-};
-
-const struct lpddr2_config *s32_get_lpddr2_config(void)
-{
-	switch (campps32v2_get_device_id()) {
-	case 1:
-		return &campps32v2_lpddr2_config_1;
-	case 2:
-		return &campps32v2_lpddr2_config_2;
-	case 3:
-		return &campps32v2_lpddr2_config_3;
-	case 4:
-		return &campps32v2_lpddr2_config_4;
-	case 5:
-		return &campps32v2_lpddr2_config_5;
-	case 6:
-		return &campps32v2_lpddr2_config_6;
-	default:
-		pr_err("DDR: config not fund\nInvalid SoC ID: %d",
-		       campps32v2_get_device_id());
-		return NULL;
-	}
-}
diff --git a/board/freescale/campps32v2/lpddr2_config_revb.c b/board/freescale/campps32v2/lpddr2_config_revb.c
deleted file mode 100644
index 10bcf4125a..0000000000
--- a/board/freescale/campps32v2/lpddr2_config_revb.c
+++ /dev/null
@@ -1,164 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/lpddr2.h>
-#include <campps32v2.h>
-
-// The magic values used below are generated using a DDR Tool
-
-static const struct lpddr2_config campps32v2_lpddr2_config_1 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x44444242,
-	.mprddlctl_module1 = 0x44484440,
-	.mpwrdlctl_module0 = 0x44444044,
-	.mpwrdlctl_module1 = 0x3E3C3A3E,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_2 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x46464040,
-	.mprddlctl_module1 = 0x46484042,
-	.mpwrdlctl_module0 = 0x44444442,
-	.mpwrdlctl_module1 = 0x423E3E3C,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_3 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x42444042,
-	.mprddlctl_module1 = 0x42464644,
-	.mpwrdlctl_module0 = 0x44444444,
-	.mpwrdlctl_module1 = 0x4040403E,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_4 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x44463E42,
-	.mprddlctl_module1 = 0x40444442,
-	.mpwrdlctl_module0 = 0x42444244,
-	.mpwrdlctl_module1 = 0x403E3E3C,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_5 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x42443C42,
-	.mprddlctl_module1 = 0x44444040,
-	.mpwrdlctl_module0 = 0x42444240,
-	.mpwrdlctl_module1 = 0x3E3E3E3C,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-static const struct lpddr2_config campps32v2_lpddr2_config_6 = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x44443E44,
-	.mprddlctl_module1 = 0x46484040,
-	.mpwrdlctl_module0 = 0x46424240,
-	.mpwrdlctl_module1 = 0x3C3C3E3C,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 400,
-};
-
-const struct lpddr2_config *s32_get_lpddr2_config(void)
-{
-	switch (campps32v2_get_device_id()) {
-	case 1:
-		return &campps32v2_lpddr2_config_1;
-	case 2:
-		return &campps32v2_lpddr2_config_2;
-	case 3:
-		return &campps32v2_lpddr2_config_3;
-	case 4:
-		return &campps32v2_lpddr2_config_4;
-	case 5:
-		return &campps32v2_lpddr2_config_5;
-	case 6:
-		return &campps32v2_lpddr2_config_6;
-	default:
-		pr_err("DDR: config not fund\nInvalid SoC ID: %d",
-		       campps32v2_get_device_id());
-		return NULL;
-	}
-}
diff --git a/board/freescale/campps32v2/sja1105_cfg.c b/board/freescale/campps32v2/sja1105_cfg.c
deleted file mode 100644
index e4f06c7461..0000000000
--- a/board/freescale/campps32v2/sja1105_cfg.c
+++ /dev/null
@@ -1,204 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020 NXP
- *
- * Contains firmware in octet string format for SJA1105.
- */
-
-#include <common.h>
-#include <sja1105_cfg.h>
-
-#define SJA1105_VAL_DEVICEID_1_2	0xAE00030EUL
-#define SJA1105_VAL_DEVICEID_2_2	0xAE00030EUL
-
-/*
- * Obtained from encoding the X-CAMPPS32V2 1-2 configuration firmware from
- * sja1105 driver, found in Auto Linux BSP26.0.
- * To regenerate this, use the file with the following command:
- * 'xxd -i <filename>'
- */
-static const u8 sja1105p_1_2_cfg_bin[] = {
-	0x0e, 0x03, 0x00, 0xae, 0x00, 0x00, 0x00, 0x05, 0x05, 0x00, 0x00, 0x00,
-	0x2b, 0xa0, 0x1c, 0x9a, 0x00, 0x00, 0x42, 0x00, 0x00, 0x00, 0x25, 0x04,
-	0xc0, 0x8a, 0xf8, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00,
-	0xea, 0x9b, 0x8c, 0x4c, 0x00, 0x00, 0x00, 0x06, 0x50, 0x00, 0x00, 0x00,
-	0x6b, 0x25, 0x6f, 0x21, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0xc1, 0x63, 0x99, 0xe9, 0x00, 0x00, 0x00, 0x07, 0x02, 0x00, 0x00, 0x00,
-	0xf2, 0xcb, 0x0b, 0x7d, 0x00, 0x00, 0x00, 0x58, 0x11, 0xf0, 0x3f, 0x00,
-	0x75, 0x32, 0xfe, 0x68, 0x00, 0x00, 0x00, 0x08, 0x1a, 0x00, 0x00, 0x00,
-	0x53, 0x23, 0xf6, 0x6a, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xbd, 0xf7,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0x7b, 0xef, 0x00, 0x00, 0x00, 0x10,
-	0x8d, 0xf5, 0xf7, 0xde, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xef, 0xbd,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xdf, 0x7b, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x92, 0x24, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x24, 0x49, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb6,
-	0x6d, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x48, 0x92, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0xda, 0xb6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6c,
-	0xdb, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x00, 0x00, 0x00,
-	0x06, 0xe0, 0x42, 0x67, 0x00, 0x00, 0x00, 0x09, 0x28, 0x00, 0x00, 0x00,
-	0xc9, 0x3a, 0xb4, 0x0d, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x00, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80,
-	0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08,
-	0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06,
-	0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0xd5, 0xdc, 0xce, 0x5c,
-	0x00, 0x00, 0x00, 0x0d, 0x04, 0x00, 0x00, 0x00, 0x8f, 0x8c, 0xd0, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x10, 0x80, 0x00, 0x04,
-	0x20, 0x00, 0x01, 0x00, 0x78, 0x1d, 0xe3, 0x34, 0x00, 0x00, 0x00, 0x0e,
-	0x03, 0x00, 0x00, 0x00, 0xe6, 0xce, 0xa7, 0xc8, 0x00, 0xc0, 0x71, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb9, 0x04, 0xf7, 0xc3,
-	0x00, 0x00, 0x00, 0x10, 0x04, 0x00, 0x00, 0x00, 0xbc, 0xdf, 0xa0, 0x8a,
-	0x00, 0x00, 0x00, 0x80, 0xfb, 0x3f, 0xf0, 0x0d, 0x98, 0x80, 0xb7, 0xb2,
-	0xf7, 0x0d, 0x98, 0x40, 0x8c, 0x31, 0xc9, 0xe6, 0x00, 0x00, 0x00, 0x11,
-	0x0b, 0x00, 0x00, 0x00, 0x5a, 0xe6, 0xa3, 0xef, 0x00, 0x00, 0xc0, 0x01,
-	0x00, 0x00, 0x04, 0x42, 0x45, 0xfc, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0xb7, 0x0c, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x45, 0xb3, 0x55, 0xb3, 0x50, 0x00, 0x00, 0x00, 0x4e,
-	0x01, 0x00, 0x00, 0x00, 0x24, 0x5e, 0x5d, 0x3a, 0x00, 0x00, 0x24, 0xdb,
-	0xe6, 0x35, 0xad, 0xc1, 0x00, 0x00, 0x00, 0x82, 0x15, 0x00, 0x00, 0x00,
-	0x36, 0x9b, 0xc3, 0xc9, 0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02,
-	0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02, 0x12, 0x12, 0x12, 0x12,
-	0x12, 0x02, 0x02, 0x02, 0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02,
-	0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02, 0x48, 0x03, 0x00, 0x00,
-	0x48, 0x48, 0x00, 0x00, 0x48, 0x03, 0x00, 0x00, 0x48, 0x03, 0x00, 0x00,
-	0x48, 0x03, 0x00, 0x00, 0x12, 0x04, 0x12, 0x00, 0x07, 0x04, 0x04, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x65, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0xa7, 0x9e, 0x78, 0xac, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x3c, 0xf2, 0xe8, 0x3f
-};
-
-/*
- * Obtained from encoding the X-CAMPPS32V2 2-2 configuration firmware from
- * sja1105 driver, found in Auto Linux BSP26.0.
- * To regenerate this, use the file with the following command:
- * 'xxd -i <filename>'
- */
-static const u8 sja1105p_2_2_cfg_bin[] = {
-	0x0e, 0x03, 0x00, 0xae, 0x00, 0x00, 0x00, 0x05, 0x05, 0x00, 0x00, 0x00,
-	0x2b, 0xa0, 0x1c, 0x9a, 0x00, 0x00, 0x42, 0x00, 0x00, 0x00, 0x25, 0x04,
-	0xc0, 0x8a, 0xf8, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00,
-	0xea, 0x9b, 0x8c, 0x4c, 0x00, 0x00, 0x00, 0x06, 0x50, 0x00, 0x00, 0x00,
-	0x6b, 0x25, 0x6f, 0x21, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0xc1, 0x63, 0x99, 0xe9, 0x00, 0x00, 0x00, 0x07, 0x02, 0x00, 0x00, 0x00,
-	0xf2, 0xcb, 0x0b, 0x7d, 0x00, 0x00, 0x00, 0x58, 0x11, 0xf0, 0x3f, 0x00,
-	0x75, 0x32, 0xfe, 0x68, 0x00, 0x00, 0x00, 0x08, 0x1a, 0x00, 0x00, 0x00,
-	0x53, 0x23, 0xf6, 0x6a, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xbd, 0xf7,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0x7b, 0xef, 0x00, 0x00, 0x00, 0x10,
-	0x8d, 0xf5, 0xf7, 0xde, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xef, 0xbd,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xdf, 0x7b, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x92, 0x24, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x24, 0x49, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb6,
-	0x6d, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x48, 0x92, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0xda, 0xb6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6c,
-	0xdb, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x00, 0x00, 0x00,
-	0x06, 0xe0, 0x42, 0x67, 0x00, 0x00, 0x00, 0x09, 0x28, 0x00, 0x00, 0x00,
-	0xc9, 0x3a, 0xb4, 0x0d, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80,
-	0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08,
-	0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06,
-	0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x04, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0xd0, 0x8c, 0xdd, 0xdb,
-	0x00, 0x00, 0x00, 0x0d, 0x04, 0x00, 0x00, 0x00, 0x8f, 0x8c, 0xd0, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x10, 0x80, 0x00, 0x04,
-	0x20, 0x00, 0x01, 0x00, 0x78, 0x1d, 0xe3, 0x34, 0x00, 0x00, 0x00, 0x0e,
-	0x03, 0x00, 0x00, 0x00, 0xe6, 0xce, 0xa7, 0xc8, 0x00, 0xc0, 0x71, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb9, 0x04, 0xf7, 0xc3,
-	0x00, 0x00, 0x00, 0x10, 0x04, 0x00, 0x00, 0x00, 0xbc, 0xdf, 0xa0, 0x8a,
-	0x00, 0x00, 0x00, 0x80, 0xfb, 0x3f, 0xf0, 0x0d, 0x98, 0x80, 0xb7, 0xb2,
-	0xf7, 0x0d, 0x98, 0x40, 0x8c, 0x31, 0xc9, 0xe6, 0x00, 0x00, 0x00, 0x11,
-	0x0b, 0x00, 0x00, 0x00, 0x5a, 0xe6, 0xa3, 0xef, 0x00, 0x00, 0xc0, 0x01,
-	0x00, 0x00, 0x04, 0x42, 0x45, 0xfc, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0x37, 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x4d, 0x88, 0x36, 0xe3, 0xbf, 0x00, 0x00, 0x00, 0x4e,
-	0x01, 0x00, 0x00, 0x00, 0x24, 0x5e, 0x5d, 0x3a, 0x00, 0x00, 0x6c, 0x7b,
-	0x03, 0x53, 0xdb, 0x2f, 0x00, 0x00, 0x00, 0x82, 0x15, 0x00, 0x00, 0x00,
-	0x36, 0x9b, 0xc3, 0xc9, 0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02,
-	0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02, 0x12, 0x12, 0x12, 0x12,
-	0x12, 0x02, 0x02, 0x02, 0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02,
-	0x12, 0x12, 0x12, 0x12, 0x12, 0x02, 0x02, 0x02, 0x48, 0x03, 0x00, 0x00,
-	0x48, 0x03, 0x00, 0x00, 0x48, 0x03, 0x00, 0x00, 0x48, 0x03, 0x00, 0x00,
-	0x48, 0x03, 0x00, 0x00, 0x12, 0x04, 0x12, 0x00, 0x07, 0x04, 0x04, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x65, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x8f, 0x69, 0xe2, 0xa8, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x3c, 0xf2, 0xe8, 0x3f
-};
-
-static const struct sja1105_cfgs_s sja1105_cfgs_m[] = {
-	{SJA1105_VAL_DEVICEID_1_2, 0, ARRAY_SIZE(sja1105p_1_2_cfg_bin),
-		sja1105p_1_2_cfg_bin},
-	{SJA1105_VAL_DEVICEID_2_2, 1, ARRAY_SIZE(sja1105p_2_2_cfg_bin),
-		sja1105p_2_2_cfg_bin},
-	{0x0UL, 0, 0, NULL}
-};
-
-const struct sja1105_cfgs_s *sja1105_cfgs = &sja1105_cfgs_m[0];
diff --git a/board/freescale/s32v234ccpb/Kconfig b/board/freescale/s32v234ccpb/Kconfig
deleted file mode 100644
index ef63a1e1e5..0000000000
--- a/board/freescale/s32v234ccpb/Kconfig
+++ /dev/null
@@ -1,11 +0,0 @@
-if TARGET_S32V234CCPB
-
-config SYS_BOARD
-	string
-	default "s32v234ccpb"
-
-config SYS_CONFIG_NAME
-	string
-	default "s32v234ccpb"
-
-endif
diff --git a/board/freescale/s32v234ccpb/MAINTAINERS b/board/freescale/s32v234ccpb/MAINTAINERS
deleted file mode 100644
index 6612727088..0000000000
--- a/board/freescale/s32v234ccpb/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-S32V234 Common Chassis Platform Board X-S32GRV-PLAT using the X-S32V234TPROC board as processor board.
-M:	-
-S:	Maintained
-F:	board/freescale/s32v234ccpb/
-F:	include/configs/s32v234ccpb.h
-F:	configs/s32v234ccpb_defconfig
diff --git a/board/freescale/s32v234ccpb/Makefile b/board/freescale/s32v234ccpb/Makefile
deleted file mode 100644
index 7b07fb5c3a..0000000000
--- a/board/freescale/s32v234ccpb/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-#
-# Copyright 2018, 2020 NXP
-#
-# SPDX-License-Identifier:	GPL-2.0+
-#
-
-obj-y   := s32v234ccpb.o
-obj-$(CONFIG_SJA1105) += sja1105_cfg.o
-
-#########################################################################
diff --git a/board/freescale/s32v234ccpb/s32v234ccpb.c b/board/freescale/s32v234ccpb/s32v234ccpb.c
deleted file mode 100644
index 640b4a9b93..0000000000
--- a/board/freescale/s32v234ccpb/s32v234ccpb.c
+++ /dev/null
@@ -1,213 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2018,2020 NXP
- */
-
-#include <common.h>
-#include <asm/io.h>
-#include <asm/arch/soc.h>
-#include <fdt_support.h>
-#include <linux/libfdt.h>
-#include <miiphy.h>
-#include <netdev.h>
-#include <i2c.h>
-
-#ifdef CONFIG_PHY_MICREL
-#include <micrel.h>
-#endif
-
-#ifdef CONFIG_SJA1105
-#include "sja1105.h"
-#endif
-
-DECLARE_GLOBAL_DATA_PTR;
-
-#ifdef CONFIG_FSL_DSPI
-static void setup_iomux_dspi(void)
-{
-	/* Muxing for DSPI0 */
-
-	/* Configure Chip Select Pins */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS0_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB8));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS4_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC0));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS5_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC1));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS6_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC2));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS7_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC3));
-
-	/* MSCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SOUT_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB6));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SCK_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB5));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SIN_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB7));
-
-	/* IMCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_IMCR_SIN_IN,
-	       SIUL2_IMCRn(SIUL2_PB7_IMCR_SPI0_SIN));
-}
-#endif
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex0 and linflex1 */
-
-	/* set PA12 - MSCR[12] - for UART0 TXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA12));
-
-	/* set PA11 - MSCR[11] - for UART0 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA11));
-	/* set UART0 RXD - IMCR[200] - to link to PA11 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART0_RXD));
-
-	/* set PA14 - MSCR[14] - for UART1 TXD*/
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA14));
-
-	/* set PA13 - MSCR[13] - for UART1 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA13));
-	/* set UART1 RXD - IMCR[202] - to link to PA13 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART1_RXD));
-}
-
-static void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_F11, SIUL2_MSCRn(15));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_F11, SIUL2_IMCRn(269));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_F12, SIUL2_MSCRn(16));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_F12, SIUL2_IMCRn(268));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA, SIUL2_MSCRn(101));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA, SIUL2_IMCRn(271));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK, SIUL2_MSCRn(102));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK, SIUL2_IMCRn(270));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA, SIUL2_MSCRn(19));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA, SIUL2_IMCRn(273));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK, SIUL2_MSCRn(20));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK, SIUL2_IMCRn(272));
-}
-
-#ifdef CONFIG_SYS_USE_NAND
-void setup_iomux_nfc(void)
-{
-	/*TODO: Implement nfc iomux when it is activated.*/
-}
-#endif
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-int board_phy_config(struct phy_device *phydev)
-{
-#ifdef CONFIG_PHY_MICREL
-	/* Enable all AutoNeg capabilities */
-	ksz9031_phy_extended_write(phydev, 0x02,
-				   MII_KSZ9031_EXT_OP_MODE_STRAP_OVRD,
-				   MII_KSZ9031_MOD_DATA_NO_POST_INC,
-				   MII_KSZ9031_EXT_OMSO_RGMII_ALL_CAP_OVRD);
-
-	/* Reset the PHY so that the previous changes take effect */
-	phy_write(phydev, CONFIG_FEC_MXC_PHYADDR, MII_BMCR, BMCR_RESET);
-#endif
-
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-
-	return 0;
-}
-
-void setup_xrdc(void)
-{
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	clock_init();
-	mscm_init();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-#ifdef CONFIG_FSL_DSPI
-	setup_iomux_dspi();
-#endif
-#ifdef CONFIG_SYS_USE_NAND
-	setup_iomux_nfc();
-#endif
-#ifdef CONFIG_FSL_DCU_FB
-	setup_iomux_dcu();
-#endif
-#ifdef CONFIG_DCU_QOS_FIX
-	board_dcu_qos();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	printf("Board: %s\n", CONFIG_SYS_CONFIG_NAME);
-
-	return 0;
-}
-
-void board_net_init(void)
-{
-#ifdef CONFIG_SJA1105
-	/* Only probe the switch if we are going to use networking.
-	 * The probe has a self check so it will quietly exit if we call it
-	 * twice.
-	 */
-	sja1105_probe(SJA_1_CS, SJA_1_BUS);
-	/* The SJA switch can have its ports RX lines go out of sync. They need
-	 * to be reseted in order to allow network traffic.
-	 */
-	sja1105_reset_ports(SJA_1_CS, SJA_1_BUS);
-#endif
-}
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
diff --git a/board/freescale/s32v234ccpb/sja1105_cfg.c b/board/freescale/s32v234ccpb/sja1105_cfg.c
deleted file mode 100644
index ebececd250..0000000000
--- a/board/freescale/s32v234ccpb/sja1105_cfg.c
+++ /dev/null
@@ -1,104 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2019-2020 NXP
- *
- * Contains firmware in octet string format for SJA1105.
- *
- */
-
-#include <common.h>
-#include <errno.h>
-#include <sja1105_cfg.h>
-
-#define SJA1105_VAL_DEVICEID_1_1              0xAE00030EUL
-
-/*
- * Obtained from encoding the "S32V234-CCPB" configuration firmware
- * from sja1105 driver
- * To regenerate this, use the file with the following command:
- * 'xxd -i <filename>'
- */
-unsigned char sja1105p_cfg_1_1_bin[] = {
-	0x0e, 0x03, 0x00, 0xae, 0x00, 0x00, 0x00, 0x05, 0x05, 0x00, 0x00, 0x00,
-	0x2b, 0xa0, 0x1c, 0x9a, 0x00, 0x00, 0x42, 0x00, 0x00, 0x00, 0x25, 0x04,
-	0xc0, 0x8a, 0xf8, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00,
-	0xea, 0x9b, 0x8c, 0x4c, 0x00, 0x00, 0x00, 0x06, 0x50, 0x00, 0x00, 0x00,
-	0x6b, 0x25, 0x6f, 0x21, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0xc1, 0x63, 0x99, 0xe9, 0x00, 0x00, 0x00, 0x07, 0x02, 0x00, 0x00, 0x00,
-	0xf2, 0xcb, 0x0b, 0x7d, 0x00, 0x00, 0x00, 0x58, 0x11, 0xf0, 0x3f, 0x00,
-	0x75, 0x32, 0xfe, 0x68, 0x00, 0x00, 0x00, 0x08, 0x1a, 0x00, 0x00, 0x00,
-	0x53, 0x23, 0xf6, 0x6a, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xbd, 0xf7,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0x7b, 0xef, 0x00, 0x00, 0x00, 0x10,
-	0x8d, 0xf5, 0xf7, 0xde, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xef, 0xbd,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xdf, 0x7b, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x92, 0x24, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x24, 0x49, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb6,
-	0x6d, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x48, 0x92, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0xda, 0xb6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6c,
-	0xdb, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x00, 0x00, 0x00,
-	0x06, 0xe0, 0x42, 0x67, 0x00, 0x00, 0x00, 0x09, 0x28, 0x00, 0x00, 0x00,
-	0xc9, 0x3a, 0xb4, 0x0d, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x04, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80,
-	0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x04, 0x01, 0xfc, 0x08,
-	0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06,
-	0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x00, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x00, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x0d, 0x80, 0x44,
-	0x00, 0x00, 0x00, 0x0d, 0x04, 0x00, 0x00, 0x00, 0x8f, 0x8c, 0xd0, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x10, 0x80, 0x00, 0x04,
-	0x20, 0x00, 0x01, 0x00, 0x78, 0x1d, 0xe3, 0x34, 0x00, 0x00, 0x00, 0x0e,
-	0x03, 0x00, 0x00, 0x00, 0xe6, 0xce, 0xa7, 0xc8, 0x00, 0xc0, 0x71, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb9, 0x04, 0xf7, 0xc3,
-	0x00, 0x00, 0x00, 0x10, 0x04, 0x00, 0x00, 0x00, 0xbc, 0xdf, 0xa0, 0x8a,
-	0x00, 0x00, 0x00, 0x80, 0xfb, 0x3f, 0xf0, 0x0d, 0x98, 0x80, 0xb7, 0xb2,
-	0xf7, 0x0d, 0x98, 0x40, 0x8c, 0x31, 0xc9, 0xe6, 0x00, 0x00, 0x00, 0x11,
-	0x0b, 0x00, 0x00, 0x00, 0x5a, 0xe6, 0xa3, 0xef, 0x00, 0x00, 0xc0, 0x01,
-	0x00, 0x00, 0x04, 0x42, 0x45, 0xfc, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0x37, 0x0c, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x45, 0xd8, 0x05, 0x85, 0xce, 0x00, 0x00, 0x00, 0x4e,
-	0x01, 0x00, 0x00, 0x00, 0x24, 0x5e, 0x5d, 0x3a, 0x00, 0x00, 0x0c, 0x48,
-	0xb2, 0x59, 0xf6, 0xf5, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x8c, 0x09, 0xc5, 0x7f
-};
-
-static struct sja1105_cfgs_s sja1105_cfgs_m[] = {
-	{SJA1105_VAL_DEVICEID_1_1, 0, ARRAY_SIZE(sja1105p_cfg_1_1_bin),
-		sja1105p_cfg_1_1_bin},
-	{0x0UL, 0,   0, NULL}
-};
-
-struct sja1105_cfgs_s *sja1105_cfgs = &sja1105_cfgs_m[0];
diff --git a/board/freescale/s32v234evb/Kconfig b/board/freescale/s32v234evb/Kconfig
deleted file mode 100644
index 71952b46eb..0000000000
--- a/board/freescale/s32v234evb/Kconfig
+++ /dev/null
@@ -1,13 +0,0 @@
-if TARGET_S32V234EVB
-
-config SYS_BOARD
-	string
-	default "s32v234evb"
-
-config SYS_CONFIG_NAME
-	string
-	default "s32v234bbmini" if S32V234BBMINI_29406
-	default "s32v234evb29288" if S32V234EVB_29288
-	default "s32v234evb28899" if S32V234EVB_28899
-
-endif
diff --git a/board/freescale/s32v234evb/MAINTAINERS b/board/freescale/s32v234evb/MAINTAINERS
deleted file mode 100644
index 3ba70db4e9..0000000000
--- a/board/freescale/s32v234evb/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-S32V234 Evaluation BOARD
-M:	-
-S:	Maintained
-F:	board/freescale/s32v234evb/
-F:	include/configs/s32v234evb_29288.h
-F:	configs/s32v234evb_defconfig
diff --git a/board/freescale/s32v234evb/Makefile b/board/freescale/s32v234evb/Makefile
deleted file mode 100644
index 07cabcaaa3..0000000000
--- a/board/freescale/s32v234evb/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-#
-# (C) Copyright 2013-2015 Freescale Semiconductor, Inc.
-#
-# SPDX-License-Identifier:	GPL-2.0+
-#
-
-obj-y   := s32v234evb.o
-obj-$(CONFIG_SJA1105) += sja1105_cfg.o
-obj-$(CONFIG_S32_LPDDR2) += lpddr2_config.o
-
-#########################################################################
diff --git a/board/freescale/s32v234evb/lpddr2_config.c b/board/freescale/s32v234evb/lpddr2_config.c
deleted file mode 100644
index ac3df54e86..0000000000
--- a/board/freescale/s32v234evb/lpddr2_config.c
+++ /dev/null
@@ -1,34 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020-2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/lpddr2.h>
-
-static const struct lpddr2_config s32v_lpddr2_config = {
-	.mdasp_module0 = 0x00000048,
-	.mdasp_module1 = 0x00000068,
-	.mdcfg0 = 0x464F61A5,
-	.mdcfg1 = 0x00180E63,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x001F099B,
-	.mdctl = 0x03010000,
-	.mdmisc = 0x000017C8,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x4D4B4F4B,
-	.mprddlctl_module1 = 0x49484848,
-	.mpwrdlctl_module0 = 0x38383737,
-	.mpwrdlctl_module1 = 0x3E403E3F,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 533,
-};
-
-const struct lpddr2_config *s32_get_lpddr2_config(void)
-{
-	return &s32v_lpddr2_config;
-}
diff --git a/board/freescale/s32v234evb/s32v234evb.c b/board/freescale/s32v234evb/s32v234evb.c
deleted file mode 100644
index 96bcdb4e25..0000000000
--- a/board/freescale/s32v234evb/s32v234evb.c
+++ /dev/null
@@ -1,215 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2013-2016 Freescale Semiconductor, Inc.
- * (C) Copyright 2016-2018,2020 NXP
- */
-
-#include <common.h>
-#include <init.h>
-#include <i2c.h>
-#include <fdt_support.h>
-#include <linux/libfdt.h>
-#include <miiphy.h>
-#include <netdev.h>
-#include <asm/io.h>
-#include <asm/arch/siul.h>
-#include <asm/arch/xrdc.h>
-#include <asm/arch/soc.h>
-
-#ifdef CONFIG_PHY_MICREL
-#include <micrel.h>
-#endif
-
-#ifdef CONFIG_SJA1105
-#include "sja1105.h"
-#endif
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static void setup_iomux_dspi(void)
-{
-	/* Muxing for DSPI0 */
-
-	/* Configure Chip Select Pins */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS0_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB8));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS4_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC0));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS5_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC1));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS6_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC2));
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_CS7_OUT, SIUL2_MSCRn(SIUL2_MSCR_PC3));
-
-	/* MSCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SOUT_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB6));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SCK_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB5));
-
-	writel(SIUL2_PAD_CTRL_DSPI0_MSCR_SIN_OUT, SIUL2_MSCRn(SIUL2_MSCR_PB7));
-
-	/* IMCR */
-	writel(SIUL2_PAD_CTRL_DSPI0_IMCR_SIN_IN,
-	       SIUL2_IMCRn(SIUL2_PB7_IMCR_SPI0_SIN));
-}
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex0 and linflex1 */
-
-	/* set PA12 - MSCR[12] - for UART0 TXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA12));
-
-	/* set PA11 - MSCR[11] - for UART0 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA11));
-	/* set UART0 RXD - IMCR[200] - to link to PA11 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART0_RXD));
-
-	/* set PA14 - MSCR[14] - for UART1 TXD*/
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA14));
-
-	/* set PA13 - MSCR[13] - for UART1 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA13));
-	/* set UART1 RXD - IMCR[202] - to link to PA13 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART1_RXD));
-}
-
-static void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_AC15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG3));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_AE15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG4));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG5));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG6));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB3));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_DATA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB4));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_CLK));
-}
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-int board_phy_config(struct phy_device *phydev)
-{
-#if defined(CONFIG_PHY_MICREL) && !defined(CONFIG_PHY_RGMII_DIRECT_CONNECTED)
-	/* Enable all AutoNeg capabilities */
-	ksz9031_phy_extended_write(phydev, 0x02,
-				   MII_KSZ9031_EXT_OP_MODE_STRAP_OVRD,
-				   MII_KSZ9031_MOD_DATA_NO_POST_INC,
-				   MII_KSZ9031_EXT_OMSO_RGMII_ALL_CAP_OVRD);
-
-	/* Reset the PHY so that the previous changes take effect */
-	phy_write(phydev, CONFIG_FEC_MXC_PHYADDR, MII_BMCR, BMCR_RESET);
-#endif
-
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-
-	return 0;
-}
-
-void setup_xrdc(void)
-{
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	clock_init();
-	mscm_init();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-	setup_iomux_dspi();
-#ifdef CONFIG_FSL_DCU_FB
-	setup_iomux_dcu();
-#endif
-#ifdef CONFIG_DCU_QOS_FIX
-	board_dcu_qos();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	printf("Board: %s\n", CONFIG_SYS_CONFIG_NAME);
-
-	return 0;
-}
-
-void board_net_init(void)
-{
-#ifdef CONFIG_SJA1105
-	/* Only probe the switch if we are going to use networking.
-	 * The probe has a self check so it will quietly exit if we call it
-	 * twice.
-	 */
-	sja1105_probe(SJA_1_CS, SJA_1_BUS);
-	/* The SJA switch can have its ports RX lines go out of sync. They need
-	 * to be reseted in order to allow network traffic.
-	 */
-	sja1105_reset_ports(SJA_1_CS, SJA_1_BUS);
-#endif
-}
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
diff --git a/board/freescale/s32v234evb/sja1105_cfg.c b/board/freescale/s32v234evb/sja1105_cfg.c
deleted file mode 100644
index f4cfabe65b..0000000000
--- a/board/freescale/s32v234evb/sja1105_cfg.c
+++ /dev/null
@@ -1,104 +0,0 @@
-/* SPDX-License-Identifier:    GPL-2.0+
- *
- * Copyright 2017, 2019 NXP
- *
- * Contains firmware in octet string format for SJA1105.
- *
- */
-
-#include <common.h>
-#include <errno.h>
-#include <sja1105_cfg.h>
-
-
-#define SJA1105_VAL_DEVICEID_1_2              0xAE00030EUL
-
-/*
- * Obtained from encoding the SCH-29288 EVB 1-2 configuration firmware from
- * sja1105 driver, found in Auto Linux BSP14.0.
- * To regenerate this, use the file with the following command:
- * 'xxd -i <filename>'
- */
-unsigned char sja1105_cfg_mra2lt_1_2_bin[] = {
-	0x0e, 0x03, 0x00, 0xae, 0x00, 0x00, 0x00, 0x05, 0x05, 0x00, 0x00, 0x00,
-	0x2b, 0xa0, 0x1c, 0x9a, 0x00, 0x00, 0x42, 0x00, 0x00, 0x00, 0x25, 0x04,
-	0xc0, 0x8a, 0xf8, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00,
-	0xea, 0x9b, 0x8c, 0x4c, 0x00, 0x00, 0x00, 0x06, 0x50, 0x00, 0x00, 0x00,
-	0x6b, 0x25, 0x6f, 0x21, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x03, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x07, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x07,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0b, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe,
-	0xff, 0xff, 0xff, 0x13, 0x00, 0x00, 0xfb, 0xfe, 0xff, 0xff, 0xff, 0x13,
-	0xc1, 0x63, 0x99, 0xe9, 0x00, 0x00, 0x00, 0x07, 0x02, 0x00, 0x00, 0x00,
-	0xf2, 0xcb, 0x0b, 0x7d, 0x00, 0x00, 0x00, 0x58, 0x11, 0xf0, 0x3f, 0x00,
-	0x75, 0x32, 0xfe, 0x68, 0x00, 0x00, 0x00, 0x08, 0x1a, 0x00, 0x00, 0x00,
-	0x53, 0x23, 0xf6, 0x6a, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xbd, 0xf7,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0x7b, 0xef, 0x00, 0x00, 0x00, 0x10,
-	0x8d, 0xf5, 0xf7, 0xde, 0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xef, 0xbd,
-	0x00, 0x00, 0x00, 0x10, 0x8d, 0xf5, 0xdf, 0x7b, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x92, 0x24, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x24, 0x49, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb6,
-	0x6d, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x48, 0x92, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0xda, 0xb6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6c,
-	0xdb, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x00, 0x00, 0x00,
-	0x06, 0xe0, 0x42, 0x67, 0x00, 0x00, 0x00, 0x09, 0x28, 0x00, 0x00, 0x00,
-	0xc9, 0x3a, 0xb4, 0x0d, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x04, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80,
-	0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x04, 0x01, 0xfc, 0x08,
-	0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06,
-	0xfc, 0x3b, 0xf0, 0xff, 0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe,
-	0x01, 0x00, 0x00, 0x00, 0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf,
-	0x02, 0xfb, 0x17, 0xe0, 0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff,
-	0x00, 0x00, 0x00, 0x80, 0x03, 0xac, 0x08, 0xfe, 0x01, 0x00, 0x00, 0x00,
-	0x02, 0x01, 0xfc, 0x08, 0xe4, 0x4f, 0x40, 0xbf, 0x02, 0xfb, 0x17, 0xe0,
-	0xcf, 0x40, 0xff, 0x06, 0xfc, 0x3b, 0xf0, 0xff, 0x96, 0x83, 0xd7, 0x5d,
-	0x00, 0x00, 0x00, 0x0d, 0x04, 0x00, 0x00, 0x00, 0x8f, 0x8c, 0xd0, 0x12,
-	0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x10, 0x80, 0x00, 0x04,
-	0x20, 0x00, 0x01, 0x00, 0x78, 0x1d, 0xe3, 0x34, 0x00, 0x00, 0x00, 0x0e,
-	0x03, 0x00, 0x00, 0x00, 0xe6, 0xce, 0xa7, 0xc8, 0x00, 0xc0, 0x71, 0x00,
-	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb9, 0x04, 0xf7, 0xc3,
-	0x00, 0x00, 0x00, 0x10, 0x04, 0x00, 0x00, 0x00, 0xbc, 0xdf, 0xa0, 0x8a,
-	0x00, 0x00, 0x00, 0x80, 0xfb, 0x3f, 0xf0, 0x0d, 0x98, 0x80, 0xb7, 0xb2,
-	0xf7, 0x0d, 0x98, 0x40, 0x8c, 0x31, 0xc9, 0xe6, 0x00, 0x00, 0x00, 0x11,
-	0x0b, 0x00, 0x00, 0x00, 0x5a, 0xe6, 0xa3, 0xef, 0x00, 0x00, 0xc0, 0x01,
-	0x00, 0x00, 0x04, 0x42, 0x45, 0xfc, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0x37, 0x0c, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-	0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x00, 0x00, 0x00, 0x45, 0xd8, 0x05, 0x85, 0xce, 0x00, 0x00, 0x00, 0x4e,
-	0x01, 0x00, 0x00, 0x00, 0x24, 0x5e, 0x5d, 0x3a, 0x00, 0x00, 0x0c, 0x48,
-	0xb2, 0x59, 0xf6, 0xf5, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-	0x8c, 0x09, 0xc5, 0x7f
-};
-
-static struct sja1105_cfgs_s sja1105_cfgs_m[] = {
-	{SJA1105_VAL_DEVICEID_1_2, 0, ARRAY_SIZE(sja1105_cfg_mra2lt_1_2_bin),
-		sja1105_cfg_mra2lt_1_2_bin},
-	{0x0UL, 0,   0, NULL}
-};
-struct sja1105_cfgs_s *sja1105_cfgs = &sja1105_cfgs_m[0];
diff --git a/board/freescale/s32v234hpcsom/Kconfig b/board/freescale/s32v234hpcsom/Kconfig
deleted file mode 100644
index 5f9151aefb..0000000000
--- a/board/freescale/s32v234hpcsom/Kconfig
+++ /dev/null
@@ -1,10 +0,0 @@
-if TARGET_S32V234HPCSOM
-
-config SYS_BOARD
-	string
-	default "s32v234hpcsom"
-
-config SYS_CONFIG_NAME
-	string
-	default "s32v234hpcsom"
-endif
diff --git a/board/freescale/s32v234hpcsom/MAINTAINERS b/board/freescale/s32v234hpcsom/MAINTAINERS
deleted file mode 100644
index f44db9d373..0000000000
--- a/board/freescale/s32v234hpcsom/MAINTAINERS
+++ /dev/null
@@ -1,4 +0,0 @@
-S32V234 HPC SOM Board
-M:	-
-S:	Maintained
-F:	board/freescale/s32v234hpcsom/*
diff --git a/board/freescale/s32v234hpcsom/Makefile b/board/freescale/s32v234hpcsom/Makefile
deleted file mode 100644
index 0efad141ff..0000000000
--- a/board/freescale/s32v234hpcsom/Makefile
+++ /dev/null
@@ -1,8 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2021 NXP
-#
-
-obj-y := s32v234hpcsom.o
-obj-y += lpddr2_config.o
-
diff --git a/board/freescale/s32v234hpcsom/lpddr2_config.c b/board/freescale/s32v234hpcsom/lpddr2_config.c
deleted file mode 100644
index ad785bb58d..0000000000
--- a/board/freescale/s32v234hpcsom/lpddr2_config.c
+++ /dev/null
@@ -1,36 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/lpddr2.h>
-
-/* The magic values used below are generated using DDR Tool */
-
-static const struct lpddr2_config s32v_lpddr2_config = {
-	.mdasp_module0 = 0x0000004F,
-	.mdasp_module1 = 0x0000006F,
-	.mdcfg0 = 0x33374133,
-	.mdcfg1 = 0xDAF00A82,
-	.mdcfg2 = 0x00000093,
-	.mdcfg3lp = 0x00170777,
-	.mdctl = 0x03110000,
-	.mdmisc = 0x00001688,
-	.mdscr_mr2 = 0x04028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x44463E3E,
-	.mprddlctl_module1 = 0x4444403E,
-	.mpwrdlctl_module0 = 0x42464246,
-	.mpwrdlctl_module1 = 0x3A3E3C3C,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 533,
-};
-
-const struct lpddr2_config *s32_get_lpddr2_config(void)
-{
-	return &s32v_lpddr2_config;
-}
diff --git a/board/freescale/s32v234hpcsom/s32v234hpcsom.c b/board/freescale/s32v234hpcsom/s32v234hpcsom.c
deleted file mode 100644
index a6c8744d65..0000000000
--- a/board/freescale/s32v234hpcsom/s32v234hpcsom.c
+++ /dev/null
@@ -1,169 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
-
-#include <common.h>
-#include <asm/io.h>
-#include <asm/arch/xrdc.h>
-#include <asm/arch/soc.h>
-#include <fdt_support.h>
-#include <linux/libfdt.h>
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex0 */
-
-	/* set PA12 - MSCR[12] - for UART0 TXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA12));
-
-	/* set PA11 - MSCR[11] - for UART0 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA11));
-	/* set UART0 RXD - IMCR[200] - to link to PA11 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART0_RXD));
-}
-
-static void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_AC15, SIUL2_MSCRn(SIUL2_MSCR_PG3));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_AE15, SIUL2_MSCRn(SIUL2_MSCR_PG4));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA, SIUL2_MSCRn(SIUL2_MSCR_PG5));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK, SIUL2_MSCRn(SIUL2_MSCR_PG6));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA, SIUL2_MSCRn(SIUL2_MSCR_PB3));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_DATA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK, SIUL2_MSCRn(SIUL2_MSCR_PB4));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_CLK));
-}
-
-void setup_iomux_sdhc(void)
-{
-	/* Set iomux PADS for USDHC */
-
-	/* PK6 pad: uSDHC clk */
-	writel(SIUL2_USDHC_PAD_CTRL_CLK, SIUL2_MSCRn(150));
-	writel(0x3, SIUL2_MSCRn(902));
-
-	/* PK7 pad: uSDHC CMD */
-	writel(SIUL2_USDHC_PAD_CTRL_CMD, SIUL2_MSCRn(151));
-	writel(0x3, SIUL2_MSCRn(901));
-
-	/* PK8 pad: uSDHC DAT0 */
-	writel(SIUL2_USDHC_PAD_CTRL_DAT0_3, SIUL2_MSCRn(152));
-	writel(0x3, SIUL2_MSCRn(903));
-
-	/* PK9 pad: uSDHC DAT1 */
-	writel(SIUL2_USDHC_PAD_CTRL_DAT0_3, SIUL2_MSCRn(153));
-	writel(0x3, SIUL2_MSCRn(904));
-
-	/* PK10 pad: uSDHC DAT2 */
-	writel(SIUL2_USDHC_PAD_CTRL_DAT0_3, SIUL2_MSCRn(154));
-	writel(0x3, SIUL2_MSCRn(905));
-
-	/* PK11 pad: uSDHC DAT3 */
-	writel(SIUL2_USDHC_PAD_CTRL_DAT0_3, SIUL2_MSCRn(155));
-	writel(0x3, SIUL2_MSCRn(906));
-}
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-static void setup_xrdc(void)
-{
-	/* See S32V234 User Manual, chapter Extended Resource Domain Controller
-	 * (XRDC), section S32V234 specific MRC instance for SRAM controller
-	 * memory protection.
-	 * Let ISP, Camera, Decoder Pixel Interface and Encoder Bit Stream to
-	 * access the SRAM memory.
-	 */
-
-	/* Write start of the memory region. */
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	/* Write end of the memory region. */
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	/* Write valid bit for the memory region */
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	clock_init();
-	mscm_init();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-#ifdef CONFIG_FSL_DCU_FB
-	setup_iomux_dcu();
-#endif
-#ifdef CONFIG_DCU_QOS_FIX
-	board_dcu_qos();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	printf("Board: %s\n", CONFIG_SYS_CONFIG_NAME);
-
-	return 0;
-}
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif
-
diff --git a/board/freescale/s32v234pcie/Kconfig b/board/freescale/s32v234pcie/Kconfig
deleted file mode 100644
index e615e54aaf..0000000000
--- a/board/freescale/s32v234pcie/Kconfig
+++ /dev/null
@@ -1,11 +0,0 @@
-if TARGET_S32V234PCIE
-
-config SYS_BOARD
-	string
-	default "s32v234pcie"
-
-config SYS_CONFIG_NAME
-	string
-	default "s32v234pcie"
-
-endif
diff --git a/board/freescale/s32v234pcie/Makefile b/board/freescale/s32v234pcie/Makefile
deleted file mode 100644
index 1c1a315e8f..0000000000
--- a/board/freescale/s32v234pcie/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-#
-# (C) Copyright 2013-2015 Freescale Semiconductor, Inc.
-#
-# SPDX-License-Idenfifier:	GPL-2.0+
-#
-
-obj-y   := s32v234pcie.o
-obj-$(CONFIG_S32_LPDDR2) += lpddr2_config.o
-
-#########################################################################
diff --git a/board/freescale/s32v234pcie/lpddr2_config.c b/board/freescale/s32v234pcie/lpddr2_config.c
deleted file mode 100644
index ac3df54e86..0000000000
--- a/board/freescale/s32v234pcie/lpddr2_config.c
+++ /dev/null
@@ -1,34 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020-2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/lpddr2.h>
-
-static const struct lpddr2_config s32v_lpddr2_config = {
-	.mdasp_module0 = 0x00000048,
-	.mdasp_module1 = 0x00000068,
-	.mdcfg0 = 0x464F61A5,
-	.mdcfg1 = 0x00180E63,
-	.mdcfg2 = 0x000000DD,
-	.mdcfg3lp = 0x001F099B,
-	.mdctl = 0x03010000,
-	.mdmisc = 0x000017C8,
-	.mdscr_mr2 = 0x06028030,
-	.mdscr_mr3 = 0x01038030,
-	.mprddlctl_module0 = 0x4D4B4F4B,
-	.mprddlctl_module1 = 0x49484848,
-	.mpwrdlctl_module0 = 0x38383737,
-	.mpwrdlctl_module1 = 0x3E403E3F,
-	.mpdgctrl0_module0 = 0x20000000,
-	.mpdgctrl1_module0 = 0x00000000,
-	.mpdgctrl0_module1 = 0x20000000,
-	.mpdgctrl1_module1 = 0x00000000,
-	.frequency = 533,
-};
-
-const struct lpddr2_config *s32_get_lpddr2_config(void)
-{
-	return &s32v_lpddr2_config;
-}
diff --git a/board/freescale/s32v234pcie/s32v234pcie.c b/board/freescale/s32v234pcie/s32v234pcie.c
deleted file mode 100644
index 56c9c98978..0000000000
--- a/board/freescale/s32v234pcie/s32v234pcie.c
+++ /dev/null
@@ -1,201 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2013-2016 Freescale Semiconductor, Inc.
- * (C) Copyright 2017,2020 NXP
- */
-
-#include <common.h>
-#include <fdt_support.h>
-#include <i2c.h>
-#include <miiphy.h>
-#include <netdev.h>
-#include <asm/io.h>
-#include <asm/arch/soc.h>
-#include <asm/arch/siul.h>
-#include <asm/arch/xrdc.h>
-#include <linux/libfdt.h>
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex1 */
-
-	/* set PA14 - MSCR[14] - for UART1 TXD*/
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA14));
-
-	/* set PA13 - MSCR[13] - for UART1 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA13));
-	/* set UART1 RXD - IMCR[202] - to link to PA13 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART1_RXD));
-}
-
-void setup_iomux_enet(void)
-{
-#ifndef CONFIG_PHY_RGMII_DIRECT_CONNECTED
-	/* set PC13 - MSCR[45] - for MDC */
-	writel(SIUL2_MSCR_ENET_MDC, SIUL2_MSCRn(SIUL2_MSCR_PC13));
-
-	/* set PC14 - MSCR[46] - for MDIO */
-	writel(SIUL2_MSCR_ENET_MDIO, SIUL2_MSCRn(SIUL2_MSCR_PC14));
-	writel(SIUL2_MSCR_ENET_MDIO_IN, SIUL2_MSCRn(SIUL2_MSCR_PC14_IN));
-#endif
-
-	/* set PC15 - MSCR[47] - for TX CLK SWITCH */
-	writel(SIUL2_MSCR_ENET_TX_CLK_SWITCH,
-	       SIUL2_MSCRn(SIUL2_MSCR_PC15_SWITCH));
-	writel(SIUL2_MSCR_ENET_TX_CLK_IN, SIUL2_MSCRn(SIUL2_MSCR_PC15_IN));
-
-	/* set PD0 - MSCR[48] - for RX_CLK */
-	writel(SIUL2_MSCR_ENET_RX_CLK, SIUL2_MSCRn(SIUL2_MSCR_PD0));
-	writel(SIUL2_MSCR_ENET_RX_CLK_IN, SIUL2_MSCRn(SIUL2_MSCR_PD0_IN));
-
-	/* set PD1 - MSCR[49] - for RX_D0 */
-	writel(SIUL2_MSCR_ENET_RX_D0, SIUL2_MSCRn(SIUL2_MSCR_PD1));
-	writel(SIUL2_MSCR_ENET_RX_D0_IN, SIUL2_MSCRn(SIUL2_MSCR_PD1_IN));
-
-	/* set PD2 - MSCR[50] - for RX_D1 */
-	writel(SIUL2_MSCR_ENET_RX_D1, SIUL2_MSCRn(SIUL2_MSCR_PD2));
-	writel(SIUL2_MSCR_ENET_RX_D1_IN, SIUL2_MSCRn(SIUL2_MSCR_PD2_IN));
-
-	/* set PD3 - MSCR[51] - for RX_D2 */
-	writel(SIUL2_MSCR_ENET_RX_D2, SIUL2_MSCRn(SIUL2_MSCR_PD3));
-	writel(SIUL2_MSCR_ENET_RX_D2_IN, SIUL2_MSCRn(SIUL2_MSCR_PD3_IN));
-
-	/* set PD4 - MSCR[52] - for RX_D3 */
-	writel(SIUL2_MSCR_ENET_RX_D3, SIUL2_MSCRn(SIUL2_MSCR_PD4));
-	writel(SIUL2_MSCR_ENET_RX_D3_IN, SIUL2_MSCRn(SIUL2_MSCR_PD4_IN));
-
-	/* set PD5 - MSCR[53] - for RX_DV */
-	writel(SIUL2_MSCR_ENET_RX_DV, SIUL2_MSCRn(SIUL2_MSCR_PD5));
-	writel(SIUL2_MSCR_ENET_RX_DV_IN, SIUL2_MSCRn(SIUL2_MSCR_PD5_IN));
-
-	/* set PD7 - MSCR[55] - for TX_D0 */
-	writel(SIUL2_MSCR_ENET_TX_D0, SIUL2_MSCRn(SIUL2_MSCR_PD7));
-	/* set PD8 - MSCR[56] - for TX_D1 */
-	writel(SIUL2_MSCR_ENET_TX_D1, SIUL2_MSCRn(SIUL2_MSCR_PD8));
-	/* set PD9 - MSCR[57] - for TX_D2 */
-	writel(SIUL2_MSCR_ENET_TX_D2, SIUL2_MSCRn(SIUL2_MSCR_PD9));
-	/* set PD10 - MSCR[58] - for TX_D3 */
-	writel(SIUL2_MSCR_ENET_TX_D3, SIUL2_MSCRn(SIUL2_MSCR_PD10));
-	/* set PD11 - MSCR[59] - for TX_EN */
-	writel(SIUL2_MSCR_ENET_TX_EN, SIUL2_MSCRn(SIUL2_MSCR_PD11));
-}
-
-static void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_AC15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG3));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_AE15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG4));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG5));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG6));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB3));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_DATA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB4));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_CLK));
-}
-
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-int board_phy_config(struct phy_device *phydev)
-{
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-
-	return 0;
-}
-
-void setup_xrdc(void)
-{
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	clock_init();
-	mscm_init();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-#ifdef CONFIG_FSL_DCU_FB
-	setup_iomux_dcu();
-#endif
-#ifdef CONFIG_DCU_QOS_FIX
-	board_dcu_qos();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	puts("Board: s32v234pcie\n");
-
-	return 0;
-}
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
diff --git a/board/microsys/mpxs32v234/Kconfig b/board/microsys/mpxs32v234/Kconfig
deleted file mode 100644
index d46b0a42f4..0000000000
--- a/board/microsys/mpxs32v234/Kconfig
+++ /dev/null
@@ -1,33 +0,0 @@
-# (C) Copyright 2017 MicroSys Electronics GmbH
-
-if TARGET_MPXS32V234
-
-config SYS_BOARD
-	string
-	default "mpxs32v234"
-
-config SYS_VENDOR
-	string
-	default "microsys"
-
-config SYS_CONFIG_NAME
-	string
-	default "s32v234sbc"
-
-config SYS_DATA_BASE
-	hex "Data Base"
-	default 0x3E800000
-	help
-	  U-boot data base address (normally SRAM base address)
-
-config SYS_MEM_SIZE
-	hex "RAM Memory Size"
-	default 0x00400000
-	help
-	  U-boot SRAM size (4 MB for S32V234)
-
-config EXTRA_KERNEL_BOOT_ARGS
-	string "Additional boot arguments for Linux kernel"
-	default ""
-
-endif
diff --git a/board/microsys/mpxs32v234/MAINTAINERS b/board/microsys/mpxs32v234/MAINTAINERS
deleted file mode 100644
index d10a7041c2..0000000000
--- a/board/microsys/mpxs32v234/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-S32V234 Evaluation BOARD
-M:	-
-S:	Maintained
-F:	board/microsys/mpxs32v234/
-F:	include/configs/mpxs32v234.h
-F:	configs/s32v234sbc_defconfig
diff --git a/board/microsys/mpxs32v234/Makefile b/board/microsys/mpxs32v234/Makefile
deleted file mode 100644
index f6881f438b..0000000000
--- a/board/microsys/mpxs32v234/Makefile
+++ /dev/null
@@ -1,9 +0,0 @@
-#
-# (C) Copyright 2017 MicroSys Electronics GmbH
-#
-# SPDX-License-Identifier:	GPL-2.0+
-#
-
-obj-y   := mpxs32v234.o s32v_ocotp.o cmd_mac.o
-
-#########################################################################
diff --git a/board/microsys/mpxs32v234/cmd_mac.c b/board/microsys/mpxs32v234/cmd_mac.c
deleted file mode 100644
index 9f614be1b5..0000000000
--- a/board/microsys/mpxs32v234/cmd_mac.c
+++ /dev/null
@@ -1,43 +0,0 @@
-/* -*-C-*- */
-/*
- * (C) Copyright 2017 MicroSys Electronics GmbH
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#include <common.h>
-#include <command.h>
-
-int board_get_mac(struct eth_device *dev, unsigned char *mac);
-
-int do_mac(cmd_tbl_t *cmdtp, int flag, int argc,
-		char * const argv[])
-{
-	if (argc < 3)
-		return CMD_RET_USAGE;
-
-	struct eth_device *dev = NULL;
-
-	dev = eth_get_dev_by_name(argv[2]);
-
-	if (!dev) {
-		puts("Error: Ethernet device not found!\n");
-		return CMD_RET_FAILURE;
-	}
-
-	if (strncmp(argv[1], "get\0", 4) == 0) {
-		unsigned char mac[6];
-
-		board_get_mac(dev, mac);
-		printf("%s %pM\n", dev->name, mac);
-		return CMD_RET_SUCCESS;
-	}
-
-	return CMD_RET_FAILURE;
-}
-
-U_BOOT_CMD(
-		mac, CONFIG_SYS_MAXARGS, 1, do_mac,
-		"get MAC addresses",
-		"get <eth>              get MAC address of device <eth>\n"
-	  );
diff --git a/board/microsys/mpxs32v234/mpxs32v234.c b/board/microsys/mpxs32v234/mpxs32v234.c
deleted file mode 100644
index 7fce5ab089..0000000000
--- a/board/microsys/mpxs32v234/mpxs32v234.c
+++ /dev/null
@@ -1,253 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2013-2016 Freescale Semiconductor, Inc.
- * (C) Copyright 2017 MicroSys Electronics GmbH
- * Copyright 2018,2020 NXP
- */
-
-#include <command.h>
-#include <common.h>
-#include <fdt_support.h>
-#include <i2c.h>
-#include <miiphy.h>
-#include <net.h>
-#include <netdev.h>
-#include <rtc.h>
-#include <asm/io.h>
-#include <asm/arch/clock.h>
-#include <asm/arch/cse.h>
-#include <asm/arch/imx-regs.h>
-#include <asm/arch/siul.h>
-#include <asm/arch/soc.h>
-#include <asm/arch/xrdc.h>
-#include "s32v_ocotp.h"
-
-#undef	CONFIG_MPXS32V234_R1
-
-#define MAC_ADDR_STR_LEN	17
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static void setup_iomux_uart(void)
-{
-	/* Muxing for linflex0 and linflex1 */
-
-	/* set PA12 - MSCR[12] - for UART0 TXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA12));
-
-	/* set PA11 - MSCR[11] - for UART0 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA11));
-	/* set UART0 RXD - IMCR[200] - to link to PA11 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART0_RXD));
-
-	/* set PA14 - MSCR[14] - for UART1 TXD*/
-	writel(SIUL2_MSCR_PORT_CTRL_UART_TXD, SIUL2_MSCRn(SIUL2_MSCR_PA14));
-
-	/* set PA13 - MSCR[13] - for UART1 RXD */
-	writel(SIUL2_MSCR_PORT_CTRL_UART_RXD, SIUL2_MSCRn(SIUL2_MSCR_PA13));
-	/* set UART1 RXD - IMCR[202] - to link to PA13 */
-	writel(SIUL2_IMCR_UART_RXD_to_pad, SIUL2_IMCRn(SIUL2_IMCR_UART1_RXD));
-}
-
-static void setup_iomux_i2c(void)
-{
-#ifdef	CONFIG_MPXS32V234_R1
-	/* MPXS32V234-R1 */
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR1_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PA15));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR1_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB0));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR1_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB1));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR1_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB2));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-#elif defined(CONFIG_MPXS32V234_R2)
-	/* MPXS32V234-R2 */
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SDA_AC15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG3));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SDA_AC15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_DATA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C0_MSCR_SCLK_AE15,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG4));
-	writel(SIUL2_PAD_CTRL_I2C0_IMCR_SCLK_AE15,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C0_CLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG5));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_DATA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C1_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PG6));
-	writel(SIUL2_PAD_CTRL_I2C1_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C1_CLK));
-
-#else
-#error	Please define CONFIG_MPXS32V234_R1 or CONFIG_MPXS32V234_R2
-#endif
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB3));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SDA,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_DATA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_PAD_CTRL_I2C2_MSCR_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_PB4));
-	writel(SIUL2_PAD_CTRL_I2C2_IMCR_SCLK,
-	       SIUL2_IMCRn(SIUL2_IMCR_I2C2_CLK));
-}
-
-static void mscm_init(void)
-{
-	struct mscm_ir *mscmir = (struct mscm_ir *)MSCM_BASE_ADDR;
-	int i;
-
-	for (i = 0; i < MSCM_IRSPRC_NUM; i++)
-		writew(MSCM_IRSPRC_CPn_EN, &mscmir->irsprc[i]);
-}
-
-int board_phy_config(struct phy_device *phydev)
-{
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-
-	return 0;
-}
-
-void setup_xrdc(void)
-{
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_16);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_16);
-	writel(XRDC_VALID, XRDC_MRGD_W3_16);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_17);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_17);
-	writel(XRDC_VALID, XRDC_MRGD_W3_17);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_18);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_18);
-	writel(XRDC_VALID, XRDC_MRGD_W3_18);
-
-	writel(XRDC_ADDR_MIN, XRDC_MRGD_W0_19);
-	writel(XRDC_ADDR_MAX, XRDC_MRGD_W1_19);
-	writel(XRDC_VALID, XRDC_MRGD_W3_19);
-}
-
-int board_early_init_f(void)
-{
-	clock_init();
-	mscm_init();
-
-	setup_iomux_uart();
-	setup_iomux_enet();
-	setup_iomux_i2c();
-
-#ifdef CONFIG_FSL_DCU_FB
-	setup_iomux_dcu();
-#endif
-#ifdef CONFIG_DCU_QOS_FIX
-	board_dcu_qos();
-#endif
-	setup_xrdc();
-
-	return 0;
-}
-
-int board_get_mac(struct eth_device *dev, unsigned char *mac)
-{
-	if (!mac)
-		return CMD_RET_FAILURE;
-
-	u32 ocotp_mac0 = readl(OCOTP_MAC0_REG);
-	u32 ocotp_mac1 = readl(OCOTP_MAC1_REG);
-
-	mac[0] = (ocotp_mac1 >> 8);
-	mac[1] = ocotp_mac1;
-
-	mac[2] = (ocotp_mac0 >> 24);
-	mac[3] = (ocotp_mac0 >> 16);
-	mac[4] = (ocotp_mac0 >> 8);
-	mac[5] = ocotp_mac0;
-
-	return CMD_RET_SUCCESS;
-}
-
-#ifdef CONFIG_FEC_MXC
-void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
-{
-	char buf[MAC_ADDR_STR_LEN];
-
-	board_get_mac(NULL, mac);
-		if (!is_zero_ethaddr(mac)) {
-				sprintf(buf, "%pM", mac);
-				env_set("ethaddr", buf);
-			}
-
-	debug("%s: MAC%d: %02x.%02x.%02x.%02x.%02x.%02x\n",
-	      __func__, dev_id, mac[0], mac[1], mac[2], mac[3],
-	      mac[4], mac[5]);
-}
-#endif
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
-
-	rtc_init();
-
-	/*
-	 * Enable HDMI output
-	 */
-
-	i2c_set_bus_num(CONFIG_SYS_HDMI_BUS_NUM);
-	i2c_reg_write(CONFIG_SYS_I2C_HDMI_ADDR, CONFIG_SYS_HDMI_REG_CTL_1_MODE,
-		TFP410P_CTL_1_MODE_VEN | TFP410P_CTL_1_MODE_HEN |
-		TFP410P_CTL_1_MODE_BSEL | TFP410P_CTL_1_MODE_EDGE |
-		TFP410P_CTL_1_MODE_PD);
-
-	return 0;
-}
-
-int checkboard(void)
-{
-#ifdef	CONFIG_MPXS32V234_R1
-	puts("Board: mpxs32v234-R1\n");
-#elif	defined(CONFIG_MPXS32V234_R2)
-	puts("Board: mpxs32v234-R2\n");
-#else
-	puts("Board: Unknown board\n");
-#endif
-	return 0;
-}
-
-
-#if defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-	ft_cpu_setup(blob, bd);
-	return 0;
-}
-#endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
diff --git a/board/microsys/mpxs32v234/s32v_ocotp.c b/board/microsys/mpxs32v234/s32v_ocotp.c
deleted file mode 100644
index dc43ec00fb..0000000000
--- a/board/microsys/mpxs32v234/s32v_ocotp.c
+++ /dev/null
@@ -1,300 +0,0 @@
-/*
- * (C) Copyright 2017 MicroSys Electronics GmbH
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#include "s32v_ocotp.h"
-#include <asm/io.h>
-#include <linux/errno.h>
-
-#define OCOTP_TIMEOUT 100000
-
-static void clear_mask(u32 *reg, const u32 mask)
-{
-	u32 val = readl(reg);
-	val &= ~mask;
-	writel(val, reg);
-}
-
-static int s32v_ocotp_wait_busy_clear(void)
-{
-	uint32_t reg = 0;
-
-	do {
-		udelay(10);
-		reg = readl(OCOTP_CTRL_REG);
-		reg &= OCOTP_CTRL_BUSY_BIT;
-	} while (reg);
-
-	return 0;
-}
-
-static inline void s32v_ocotp_clear_error(void)
-{
-	clear_mask(OCOTP_CTRL_REG, OCOTP_CTRL_ERROR_BIT);
-}
-
-static void s32v_ocotp_set_addr(u8 addr)
-{
-	/* set address of fuse to read: */
-	u32 reg = readl(OCOTP_CTRL_REG);
-	reg &= ~0xff;
-	reg |= (u32) addr;
-	writel(reg, OCOTP_CTRL_REG);
-}
-
-static int s32v_ocotp_reload_shadows(void)
-{
-	if (s32v_ocotp_wait_busy_clear() != 0)
-		return -EINVAL;
-
-	u32 reg = readl(OCOTP_CTRL_REG);
-	reg |= OCOTP_CTRL_RELOAD_SHADOWS_BIT;
-	s32v_ocotp_wait_busy_clear();
-	return 0;
-}
-
-static int s32v_ocotp_set_timing(void)
-{
-	u32 reg = readl(OCOTP_TIMING_REG);
-	reg &= ~0x3fffff;
-	reg |= (OCOTP_STROBE_READ_TIME << 16) | (OCOTP_RELAX_TIME << 12) \
-			| (OCOTP_STROBE_PROG_TIME);
-
-	writel(reg, OCOTP_TIMING_REG);
-	return 0;
-}
-
-static int s32v_ocotp_prepare(void)
-{
-	udelay(20);
-
-	s32v_ocotp_set_timing();
-
-	/* wait until controller is ready: */
-	if (s32v_ocotp_wait_busy_clear() != 0)
-		return -EINVAL;
-
-	/* clear error flag: */
-	s32v_ocotp_clear_error();
-
-	return 0;
-}
-
-int s32v_ocotp_read_fuse(const u8 addr, u32 *const fuse_word)
-{
-	if (s32v_ocotp_prepare() != 0)
-		return -EIO;
-
-	/* set address of fuse to read: */
-	s32v_ocotp_set_addr(addr);
-
-	/* initiate read to OTP: */
-	u32 reg = readl(OCOTP_READ_CTRL_REG);
-	reg |= OCOTP_READ_CTRL_READ_FUSE_BIT;
-	writel(reg, OCOTP_READ_CTRL_REG);
-
-	/* check for error first: */
-	reg = readl(OCOTP_CTRL_REG);
-	if (reg & OCOTP_CTRL_ERROR_BIT)
-		/* read from read-protected fuse */
-		return -EINVAL;
-
-	/* wait until controller is ready: */
-	if (s32v_ocotp_wait_busy_clear() != 0)
-		return -EIO;
-
-	*fuse_word = readl(OCOTP_READ_FUSE_DATA_REG);
-
-	return 0;
-}
-
-static u8 s32v_ocotp_calc_ecc7(const u32 fuse_word)
-{
-	static const u32 OCOTP_ECC_G[7] = {
-		0xC14840FF,
-		0x2124FF90,
-		0x6CFF0808,
-		0xFF01A444,
-		0x16F092A6,
-		0x101F7161,
-		0x8A820F1B
-	};
-
-	int i, j;
-	u32 ecc = 0;
-	u32 res;
-	u8 ecc7 = 0;
-
-	for (i = 0; i < 7; i++) {
-		ecc = fuse_word & OCOTP_ECC_G[i];
-		res = (ecc & BIT(0)) ^ ((ecc & BIT(1)) >> 1);
-
-		for (j = 2; j < 32; j++)
-			res = res ^ ((ecc & BIT(j)) >> j);
-
-		ecc7 += res << i;
-	}
-
-	return ecc7 & 0x7f;
-}
-
-static int s32v_ocotp_burn_fuse(const u8 addr, const u32 fuse_word)
-{
-	if (s32v_ocotp_prepare() != 0)
-		return -EIO;
-
-	/* set address of fuse to write: */
-	s32v_ocotp_set_addr(addr);
-
-	/* unlock fuse write: */
-	u32 reg = readl(OCOTP_CTRL_REG);
-	reg &= ~OCOTP_CTRL_WR_UNLOCK_MASK;
-	reg |= OCOTP_CTRL_WR_UNLOCK_CODE;
-	writel(reg, OCOTP_CTRL_REG);
-
-	/* write the data: */
-	writel(fuse_word, OCOTP_DATA_REG);
-
-	/* wait until controller is ready: */
-	if (s32v_ocotp_wait_busy_clear() != 0) {
-		s32v_ocotp_set_addr(0);
-		return -EIO;
-	}
-
-	int i;
-	for (i = 0; i < 0xfff; i++)
-		__asm__("nop");
-
-	s32v_ocotp_set_addr(0);
-
-	return 0;
-}
-
-int s32v_ocotp_write_fuse(const u8 addr, const u32 fuse_word)
-{
-	if (addr >= BANKWORD2ADDR(6, 3))
-		return -EINVAL;
-
-	/* nothing to program */
-	if (fuse_word == 0)
-		return 0;
-
-	const u32 shadow = ADDR2SHADOW(addr);
-
-	const u32 shdw_fuse = readl(OCOTP_REG(shadow));
-	u32 fuse = shdw_fuse;
-
-	/*
-	 * Check if operation is possible:
-	 */
-
-	/* all bits already set in fuse */
-	u32 tmp = fuse & fuse_word;
-	/* all bits that should be added */
-	tmp = ~tmp & fuse_word;
-	/* no bit to add */
-	if (tmp == 0)
-		return -EIO;
-
-	fuse |= tmp;
-	writel(fuse, OCOTP_REG(shadow));
-
-	u8 ecc7 = s32v_ocotp_calc_ecc7(fuse);
-
-	u32 ecc_fuse = (addr / 4) * 16 + OCOTP_ECC_FUSE0_OFFSET;
-	const u32 ecc_byte = addr % 4;
-
-	/*
-	 * Check ECC:
-	 */
-	const u32 shdw_ecc = readl(OCOTP_REG(ecc_fuse));
-	u32 ecc = shdw_ecc;
-
-	/* bit 7 enables ECC for the word */
-	ecc7 |= BIT(7);
-	ecc &= ~(0xffUL << (ecc_byte*8));
-	ecc |= ((u32)ecc7 << (ecc_byte*8));
-	writel(ecc, OCOTP_REG(ecc_fuse));
-
-	const u32 sec1 = readl(OCOTP_SEC1_REG);
-	const u32 dec1 = readl(OCOTP_DEC1_REG);
-	const u32 sec0 = readl(OCOTP_SEC0_REG);
-	const u32 dec0 = readl(OCOTP_DEC0_REG);
-
-	/*
-	 * Now check for ECC single-bit and double-bit error:
-	 */
-	u32 bit_no = addr;
-	if (bit_no <= 31) {
-		if (sec0 & BIT(bit_no)) {
-			puts("Error: single-bit error indicated!\n");
-			writel(shdw_fuse, OCOTP_REG(shadow));
-			writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-			s32v_ocotp_reload_shadows();
-			return -EIO;
-		}
-		if (dec0 & BIT(bit_no)) {
-			writel(shdw_fuse, OCOTP_REG(shadow));
-			writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-			s32v_ocotp_reload_shadows();
-			puts("Error: double-bit error indicated!\n");
-			return -EIO;
-		}
-	} else {
-		bit_no -= 32;
-		if (sec1 & BIT(bit_no)) {
-			writel(shdw_fuse, OCOTP_REG(shadow));
-			writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-			s32v_ocotp_reload_shadows();
-			puts("Error: single-bit error indicated!\n");
-			return -EIO;
-		}
-		if (dec1 & BIT(bit_no)) {
-			writel(shdw_fuse, OCOTP_REG(shadow));
-			writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-			s32v_ocotp_reload_shadows();
-			puts("Error: double-bit error indicated!\n");
-			return -EIO;
-		}
-	}
-
-	/* Burn the fuse: */
-	if (s32v_ocotp_burn_fuse(addr, tmp) != 0) {
-		writel(shdw_fuse, OCOTP_REG(shadow));
-		writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-		s32v_ocotp_reload_shadows();
-		printf("Error: cannot burn fuse at 0x%02x!\n", addr);
-		return -EIO;
-	}
-
-	/* Burn the redundant fuse: */
-	if (s32v_ocotp_burn_fuse(REDUNDANTADDR(addr), tmp) != 0) {
-		writel(shdw_fuse, OCOTP_REG(shadow));
-		writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-		s32v_ocotp_reload_shadows();
-		printf("Error: cannot burn redundant fuse at 0x%02x!\n"
-			, REDUNDANTADDR(addr));
-		return -EIO;
-	}
-
-	/*
-	 * ECC fuse block starts at bank 6,3 == 0x33
-	 */
-
-	/* Burn the ECC into its fuse: */
-	ecc_fuse = (addr / 4) + BANKWORD2ADDR(6, 3);
-	ecc &= (0xffUL << (ecc_byte*8));
-	if (s32v_ocotp_burn_fuse(ecc_fuse, ecc) != 0) {
-		writel(shdw_fuse, OCOTP_REG(shadow));
-		writel(shdw_ecc, OCOTP_REG(ecc_fuse));
-		s32v_ocotp_reload_shadows();
-		printf("Error: cannot burn ECC fuse at 0x%02x!\n", ecc_fuse);
-		return -EIO;
-	}
-
-	/* TODO: set lock on fuse */
-
-	return 0;
-}
diff --git a/board/microsys/mpxs32v234/s32v_ocotp.h b/board/microsys/mpxs32v234/s32v_ocotp.h
deleted file mode 100644
index dc89f05bea..0000000000
--- a/board/microsys/mpxs32v234/s32v_ocotp.h
+++ /dev/null
@@ -1,57 +0,0 @@
-/*
- * (C) Copyright 2017 MicroSys Electronics GmbH
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef S32V_OCOTP_H
-#define S32V_OCOTP_H
-
-#include <common.h>
-#include <asm/arch/cse.h>
-
-#define OCOTP_REG(OFF) ((u32 *)(OCOTP_BASE_ADDR + (OFF)))
-
-#define OCOTP_ECC_FUSE0_OFFSET   0x730
-
-#define OCOTP_CTRL_REG           OCOTP_REG(0x00)
-#define OCOTP_TIMING_REG         OCOTP_REG(0x10)
-#define OCOTP_DATA_REG           OCOTP_REG(0x20)
-#define OCOTP_READ_CTRL_REG      OCOTP_REG(0x30)
-#define OCOTP_READ_FUSE_DATA_REG OCOTP_REG(0x40)
-#define OCOTP_LOCK_REG           OCOTP_REG(0x400)
-#define OCOTP_SEC0_REG           OCOTP_REG(0xc00)
-#define OCOTP_SEC1_REG           OCOTP_REG(0xc10)
-#define OCOTP_DEC0_REG           OCOTP_REG(0xc20)
-#define OCOTP_DEC1_REG           OCOTP_REG(0xc30)
-
-#define OCOTP_CTRL_BUSY_BIT           BIT(8)
-#define OCOTP_CTRL_ERROR_BIT          BIT(9)
-#define OCOTP_CTRL_RELOAD_SHADOWS_BIT BIT(10)
-#define OCOTP_READ_CTRL_READ_FUSE_BIT BIT(0)
-#define OCOTP_CTRL_WR_UNLOCK_MASK     (0xffffUL << 16)
-#define OCOTP_CTRL_WR_UNLOCK_CODE     (0x3e77UL << 16)
-
-#define OCOTP_STROBE_READ_TIME  31
-#define OCOTP_RELAX_TIME        2
-#define OCOTP_STROBE_PROG_TIME  1600
-
-#define BANKWORD2ADDR(BANK, WORD)   ((BANK)*8+(WORD))
-#define ADDR2SHADOW(ADDR)           ((ADDR)*16+0x400)
-#define BANKWORD2SHADOW(BANK, WORD) (ADDR2SHADOW(BANKWORD2ADDR(BANK, WORD)))
-#define REDUNDANTADDR(ADDR)         ((ADDR)+0x40)
-
-#define MAC0ADDR BANKWORD2ADDR(4, 2)
-#define MAC1ADDR BANKWORD2ADDR(4, 3)
-
-#define OCOTP_MAC0_REG OCOTP_REG(ADDR2SHADOW(MAC0ADDR))
-#define OCOTP_MAC1_REG OCOTP_REG(ADDR2SHADOW(MAC1ADDR))
-
-int s32v_ocotp_read_fuse(const u8 addr, u32 *const fuse_word);
-int s32v_ocotp_write_fuse(const u8 addr, const u32 fuse_word);
-
-#ifdef __cplusplus
-} /* extern "C" */
-#endif
-
-#endif /* S32V_OCOTP_H */
-- 
2.17.1

