// Seed: 1609639832
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  if (1'b0) begin : id_6
    initial begin
      id_3 <= id_4 | 1'b0;
    end
  end
  assign id_3 = id_5;
endmodule
