 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : COMMAND_ADDRESS
Version: K-2015.06
Date   : Mon Apr 11 15:47:37 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_pattern_reg[3]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U148/Y (AND2X12M)                        0.20       1.41 r
  U170/Y (NAND2X8M)                        0.10       1.52 f
  U169/Y (CLKNAND2X16M)                    0.14       1.66 r
  U168/Y (AND2X12M)                        0.21       1.87 r
  U239/Y (AO21XLM)                         0.54       2.41 r
  pre_pattern_reg[3]/D (DFFRQX2M)          0.00       2.41 r
  data arrival time                                   2.41

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  pre_pattern_reg[3]/CK (DFFRQX2M)         0.00       2.80 r
  library setup time                      -0.39       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_cycle_reg[2]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U148/Y (AND2X12M)                        0.20       1.41 r
  U170/Y (NAND2X8M)                        0.10       1.52 f
  U169/Y (CLKNAND2X16M)                    0.14       1.66 r
  U168/Y (AND2X12M)                        0.21       1.87 r
  U238/Y (AO21XLM)                         0.54       2.41 r
  pre_cycle_reg[2]/D (DFFRQX2M)            0.00       2.41 r
  data arrival time                                   2.41

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  pre_cycle_reg[2]/CK (DFFRQX2M)           0.00       2.80 r
  library setup time                      -0.39       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: operation_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.39       0.39 r
  U186/Y (INVX10M)                         0.12       0.51 f
  U194/Y (CLKINVX40M)                      0.10       0.61 r
  U208/Y (OR3X2M)                          0.75       1.36 r
  U201/Y (INVX14M)                         0.30       1.66 f
  U200/Y (OAI22X1M)                        0.70       2.36 r
  operation_reg[0]/D (DFFRQX2M)            0.00       2.36 r
  data arrival time                                   2.36

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  operation_reg[0]/CK (DFFRQX2M)           0.00       2.80 r
  library setup time                      -0.43       2.37
  data required time                                  2.37
  -----------------------------------------------------------
  data required time                                  2.37
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: operation_reg[3]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.39       0.39 r
  U186/Y (INVX10M)                         0.12       0.51 f
  U194/Y (CLKINVX40M)                      0.10       0.61 r
  U208/Y (OR3X2M)                          0.75       1.36 r
  U201/Y (INVX14M)                         0.30       1.66 f
  U209/Y (MX2XLM)                          0.72       2.38 r
  operation_reg[3]/D (DFFRQX4M)            0.00       2.38 r
  data arrival time                                   2.38

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  operation_reg[3]/CK (DFFRQX4M)           0.00       2.80 r
  library setup time                      -0.38       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: operation_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.39       0.39 r
  U186/Y (INVX10M)                         0.12       0.51 f
  U194/Y (CLKINVX40M)                      0.10       0.61 r
  U208/Y (OR3X2M)                          0.75       1.36 r
  U201/Y (INVX14M)                         0.30       1.66 f
  U202/Y (MX2XLM)                          0.72       2.38 r
  operation_reg[1]/D (DFFRQX2M)            0.00       2.38 r
  data arrival time                                   2.38

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  operation_reg[1]/CK (DFFRQX2M)           0.00       2.80 r
  library setup time                      -0.38       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_cycle_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U147/Y (CLKBUFX12M)                      0.24       1.45 r
  U145/Y (NAND3X6M)                        0.15       1.60 f
  U144/Y (AND2X2M)                         0.40       2.00 f
  U199/Y (CLKMX2X2M)                       0.43       2.43 r
  post_cycle_reg[1]/D (DFFRQX2M)           0.00       2.43 r
  data arrival time                                   2.43

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  post_cycle_reg[1]/CK (DFFRQX2M)          0.00       2.80 r
  library setup time                      -0.33       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_cycle_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U147/Y (CLKBUFX12M)                      0.24       1.45 r
  U145/Y (NAND3X6M)                        0.15       1.60 f
  U144/Y (AND2X2M)                         0.40       2.00 f
  U214/Y (CLKMX2X2M)                       0.43       2.43 r
  post_cycle_reg[0]/D (DFFRQX2M)           0.00       2.43 r
  data arrival time                                   2.43

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  post_cycle_reg[0]/CK (DFFRQX2M)          0.00       2.80 r
  library setup time                      -0.33       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: current_state_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.35       0.35 f
  U186/Y (INVX10M)                         0.18       0.52 r
  U194/Y (CLKINVX40M)                      0.13       0.65 f
  U207/Y (NAND4BBX4M)                      0.42       1.07 f
  U162/Y (CLKINVX16M)                      0.35       1.43 r
  U174/Y (AND3X6M)                         0.31       1.73 r
  U261/Y (NAND4X2M)                        0.39       2.13 f
  U198/Y (OAI211X2M)                       0.41       2.54 r
  current_state_reg[0]/D (DFFRHQX8M)       0.00       2.54 r
  data arrival time                                   2.54

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       2.80 r
  library setup time                      -0.22       2.58
  data required time                                  2.58
  -----------------------------------------------------------
  data required time                                  2.58
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: operation_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[3]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  operation_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  operation_reg[1]/Q (DFFRQX2M)            0.84       0.84 f
  U221/Y (INVX2M)                          0.53       1.36 r
  U206/Y (NAND3X1M)                        0.56       1.93 f
  U193/Y (MXI2X2M)                         0.51       2.44 r
  burst_length_new_reg[3]/D (DFFRX1M)      0.00       2.44 r
  data arrival time                                   2.44

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  burst_length_new_reg[3]/CK (DFFRX1M)     0.00       2.80 r
  library setup time                      -0.32       2.48
  data required time                                  2.48
  -----------------------------------------------------------
  data required time                                  2.48
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: default_sel_reg
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_sel_reg_reg
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  default_sel_reg/CK (DFFRHQX4M)                          0.00       0.00 r
  default_sel_reg/Q (DFFRHQX4M)                           0.55       0.55 r
  U182/Y (NAND2BX8M)                                      0.52       1.07 r
  U187/Y (NAND2X2M)                                       0.52       1.59 f
  U152/Y (INVX4M)                                         0.26       1.85 r
  U190/Y (AOI32X2M)                                       0.24       2.09 f
  U178/Y (INVX2M)                                         0.34       2.42 r
  burst_length_sel_reg_reg/D (DFFRQX4M)                   0.00       2.42 r
  data arrival time                                                  2.42

  clock i_clock (rise edge)                               3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.20       2.80
  burst_length_sel_reg_reg/CK (DFFRQX4M)                  0.00       2.80 r
  library setup time                                     -0.33       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[5]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U147/Y (CLKBUFX12M)                      0.24       1.45 r
  U191/Y (NAND3X3M)                        0.23       1.67 f
  U185/Y (AND2X8M)                         0.38       2.05 f
  U180/Y (MXI2X2M)                         0.37       2.42 r
  burst_length_new_reg[5]/D (DFFRX1M)      0.00       2.42 r
  data arrival time                                   2.42

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  burst_length_new_reg[5]/CK (DFFRX1M)     0.00       2.80 r
  library setup time                      -0.32       2.48
  data required time                                  2.48
  -----------------------------------------------------------
  data required time                                  2.48
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[4]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U147/Y (CLKBUFX12M)                      0.24       1.45 r
  U191/Y (NAND3X3M)                        0.23       1.67 f
  U185/Y (AND2X8M)                         0.38       2.05 f
  U192/Y (MXI2X2M)                         0.37       2.42 r
  burst_length_new_reg[4]/D (DFFRX1M)      0.00       2.42 r
  data arrival time                                   2.42

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  burst_length_new_reg[4]/CK (DFFRX1M)     0.00       2.80 r
  library setup time                      -0.32       2.48
  data required time                                  2.48
  -----------------------------------------------------------
  data required time                                  2.48
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: current_state_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.35       0.35 f
  U186/Y (INVX10M)                         0.18       0.52 r
  U194/Y (CLKINVX40M)                      0.13       0.65 f
  U207/Y (NAND4BBX4M)                      0.42       1.07 f
  U162/Y (CLKINVX16M)                      0.35       1.43 r
  U174/Y (AND3X6M)                         0.31       1.73 r
  U224/Y (AND4X2M)                         0.36       2.09 r
  U222/Y (OAI21BX1M)                       0.41       2.50 r
  current_state_reg[1]/D (DFFRHQX4M)       0.00       2.50 r
  data arrival time                                   2.50

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       2.80 r
  library setup time                      -0.23       2.57
  data required time                                  2.57
  -----------------------------------------------------------
  data required time                                  2.57
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: operation_reg[7]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.39       0.39 r
  U186/Y (INVX10M)                         0.12       0.51 f
  U194/Y (CLKINVX40M)                      0.10       0.61 r
  U208/Y (OR3X2M)                          0.75       1.36 r
  U201/Y (INVX14M)                         0.30       1.66 f
  U82/Y (OAI22X1M)                         0.70       2.36 r
  operation_reg[7]/D (DFFRX1M)             0.00       2.36 r
  data arrival time                                   2.36

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  operation_reg[7]/CK (DFFRX1M)            0.00       2.80 r
  library setup time                      -0.37       2.43
  data required time                                  2.43
  -----------------------------------------------------------
  data required time                                  2.43
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: mode_register_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[2]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mode_register_reg[1]/CK (DFFRX1M)                       0.00       0.00 r
  mode_register_reg[1]/Q (DFFRX1M)                        1.04       1.04 r
  U150/Y (NOR2X6M)                                        0.27       1.31 f
  U191/Y (NAND3X3M)                                       0.28       1.59 r
  U185/Y (AND2X8M)                                        0.44       2.03 r
  U232/Y (AND2X2M)                                        0.35       2.38 r
  burst_length_new_reg[2]/D (DFFRQX2M)                    0.00       2.38 r
  data arrival time                                                  2.38

  clock i_clock (rise edge)                               3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.20       2.80
  burst_length_new_reg[2]/CK (DFFRQX2M)                   0.00       2.80 r
  library setup time                                     -0.33       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: mode_register_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mode_register_reg[1]/CK (DFFRX1M)                       0.00       0.00 r
  mode_register_reg[1]/Q (DFFRX1M)                        1.04       1.04 r
  U150/Y (NOR2X6M)                                        0.27       1.31 f
  U191/Y (NAND3X3M)                                       0.28       1.59 r
  U185/Y (AND2X8M)                                        0.44       2.03 r
  U231/Y (AND2X2M)                                        0.35       2.38 r
  burst_length_new_reg[1]/D (DFFRQX2M)                    0.00       2.38 r
  data arrival time                                                  2.38

  clock i_clock (rise edge)                               3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.20       2.80
  burst_length_new_reg[1]/CK (DFFRQX2M)                   0.00       2.80 r
  library setup time                                     -0.33       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: mode_register_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_new_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mode_register_reg[1]/CK (DFFRX1M)                       0.00       0.00 r
  mode_register_reg[1]/Q (DFFRX1M)                        1.04       1.04 r
  U150/Y (NOR2X6M)                                        0.27       1.31 f
  U191/Y (NAND3X3M)                                       0.28       1.59 r
  U185/Y (AND2X8M)                                        0.44       2.03 r
  U230/Y (AND2X2M)                                        0.35       2.38 r
  burst_length_new_reg[0]/D (DFFRQX2M)                    0.00       2.38 r
  data arrival time                                                  2.38

  clock i_clock (rise edge)                               3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.20       2.80
  burst_length_new_reg[0]/CK (DFFRQX2M)                   0.00       2.80 r
  library setup time                                     -0.33       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_cycle_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX4M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX4M)       0.44       0.44 r
  U195/Y (INVX20M)                         0.13       0.57 f
  U173/Y (NAND2BX8M)                       0.23       0.80 f
  U196/Y (OR2X12M)                         0.20       1.00 f
  U149/Y (NOR2X12M)                        0.21       1.21 r
  U148/Y (AND2X12M)                        0.20       1.41 r
  U170/Y (NAND2X8M)                        0.10       1.52 f
  U169/Y (CLKNAND2X16M)                    0.14       1.66 r
  U146/Y (CLKINVX40M)                      0.19       1.85 f
  U166/Y (MX2X1M)                          0.49       2.34 r
  pre_cycle_reg[1]/D (DFFRQX2M)            0.00       2.34 r
  data arrival time                                   2.34

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  pre_cycle_reg[1]/CK (DFFRQX2M)           0.00       2.80 r
  library setup time                      -0.35       2.45
  data required time                                  2.45
  -----------------------------------------------------------
  data required time                                  2.45
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: mode_register_reg[6]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: DRAM_CRC_en_reg
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[6]/CK (DFFRHQX2M)      0.00       0.00 r
  mode_register_reg[6]/Q (DFFRHQX2M)       0.45       0.45 f
  U158/Y (OR3X12M)                         0.35       0.81 f
  U226/Y (OR3X8M)                          0.31       1.11 f
  U159/Y (OR3X6M)                          0.27       1.39 f
  U177/Y (OR2X2M)                          0.28       1.67 f
  U176/Y (AND2X2M)                         0.28       1.95 f
  U175/Y (MX2X2M)                          0.39       2.34 r
  DRAM_CRC_en_reg/D (DFFRQX2M)             0.00       2.34 r
  data arrival time                                   2.34

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  DRAM_CRC_en_reg/CK (DFFRQX2M)            0.00       2.80 r
  library setup time                      -0.33       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: operation_reg[4]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[0]/Q (DFFRHQX8M)       0.39       0.39 r
  U186/Y (INVX10M)                         0.12       0.51 f
  U194/Y (CLKINVX40M)                      0.10       0.61 r
  U208/Y (OR3X2M)                          0.75       1.36 r
  U201/Y (INVX14M)                         0.30       1.66 f
  U203/Y (MX2XLM)                          0.74       2.40 r
  operation_reg[4]/D (DFFRHQX4M)           0.00       2.40 r
  data arrival time                                   2.40

  clock i_clock (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.20       2.80
  operation_reg[4]/CK (DFFRHQX4M)          0.00       2.80 r
  library setup time                      -0.22       2.58
  data required time                                  2.58
  -----------------------------------------------------------
  data required time                                  2.58
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         0.17


1
