Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Mar 10 12:46:58 2021
| Host         : DESKTOP-VC4VFJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_gol_wrapper_timing_summary_routed.rpt -rpx design_gol_wrapper_timing_summary_routed.rpx
| Design       : design_gol_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1841 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 646 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.106     -299.141                     64                 5416        0.038        0.000                      0                 5416        3.000        0.000                       0                  2120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                         ------------       ----------      --------------
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_gol_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_gol_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_gol_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_gol_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.233        0.000                      0                  222        0.154        0.000                      0                  222       15.686        0.000                       0                   233  
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.088        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_gol_clk_wiz_1_0_1                                -5.105     -299.086                     64                 5148        0.112        0.000                      0                 5148        3.750        0.000                       0                  1843  
  clkfbout_design_gol_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_design_gol_clk_wiz_1_0                                  -5.106     -299.141                     64                 5148        0.112        0.000                      0                 5148        3.750        0.000                       0                  1843  
  clkfbout_design_gol_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_gol_clk_wiz_1_0    clk_out1_design_gol_clk_wiz_1_0_1       -5.106     -299.141                     64                 5148        0.038        0.000                      0                 5148  
clk_out1_design_gol_clk_wiz_1_0_1  clk_out1_design_gol_clk_wiz_1_0         -5.106     -299.141                     64                 5148        0.038        0.000                      0                 5148  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.233ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.704ns (22.457%)  route 2.431ns (77.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 20.211 - 16.667 ) 
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179     2.179    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.280 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736     4.016    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y46         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDCE (Prop_fdce_C_Q)         0.456     4.472 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.963     5.435    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][4]
    SLICE_X85Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.559 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.799     6.358    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X85Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.482 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.669     7.151    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    18.560    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.651 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.211    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.411    20.622    
                         clock uncertainty           -0.035    20.586    
    SLICE_X87Y46         FDRE (Setup_fdre_C_CE)      -0.202    20.384    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.384    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 13.233    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.122ns  (logic 0.707ns (22.649%)  route 2.415ns (77.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.721    23.680    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y31         LUT3 (Prop_lut3_I0_O)        0.124    23.804 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.804    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X80Y31         FDCE (Setup_fdce_C_D)        0.029    37.271    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -23.804    
  -------------------------------------------------------------------
                         slack                                 13.467    

Slack (MET) :             13.476ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.114ns  (logic 0.707ns (22.702%)  route 2.407ns (77.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.714    23.673    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y31         LUT6 (Prop_lut6_I0_O)        0.124    23.797 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.797    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X80Y31         FDCE (Setup_fdce_C_D)        0.031    37.273    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                 13.476    

Slack (MET) :             13.485ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.150ns  (logic 0.735ns (23.337%)  route 2.415ns (76.663%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.721    23.680    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y31         LUT3 (Prop_lut3_I0_O)        0.152    23.832 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.832    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X80Y31         FDCE (Setup_fdce_C_D)        0.075    37.317    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                         -23.832    
  -------------------------------------------------------------------
                         slack                                 13.485    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.954ns  (logic 0.707ns (23.932%)  route 2.247ns (76.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 36.869 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.554    23.513    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y32         LUT4 (Prop_lut4_I0_O)        0.124    23.637 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.637    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X81Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551    36.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.411    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X81Y32         FDCE (Setup_fdce_C_D)        0.029    37.273    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -23.637    
  -------------------------------------------------------------------
                         slack                                 13.636    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.982ns  (logic 0.735ns (24.646%)  route 2.247ns (75.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 36.869 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.554    23.513    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y32         LUT5 (Prop_lut5_I0_O)        0.152    23.665 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.665    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X81Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551    36.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.411    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X81Y32         FDCE (Setup_fdce_C_D)        0.075    37.319    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.319    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.638ns  (logic 0.707ns (26.798%)  route 1.931ns (73.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.238    23.197    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.321 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.321    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X84Y31         FDCE (Setup_fdce_C_D)        0.031    37.273    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -23.321    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.569ns  (logic 0.707ns (27.516%)  route 1.862ns (72.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.169    23.128    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.252 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.252    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X84Y31         FDCE (Setup_fdce_C_D)        0.032    37.274    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                         -23.252    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.732ns (28.214%)  route 1.862ns (71.786%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.693    21.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.169    23.128    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y31         LUT5 (Prop_lut5_I0_O)        0.149    23.277 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    36.867    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.411    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X84Y31         FDCE (Setup_fdce_C_D)        0.075    37.317    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                         -23.277    
  -------------------------------------------------------------------
                         slack                                 14.040    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.651ns  (logic 0.707ns (42.819%)  route 0.944ns (57.180%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 36.878 - 33.333 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 20.683 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.736    20.683    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y46         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.459    21.142 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.663    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X87Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.787 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.423    22.210    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X88Y46         LUT6 (Prop_lut6_I1_O)        0.124    22.334 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.334    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X88Y46         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    36.878    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y46         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.447    37.324    
                         clock uncertainty           -0.035    37.289    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)        0.031    37.320    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                         -22.334    
  -------------------------------------------------------------------
                         slack                                 14.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.608    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.073     1.822    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X89Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.867    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X89Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     2.001    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X89Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.380     1.621    
    SLICE_X89Y47         FDCE (Hold_fdce_C_D)         0.092     1.713    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X64Y61         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.739 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.157     1.896    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X66Y61         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.992    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X66Y61         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.378     1.614    
    SLICE_X66Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.731    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.127     1.866    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X71Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.987    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.358     1.629    
    SLICE_X71Y18         FDCE (Hold_fdce_C_D)         0.070     1.699    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.397%)  route 0.128ns (47.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.580     1.599    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y17         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y17         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.128     1.868    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X71Y17         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.844     1.988    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y17         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.358     1.630    
    SLICE_X71Y17         FDCE (Hold_fdce_C_D)         0.070     1.700    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.581     1.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X78Y33         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDCE (Prop_fdce_C_Q)         0.141     1.741 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.853    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X78Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.847     1.991    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X78Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.378     1.613    
    SLICE_X78Y32         FDCE (Hold_fdce_C_D)         0.071     1.684    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X64Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.118     1.857    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X65Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.992    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -0.381     1.611    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.075     1.686    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.857%)  route 0.116ns (45.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.578     1.597    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y18         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.116     1.854    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X69Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.987    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.376     1.611    
    SLICE_X69Y18         FDCE (Hold_fdce_C_D)         0.072     1.683    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X65Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.094     1.833    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X67Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.992    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X67Y61         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.378     1.614    
    SLICE_X67Y61         FDCE (Hold_fdce_C_D)         0.047     1.661    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X67Y61         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.726 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.120     1.846    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X66Y61         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.992    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X66Y61         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.381     1.611    
    SLICE_X66Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.667    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.598    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y18         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.126     1.865    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X72Y19         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.987    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y19         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.376     1.611    
    SLICE_X72Y19         FDCE (Hold_fdce_C_D)         0.070     1.681    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X67Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X65Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X65Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y62   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X66Y62   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X66Y62   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X65Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y61   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y22   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y22   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y22   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y22   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y23   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y31   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y30   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y31   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y48   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y48   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y25   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y35   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y33   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.263ns  (logic 1.297ns (20.709%)  route 4.966ns (79.291%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 37.509 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.970    26.742    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.326    27.068 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.672    27.740    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X70Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.547    37.509    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.560    38.069    
                         clock uncertainty           -0.035    38.033    
    SLICE_X70Y32         FDCE (Setup_fdce_C_CE)      -0.205    37.828    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.828    
                         arrival time                         -27.740    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.263ns  (logic 1.297ns (20.709%)  route 4.966ns (79.291%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 37.509 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.970    26.742    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.326    27.068 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.672    27.740    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X70Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.547    37.509    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y32         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.560    38.069    
                         clock uncertainty           -0.035    38.033    
    SLICE_X70Y32         FDCE (Setup_fdce_C_CE)      -0.205    37.828    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.828    
                         arrival time                         -27.740    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.684ns  (logic 1.297ns (22.818%)  route 4.387ns (77.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 37.505 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    27.161    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.543    37.505    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.560    38.065    
                         clock uncertainty           -0.035    38.029    
    SLICE_X79Y26         FDCE (Setup_fdce_C_CE)      -0.205    37.824    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -27.161    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.684ns  (logic 1.297ns (22.818%)  route 4.387ns (77.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 37.505 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    27.161    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.543    37.505    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.560    38.065    
                         clock uncertainty           -0.035    38.029    
    SLICE_X79Y26         FDCE (Setup_fdce_C_CE)      -0.205    37.824    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -27.161    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.684ns  (logic 1.297ns (22.818%)  route 4.387ns (77.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 37.505 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    27.161    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.543    37.505    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.560    38.065    
                         clock uncertainty           -0.035    38.029    
    SLICE_X79Y26         FDCE (Setup_fdce_C_CE)      -0.205    37.824    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -27.161    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.684ns  (logic 1.297ns (22.818%)  route 4.387ns (77.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 37.505 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    27.161    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.543    37.505    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y26         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.560    38.065    
                         clock uncertainty           -0.035    38.029    
    SLICE_X79Y26         FDCE (Setup_fdce_C_CE)      -0.205    37.824    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                         -27.161    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.676ns  (logic 1.297ns (22.851%)  route 4.379ns (77.149%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 37.512 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.060    27.153    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X89Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    37.512    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X89Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.560    38.072    
                         clock uncertainty           -0.035    38.036    
    SLICE_X89Y31         FDCE (Setup_fdce_C_CE)      -0.205    37.831    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.831    
                         arrival time                         -27.153    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.328ns  (logic 1.297ns (24.344%)  route 4.031ns (75.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 37.510 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.712    26.805    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X77Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.548    37.510    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X77Y31         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.560    38.070    
                         clock uncertainty           -0.035    38.034    
    SLICE_X77Y31         FDCE (Setup_fdce_C_CE)      -0.205    37.829    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.829    
                         arrival time                         -26.805    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.284ns  (logic 1.297ns (24.544%)  route 3.987ns (75.457%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 37.570 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.669    26.762    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X90Y29         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.608    37.570    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y29         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.560    38.130    
                         clock uncertainty           -0.035    38.094    
    SLICE_X90Y29         FDCE (Setup_fdce_C_CE)      -0.169    37.925    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.925    
                         arrival time                         -26.762    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.195ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.162ns  (logic 1.297ns (25.126%)  route 3.865ns (74.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 37.515 - 33.333 ) 
    Source Clock Delay      (SCD):    4.811ns = ( 21.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.973    19.639    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.740 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.737    21.477    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.459    21.936 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.315    23.251    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X87Y44         LUT3 (Prop_lut3_I2_O)        0.152    23.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           1.008    24.412    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X87Y43         LUT4 (Prop_lut4_I2_O)        0.360    24.772 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    25.767    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X87Y32         LUT5 (Prop_lut5_I3_O)        0.326    26.093 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.547    26.639    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y33         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.538    35.871    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.962 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.553    37.515    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y33         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.560    38.075    
                         clock uncertainty           -0.035    38.039    
    SLICE_X87Y33         FDCE (Setup_fdce_C_CE)      -0.205    37.834    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.834    
                         arrival time                         -26.639    
  -------------------------------------------------------------------
                         slack                                 11.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245     1.245    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.271 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.610     1.880    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X90Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44         FDCE (Prop_fdce_C_Q)         0.164     2.044 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     2.218    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X90Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.263 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.263    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X90Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434     1.434    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.463 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.879     2.342    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X90Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.461     1.880    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.120     2.000    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245     1.245    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.271 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.858    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDCE (Prop_fdce_C_Q)         0.164     2.022 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     2.256    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X86Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.301 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.301    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434     1.434    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.463 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.856     2.319    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.460     1.858    
    SLICE_X86Y44         FDCE (Hold_fdce_C_D)         0.121     1.979    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.171%)  route 0.241ns (55.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 18.985 - 16.667 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 18.524 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.587    18.524    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X84Y45         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDCE (Prop_fdce_C_Q)         0.146    18.670 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.241    18.911    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X84Y45         LUT1 (Prop_lut1_I0_O)        0.045    18.956 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.956    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X84Y45         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.856    18.985    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X84Y45         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.461    18.524    
    SLICE_X84Y45         FDCE (Hold_fdce_C_D)         0.098    18.622    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.622    
                         arrival time                          18.956    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.577ns  (logic 0.212ns (36.741%)  route 0.365ns (63.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 18.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.123    19.100    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.857    18.986    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.794    
    SLICE_X84Y47         FDCE (Hold_fdce_C_CE)       -0.032    18.762    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.762    
                         arrival time                          19.100    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.577ns  (logic 0.212ns (36.741%)  route 0.365ns (63.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 18.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.123    19.100    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.857    18.986    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.794    
    SLICE_X84Y47         FDCE (Hold_fdce_C_CE)       -0.032    18.762    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.762    
                         arrival time                          19.100    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.577ns  (logic 0.212ns (36.741%)  route 0.365ns (63.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 18.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.123    19.100    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.857    18.986    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.794    
    SLICE_X84Y47         FDCE (Hold_fdce_C_CE)       -0.032    18.762    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.762    
                         arrival time                          19.100    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.577ns  (logic 0.212ns (36.741%)  route 0.365ns (63.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 18.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.123    19.100    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.857    18.986    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.794    
    SLICE_X84Y47         FDCE (Hold_fdce_C_CE)       -0.032    18.762    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.762    
                         arrival time                          19.100    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.245ns (50.119%)  route 0.244ns (49.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245     1.245    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.271 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.858    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDCE (Prop_fdce_C_Q)         0.148     2.006 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     2.250    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X86Y44         LUT3 (Prop_lut3_I2_O)        0.097     2.347 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.347    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434     1.434    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.463 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.856     2.319    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y44         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.460     1.858    
    SLICE_X86Y44         FDCE (Hold_fdce_C_D)         0.131     1.989    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.266%)  route 0.425ns (66.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 18.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    19.160    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X85Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.857    18.986    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y47         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.794    
    SLICE_X85Y47         FDCE (Hold_fdce_C_CE)       -0.032    18.762    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.762    
                         arrival time                          19.160    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.648ns  (logic 0.212ns (32.724%)  route 0.436ns (67.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 18.985 - 16.667 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 18.523 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.245    17.911    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.937 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.586    18.523    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X82Y50         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.167    18.690 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.242    18.932    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X82Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.977 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.194    19.171    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X83Y46         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.434    18.100    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.129 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.856    18.985    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X83Y46         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.192    18.793    
    SLICE_X83Y46         FDCE (Hold_fdce_C_CE)       -0.032    18.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.761    
                         arrival time                          19.171    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y44   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y26   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y26   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y26   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y26   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X90Y29   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y50   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X86Y47   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y47   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0_1
  To Clock:  clk_out1_design_gol_clk_wiz_1_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -5.105ns,  Total Violation     -299.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.105ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 6.426ns (43.431%)  route 8.370ns (56.569%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.739    13.918    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.552     8.479    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/C
                         clock pessimism              0.577     9.055    
                         clock uncertainty           -0.074     8.982    
    SLICE_X86Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.813    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                 -5.105    

Slack (VIOLATED) :        -4.953ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 6.426ns (43.974%)  route 8.187ns (56.026%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.556    13.736    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X87Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.783    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 -4.953    

Slack (VIOLATED) :        -4.917ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 6.426ns (43.982%)  route 8.184ns (56.018%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.553    13.733    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.554     8.481    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/C
                         clock pessimism              0.614     9.094    
                         clock uncertainty           -0.074     9.021    
    SLICE_X84Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.816    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                 -4.917    

Slack (VIOLATED) :        -4.912ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 6.426ns (43.995%)  route 8.180ns (56.005%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.549    13.729    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.555     8.482    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/C
                         clock pessimism              0.614     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X84Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.817    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -4.912    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.005%)  route 8.177ns (55.995%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.725    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.556     8.483    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/C
                         clock pessimism              0.614     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X85Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.819    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.819    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.819    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.819    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.819    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_gol_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_gol_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_gol_clk_wiz_1_0_1
  To Clock:  clkfbout_design_gol_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_gol_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_gol_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0
  To Clock:  clk_out1_design_gol_clk_wiz_1_0

Setup :           64  Failing Endpoints,  Worst Slack       -5.106ns,  Total Violation     -299.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 6.426ns (43.431%)  route 8.370ns (56.569%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.739    13.918    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.552     8.479    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/C
                         clock pessimism              0.577     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X86Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.812    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -4.954ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 6.426ns (43.974%)  route 8.187ns (56.026%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.556    13.736    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X87Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.782    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 -4.954    

Slack (VIOLATED) :        -4.918ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 6.426ns (43.982%)  route 8.184ns (56.018%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.553    13.733    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.554     8.481    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/C
                         clock pessimism              0.614     9.094    
                         clock uncertainty           -0.074     9.020    
    SLICE_X84Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.815    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                 -4.918    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 6.426ns (43.995%)  route 8.180ns (56.005%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.549    13.729    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.555     8.482    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/C
                         clock pessimism              0.614     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X84Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.816    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.005%)  route 8.177ns (55.995%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.725    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.556     8.483    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/C
                         clock pessimism              0.614     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X85Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.817    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.277    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_gol_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4      design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_gol_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y20     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_gol_clk_wiz_1_0
  To Clock:  clkfbout_design_gol_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_gol_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_gol_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0
  To Clock:  clk_out1_design_gol_clk_wiz_1_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -5.106ns,  Total Violation     -299.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 6.426ns (43.431%)  route 8.370ns (56.569%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.739    13.918    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.552     8.479    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/C
                         clock pessimism              0.577     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X86Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.812    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -4.954ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 6.426ns (43.974%)  route 8.187ns (56.026%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.556    13.736    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X87Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.782    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 -4.954    

Slack (VIOLATED) :        -4.918ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 6.426ns (43.982%)  route 8.184ns (56.018%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.553    13.733    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.554     8.481    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/C
                         clock pessimism              0.614     9.094    
                         clock uncertainty           -0.074     9.020    
    SLICE_X84Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.815    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                 -4.918    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 6.426ns (43.995%)  route 8.180ns (56.005%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.549    13.729    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.555     8.482    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/C
                         clock pessimism              0.614     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X84Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.816    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.005%)  route 8.177ns (55.995%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.725    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.556     8.483    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/C
                         clock pessimism              0.614     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X85Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.817    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.511    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.511    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0_1
  To Clock:  clk_out1_design_gol_clk_wiz_1_0

Setup :           64  Failing Endpoints,  Worst Slack       -5.106ns,  Total Violation     -299.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 6.426ns (43.431%)  route 8.370ns (56.569%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.739    13.918    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.552     8.479    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y32         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]/C
                         clock pessimism              0.577     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X86Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.812    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -4.954ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 6.426ns (43.974%)  route 8.187ns (56.026%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.556    13.736    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X87Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X87Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.782    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 -4.954    

Slack (VIOLATED) :        -4.918ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 6.426ns (43.982%)  route 8.184ns (56.018%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.553    13.733    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.554     8.481    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y36         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]/C
                         clock pessimism              0.614     9.094    
                         clock uncertainty           -0.074     9.020    
    SLICE_X84Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.815    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                 -4.918    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 6.426ns (43.995%)  route 8.180ns (56.005%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.549    13.729    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.555     8.482    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X84Y37         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]/C
                         clock pessimism              0.614     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X84Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.816    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.005%)  route 8.177ns (55.995%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.725    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.556     8.483    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X85Y38         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]/C
                         clock pessimism              0.614     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X85Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.817    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[24]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[25]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[26]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[30]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 6.426ns (44.004%)  route 8.177ns (55.996%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.734    -0.878    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]/Q
                         net (fo=23, routed)          0.994     0.635    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[6]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.759 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5/O
                         net (fo=1, routed)           0.000     0.759    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_i_5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.160 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__1_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8_carry__2/CO[3]
                         net (fo=261, routed)         0.984     2.486    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re8
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_11/O
                         net (fo=7, routed)           0.612     3.222    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re6[1]
    SLICE_X89Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4/O
                         net (fo=1, routed)           0.336     3.682    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_i_4_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.208 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__1_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.430 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2/O[0]
                         net (fo=3, routed)           1.124     5.554    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__74_carry__2_n_7
    SLICE_X90Y30         LUT6 (Prop_lut6_I0_O)        0.299     5.853 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.853    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_i_7_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.386 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.386    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3/O[2]
                         net (fo=2, routed)           0.447     7.072    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__320_carry__3_n_5
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.301     7.373 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4/O
                         net (fo=2, routed)           0.812     8.185    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_i_4_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.711 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.711    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.825    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__2_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__3_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.161 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4/O[0]
                         net (fo=1, routed)           0.594     9.755    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__409_carry__4_n_7
    SLICE_X90Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    10.306 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry/O[0]
                         net (fo=1, routed)           0.811    11.117    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__459_carry_n_7
    SLICE_X84Y39         LUT4 (Prop_lut4_I3_O)        0.295    11.412 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.412    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_i_5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.836 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0/O[1]
                         net (fo=2, routed)           0.653    12.490    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re5__465_carry__0_n_6
    SLICE_X83Y39         LUT5 (Prop_lut5_I0_O)        0.303    12.793 f  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5/O
                         net (fo=1, routed)           0.263    13.055    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_5_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.179 r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2/O
                         net (fo=32, routed)          0.546    13.726    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re[0]_i_2_n_0
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        1.558     8.485    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X86Y40         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]/C
                         clock pessimism              0.577     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X86Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.818    design_gol_i/game_of_life_0/U0/CACORE/cnt_cell_re_reg[7]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.416%)  route 0.294ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.294    -0.165    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.845    -0.840    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y20         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X82Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.511    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.296%)  route 0.296ns (67.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.579    -0.600    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y19         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.296    -0.163    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1841, routed)        0.846    -0.839    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X82Y19         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.511    
    SLICE_X82Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.202    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.039    





