\hypertarget{struct_s_p_i___type_def}{}\section{S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}{C\+R\+C\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}{R\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}{T\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}{I2\+S\+C\+F\+GR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}{I2\+S\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}{R\+E\+S\+E\+R\+V\+E\+D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

Definition at line 842 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}\label{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R1}

S\+PI control register 1 (not used in I2S mode), Address offset\+: 0x00 

Definition at line 844 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}\label{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R2}

S\+PI control register 2, Address offset\+: 0x04 

Definition at line 846 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}\label{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R\+C\+PR@{C\+R\+C\+PR}}
\index{C\+R\+C\+PR@{C\+R\+C\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R\+C\+PR}{CRCPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R\+C\+PR}

S\+PI C\+RC polynomial register (not used in I2S mode), Address offset\+: 0x10 

Definition at line 852 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}\label{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

S\+PI data register, Address offset\+: 0x0C 

Definition at line 850 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}\label{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}}
\index{I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I2\+S\+C\+F\+GR}{I2SCFGR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+S\+C\+F\+GR}

S\+P\+I\+\_\+\+I2S configuration register, Address offset\+: 0x1C 

Definition at line 858 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}\label{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+PR@{I2\+S\+PR}}
\index{I2\+S\+PR@{I2\+S\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I2\+S\+PR}{I2SPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+S\+PR}

S\+P\+I\+\_\+\+I2S prescaler register, Address offset\+: 0x20 

Definition at line 860 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}\label{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line 845 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line 847 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}\label{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line 849 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}\label{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line 851 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}\label{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line 853 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}\label{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line 855 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}\label{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line 857 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}\label{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line 859 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}\label{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line 861 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}\label{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}}
\index{R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+X\+C\+R\+CR}{RXCRCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t R\+X\+C\+R\+CR}

S\+PI RX C\+RC register (not used in I2S mode), Address offset\+: 0x14 

Definition at line 854 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}\label{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

S\+PI status register, Address offset\+: 0x08 

Definition at line 848 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}\label{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}}
\index{T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+X\+C\+R\+CR}{TXCRCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t T\+X\+C\+R\+CR}

S\+PI TX C\+RC register (not used in I2S mode), Address offset\+: 0x18 

Definition at line 856 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
