Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\nios.qsys --block-symbol-file --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\nios --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/nios.qsys
Progress: Reading input file
Progress: Adding Buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Buttons
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SDRAM_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module SDRAM_Clk
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding Subsystem_0 [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Subsystem_0
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Timer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding red_leds [altera_avalon_pio 18.1]
Progress: Parameterizing module red_leds
Progress: Adding seven_seg_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_3
Progress: Adding seven_seg_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_4
Progress: Adding seven_seg_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_5
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.Buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.SDRAM_Clk: Refclk Freq: 50.0
Info: nios.Subsystem_0.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios.Subsystem_0.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios.Subsystem_0.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\nios.qsys --synthesis=VERILOG --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\nios\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/nios.qsys
Progress: Reading input file
Progress: Adding Buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Buttons
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SDRAM_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module SDRAM_Clk
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding Subsystem_0 [VGA_Subsystem 1.0]
Progress: Parameterizing module Subsystem_0
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Timer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding red_leds [altera_avalon_pio 18.1]
Progress: Parameterizing module red_leds
Progress: Adding seven_seg_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_3
Progress: Adding seven_seg_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_4
Progress: Adding seven_seg_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_5
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.Buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.SDRAM_Clk: Refclk Freq: 50.0
Info: nios.Subsystem_0.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios.Subsystem_0.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios.Subsystem_0.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: Buttons: Starting RTL generation for module 'nios_Buttons'
Info: Buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_Buttons --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0002_Buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0002_Buttons_gen//nios_Buttons_component_configuration.pl  --do_build_sim=0  ]
Info: Buttons: Done RTL generation for module 'nios_Buttons'
Info: Buttons: "nios" instantiated altera_avalon_pio "Buttons"
Info: JTAG: Starting RTL generation for module 'nios_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_JTAG --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0003_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0003_JTAG_gen//nios_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'nios_JTAG'
Info: JTAG: "nios" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOSII: "nios" instantiated altera_nios2_gen2 "NIOSII"
Info: SDRAM: Starting RTL generation for module 'nios_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_SDRAM --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0004_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0004_SDRAM_gen//nios_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_SDRAM'
Info: SDRAM: "nios" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SDRAM_Clk: "nios" instantiated altera_up_avalon_sys_sdram_pll "SDRAM_Clk"
Info: SRAM: Starting RTL generation for module 'nios_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_SRAM --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0005_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0005_SRAM_gen//nios_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'nios_SRAM'
Info: SRAM: "nios" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: Interconnect is inserted between master VGA_Pixel_DMA.avalon_pixel_dma_master and slave VGA_Pixel_RGB_Resampler.avalon_rgb_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_Pixel_DMA.avalon_pixel_dma_master and slave VGA_Pixel_RGB_Resampler.avalon_rgb_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_Pixel_DMA.avalon_pixel_dma_master and slave VGA_Pixel_RGB_Resampler.avalon_rgb_slave because the master has address signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_Pixel_DMA.avalon_pixel_dma_master and slave VGA_Pixel_RGB_Resampler.avalon_rgb_slave because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_Pixel_DMA.avalon_pixel_dma_master and slave VGA_Pixel_RGB_Resampler.avalon_rgb_slave because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: Subsystem_0: "nios" instantiated VGA_Subsystem "Subsystem_0"
Info: SysID: "nios" instantiated altera_avalon_sysid_qsys "SysID"
Info: Timer: Starting RTL generation for module 'nios_Timer'
Info: Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_Timer --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0007_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0007_Timer_gen//nios_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Timer: Done RTL generation for module 'nios_Timer'
Info: Timer: "nios" instantiated altera_avalon_timer "Timer"
Info: red_leds: Starting RTL generation for module 'nios_red_leds'
Info: red_leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_red_leds --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0008_red_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0008_red_leds_gen//nios_red_leds_component_configuration.pl  --do_build_sim=0  ]
Info: red_leds: Done RTL generation for module 'nios_red_leds'
Info: red_leds: "nios" instantiated altera_avalon_pio "red_leds"
Info: seven_seg_0: Starting RTL generation for module 'nios_seven_seg_0'
Info: seven_seg_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_seven_seg_0 --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0009_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0009_seven_seg_0_gen//nios_seven_seg_0_component_configuration.pl  --do_build_sim=0  ]
Info: seven_seg_0: Done RTL generation for module 'nios_seven_seg_0'
Info: seven_seg_0: "nios" instantiated altera_avalon_pio "seven_seg_0"
Info: switches: Starting RTL generation for module 'nios_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switches --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0010_switches_gen//nios_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_switches'
Info: switches: "nios" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_NIOSII_cpu --dir=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9404_5131313049359807007.dir/0013_cpu_gen//nios_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.02.16 11:06:35 (*) Starting Nios II generation
Info: cpu: # 2023.02.16 11:06:35 (*)   Checking for plaintext license.
Info: cpu: # 2023.02.16 11:06:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.02.16 11:06:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.02.16 11:06:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.02.16 11:06:36 (*)   Plaintext license not found.
Info: cpu: # 2023.02.16 11:06:36 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.02.16 11:06:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.02.16 11:06:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.02.16 11:06:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.02.16 11:06:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.02.16 11:06:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.02.16 11:06:37 (*)   Creating all objects for CPU
Info: cpu: # 2023.02.16 11:06:37 (*)     Testbench
Info: cpu: # 2023.02.16 11:06:37 (*)     Instruction decoding
Info: cpu: # 2023.02.16 11:06:37 (*)       Instruction fields
Info: cpu: # 2023.02.16 11:06:37 (*)       Instruction decodes
Info: cpu: # 2023.02.16 11:06:37 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.02.16 11:06:37 (*)       Instruction controls
Info: cpu: # 2023.02.16 11:06:37 (*)     Pipeline frontend
Info: cpu: # 2023.02.16 11:06:38 (*)     Pipeline backend
Info: cpu: # 2023.02.16 11:06:40 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.02.16 11:06:41 (*)   Creating encrypted RTL
Info: cpu: # 2023.02.16 11:06:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "SDRAM_Clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "SDRAM_Clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "Subsystem_0" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "Subsystem_0" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "Subsystem_0" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "Subsystem_0" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "Subsystem_0" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "Subsystem_0" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "Subsystem_0" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Subsystem_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: NIOSII_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOSII_data_master_limiter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Subsystem_0_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Subsystem_0_char_buffer_slave_burst_adapter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Subsystem_0_char_buffer_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Subsystem_0_char_buffer_slave_rsp_width_adapter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 61 modules, 99 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
