{"vcs1":{"timestamp_begin":1713305328.402678099, "rt":0.28, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713305327.432674559}
{"VCS_COMP_START_TIME": 1713305327.432674559}
{"VCS_COMP_END_TIME": 1713305328.782190281}
{"VCS_USER_OPTIONS": "-sverilog lab5_copy/alu.sv lab5_copy/constants.sv lab5_copy/controlpath.sv lab5_copy/datapath.sv lab5_copy/library.sv lab5_copy/memory.sv lab5_copy/regfile.sv lab5_copy/RISC240.sv"}
