
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.786411                       # Number of seconds simulated
sim_ticks                                786411397500                       # Number of ticks simulated
final_tick                               1462784902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86379                       # Simulator instruction rate (inst/s)
host_op_rate                                    97894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33964804                       # Simulator tick rate (ticks/s)
host_mem_usage                                7663412                       # Number of bytes of host memory used
host_seconds                                 23153.72                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2266608097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        35328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23938560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23973888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19676800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19676800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       374040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              374592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        307450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             307450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        44923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     30440251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30485174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        44923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            44923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25021001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25021001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25021001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        44923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     30440251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55506174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      374592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     307450                       # Number of write requests accepted
system.mem_ctrls.readBursts                    374592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   307450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23972224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19675456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23973888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19676800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19145                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  786411336500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                374592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               307450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  304060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       638163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.395617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.095747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    16.748026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       594934     93.23%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        42967      6.73%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          135      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           46      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           26      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           20      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       638163                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.178390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.010677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.679952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             9      0.05%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            14      0.08%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            64      0.36%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          1180      6.67%      7.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          3551     20.08%     27.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          5336     30.17%     57.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          4333     24.50%     81.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2074     11.73%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           827      4.68%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           224      1.27%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            63      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             8      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17686                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.382619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.348017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6343     35.86%     35.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              162      0.92%     36.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9388     53.08%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1681      9.50%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      0.50%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17686                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25503559250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             32526671750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1872830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     68088.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                86838.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        30.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    41839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 11.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1153024.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                     6.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2283357720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1213625820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1339956660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              802747260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         64497863040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          33079936890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2457480960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    157675738710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    115616157120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21506939610                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           400518073680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            509.298394                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         707369418250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3795164750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   27363250000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  60505645250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 301084140500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   47883484500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 345779712500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2273140380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1208202765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1334444580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              802032120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         64483726320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          33053369190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2446284000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    157943361120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    115341043680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      21561599835                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           400493733780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            509.267447                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         707451238000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3796431500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   27357918000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  60717688250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 300367336250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   47804826500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 346367197000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1570857                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           365853832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1571881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.749064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     8.203625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1015.796375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.008011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         713837145                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        713837145                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    268463911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       268463911                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     84517521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84517521                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    352981432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        352981432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    352981432                       # number of overall hits
system.cpu.dcache.overall_hits::total       352981432                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1843256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1843256                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1308400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1308400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3151656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3151656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3151656                       # number of overall misses
system.cpu.dcache.overall_misses::total       3151656                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 104596528000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104596528000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  19149948972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19149948972                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 123746476972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 123746476972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 123746476972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 123746476972                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    270307167                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    270307167                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    356133088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    356133088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    356133088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    356133088                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006819                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008850                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008850                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 56745.524225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56745.524225                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 14636.157881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14636.157881                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 39263.954242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39263.954242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 39263.954242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39263.954242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       256922                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   140.241266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       863748                       # number of writebacks
system.cpu.dcache.writebacks::total            863748                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       658114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       658114                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       922685                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       922685                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1580799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1580799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1580799                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1580799                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1185142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1185142                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       385715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385715                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1570857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1570857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1570857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1570857                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  58019357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58019357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6553833999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6553833999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  64573190999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64573190999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  64573190999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64573190999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48955.616289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48955.616289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16991.390013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16991.390013                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 41106.982366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41106.982366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 41106.982366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41106.982366                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3898291                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.889792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           886923740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3898796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            227.486573                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   189.992885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   314.896907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.371080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.615033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1010031392                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1010031392                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    498769581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       498769581                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    498769581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        498769581                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    498769581                       # number of overall hits
system.cpu.icache.overall_hits::total       498769581                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4296969                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4296969                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4296969                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4296969                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4296969                       # number of overall misses
system.cpu.icache.overall_misses::total       4296969                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  53460653000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53460653000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  53460653000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53460653000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  53460653000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53460653000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    503066550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    503066550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    503066550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    503066550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    503066550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    503066550                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008542                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008542                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008542                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12441.479797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12441.479797                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12441.479797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12441.479797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12441.479797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12441.479797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3898291                       # number of writebacks
system.cpu.icache.writebacks::total           3898291                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       398677                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       398677                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       398677                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       398677                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       398677                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       398677                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3898292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3898292                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3898292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3898292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3898292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3898292                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  47404240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47404240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  47404240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47404240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  47404240000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47404240000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007749                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12160.258903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12160.258903                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12160.258903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12160.258903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12160.258903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12160.258903                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    375196                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    14680552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    407964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.984920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      172.642006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        147.682384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2281.346247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    78.718595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 30087.610767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.069621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.918201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83441268                       # Number of tag accesses
system.l2.tags.data_accesses                 83441268                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       863748                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           863748                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3432160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3432160                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       365511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                365511                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      3897736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3897736                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       831306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            831306                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       3897736                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1196817                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5094553                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3897736                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1196817                       # number of overall hits
system.l2.overall_hits::total                 5094553                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        20295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20295                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              556                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       353745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          353745                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          556                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       374040                       # number of demand (read+write) misses
system.l2.demand_misses::total                 374596                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          556                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       374040                       # number of overall misses
system.l2.overall_misses::total                374596                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   2123898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2123898500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     57398500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57398500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  47405448500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47405448500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     57398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49529347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49586745500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     57398500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49529347000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49586745500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       863748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       863748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3432160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3432160                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       385806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            385806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      3898292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3898292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1185051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1185051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3898292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1570857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5469149                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3898292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1570857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5469149                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.052604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.052604                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000143                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.298506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.298506                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.238112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068493                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.238112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068493                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 104651.318059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104651.318059                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 103234.712230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103234.712230                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 134010.229120                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 134010.229120                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 103234.712230                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 132417.246819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132373.932183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 103234.712230                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 132417.246819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132373.932183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               307450                       # number of writebacks
system.l2.writebacks::total                    307450                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        20295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20295                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          552                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       353745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       353745                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       374040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            374592                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       374040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           374592                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1920948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1920948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     51637000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51637000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  43867998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43867998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     51637000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  45788947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45840584000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     51637000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  45788947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45840584000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.052604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.052604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.298506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.298506                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.238112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.238112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068492                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 94651.318059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94651.318059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 93545.289855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93545.289855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 124010.229120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 124010.229120                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 93545.289855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 122417.246819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122374.701008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 93545.289855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 122417.246819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 122374.701008                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        749199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       374664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             354297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       307450                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67157                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20295                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        354297                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1123791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1123791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              374592                       # Request fanout histogram
system.membus.reqLayer0.occupancy           989499500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          952545750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       335300199                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    281706857                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     55867347                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    188372806                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       156963734                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.326111                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9931979                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          350                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9391038                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      7022168                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      2368870                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      3874404                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1462784902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1572822809                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    590610210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1835776565                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           335300199                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    173917881                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             918881392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       111771576                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          213                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines         503066550                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21072163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1565377608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.267733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.332719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        739228534     47.22%     47.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        165304382     10.56%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        163357089     10.44%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        497487603     31.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1565377608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.213184                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.167186                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        631729621                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      92033390                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         785570427                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1548392                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       54495775                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    134984168                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1491805                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1733571924                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     158157890                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       54495775                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        732931209                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        74051466                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       147862                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         685729652                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      18021629                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1567573229                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      79271555                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1619042                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         269264                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       12695298                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        4837005                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          521                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2148748064                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6810374671                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1662250520                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       510426                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1429792365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        718955699                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       436327                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       436326                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3667582                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    320381161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    111141435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7042356                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3586809                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1494883798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         8103                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1361128164                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     15812769                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    423278924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    843711394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         8006                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1565377608                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.869521                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.991530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    761969871     48.68%     48.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    360238516     23.01%     71.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    337032601     21.53%     93.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     97722091      6.24%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8414472      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           57      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1565377608                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       105880628     49.96%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       60310436     28.46%     78.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      45737646     21.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     956664547     70.28%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       594539      0.04%     70.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        567143      0.04%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            5      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        56405      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       128519      0.01%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    299703377     22.02%     92.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    103413629      7.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1361128164                       # Type of FU issued
system.switch_cpus.iq.rate                   0.865405                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           211928710                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.155701                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4515005555                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1917200107                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1264868551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       369858                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       990362                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        58332                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1572871945                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          184929                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5163611                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     88545719                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       109262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        19716                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     23982244                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       187275                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5858                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       54495775                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        31191870                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      10779270                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1495349751                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     320381161                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    111141435                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         8033                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          59015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      10697264                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        19716                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     33791264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     24214119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     58005383                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1286308679                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     274874689                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     74819483                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                457850                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            371880835                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        201367637                       # Number of branches executed
system.switch_cpus.iew.exec_stores           97006146                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.817834                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1265797009                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1264926883                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         659926801                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         913071623                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.804240                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.722755                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    347102313                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           97                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     54477334                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1494351070                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.717109                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.296329                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    967213019     64.72%     64.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    258522021     17.30%     82.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    141875247      9.49%     91.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53205514      3.56%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34509519      2.31%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18265668      1.22%     98.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11604618      0.78%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2513926      0.17%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6641538      0.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1494351070                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1071612967                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              318994623                       # Number of memory references committed
system.switch_cpus.commit.loads             231835442                       # Number of loads committed
system.switch_cpus.commit.membars                  56                       # Number of memory barriers committed
system.switch_cpus.commit.branches          169453742                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 26                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         894311809                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4873516                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    751459561     70.12%     70.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       593603      0.06%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       565154      0.05%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            4      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    231835442     21.63%     91.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87159181      8.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1071612967                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       6641538                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2906424630                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2908474366                       # The number of ROB writes
system.switch_cpus.timesIdled                 1105123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 7445201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1071612967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.572823                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.572823                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.635800                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.635800                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1317756216                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       774142682                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1864                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            60169                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4605422847                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        943408512                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       346395064                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            127                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     10938297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5469149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       555038                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            716                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           34                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1462784902500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5083343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3898291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          774855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           385806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          385806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3898292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1185051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11694875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4712571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16407446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    498981312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    155814720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              654796032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          375196                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19676800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5844345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.293371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5288590     90.49%     90.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 555721      9.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     34      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5844345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10231187500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5849936493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2357046974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
