

================================================================
== Vitis HLS Report for 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2'
================================================================
* Date:           Wed May  8 02:26:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      179|      179|  0.597 us|  0.597 us|  179|  179|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_c2  |      177|      177|        20|          2|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 23 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_0, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp79_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp79"   --->   Operation 29 'read' 'cmp79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cmp30_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp30"   --->   Operation 30 'read' 'cmp30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cmp30_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp30_1"   --->   Operation 31 'read' 'cmp30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cmp18_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp18_not"   --->   Operation 32 'read' 'cmp18_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 33 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln210_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln210_1"   --->   Operation 34 'read' 'add_ln210_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln210_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln210"   --->   Operation 35 'read' 'add_ln210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln206_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln206"   --->   Operation 36 'read' 'add_ln206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%smax_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %smax"   --->   Operation 37 'read' 'smax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln201 = store i31 0, i31 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 38 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_204_1"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k"   --->   Operation 40 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln201 = icmp_eq  i31 %k_1, i31 %smax_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 41 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.87ns)   --->   "%add_ln201 = add i31 %k_1, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 42 'add' 'add_ln201' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %VITIS_LOOP_204_1.split_ifconv, void %for.inc110.loopexit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 43 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i31 %k_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 44 'zext' 'zext_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i31 %k_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 45 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%add_ln206_1 = add i11 %add_ln206_read, i11 %trunc_ln206" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 46 'add' 'add_ln206_1' <Predicate = (!icmp_ln201)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i11 %add_ln206_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 47 'zext' 'zext_ln206' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln206" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 48 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.73ns)   --->   "%add_ln210_2 = add i11 %add_ln210_read, i11 %trunc_ln206" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 49 'add' 'add_ln210_2' <Predicate = (!icmp_ln201)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i11 %add_ln210_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 50 'zext' 'zext_ln210' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i64 %input_r, i64 0, i64 %zext_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 51 'getelementptr' 'input_r_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.73ns)   --->   "%add_ln210_3 = add i11 %add_ln210_1_read, i11 %trunc_ln206" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 52 'add' 'add_ln210_3' <Predicate = (!icmp_ln201)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i31 %k_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 53 'zext' 'zext_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln205 = icmp_slt  i32 %zext_ln201_1, i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 54 'icmp' 'icmp_ln205' <Predicate = (!icmp_ln201)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln205)   --->   "%xor_ln205 = xor i1 %icmp_ln205, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 55 'xor' 'xor_ln205' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln205 = or i1 %xor_ln205, i1 %cmp18_not_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 56 'or' 'or_ln205' <Predicate = (!icmp_ln201)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [2/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 57 'load' 'input_r_load' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 58 [2/2] (1.64ns)   --->   "%input_r_load_1 = load i11 %input_r_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 58 'load' 'input_r_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %k_1, i32 4, i32 30"   --->   Operation 59 'partselect' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%icmp = icmp_eq  i27 %tmp, i27 0"   --->   Operation 60 'icmp' 'icmp' <Predicate = (!icmp_ln201)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = trunc i31 %k_1"   --->   Operation 61 'trunc' 'empty' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%idxprom1001 = zext i4 %empty"   --->   Operation 62 'zext' 'idxprom1001' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%values2_addr = getelementptr i64 %values2, i64 0, i64 %idxprom1001" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 63 'getelementptr' 'values2_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%values2_1_addr = getelementptr i64 %values2_1, i64 0, i64 %idxprom1001" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 64 'getelementptr' 'values2_1_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp, void %if.else94.1, void %if.then78" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:228]   --->   Operation 65 'br' 'br_ln228' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.71ns)   --->   "%values2_load = load i4 %values2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 66 'load' 'values2_load' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 67 [2/2] (0.71ns)   --->   "%values2_1_load = load i4 %values2_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 67 'load' 'values2_1_load' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %cmp79_read, void %if.then80.1, void %if.then78.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 68 'br' 'br_ln229' <Predicate = (!icmp_ln201 & icmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%values2_addr_1 = getelementptr i64 %values2, i64 0, i64 %zext_ln201" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 69 'getelementptr' 'values2_addr_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%values2_1_addr_1 = getelementptr i64 %values2_1, i64 0, i64 %zext_ln201" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 70 'getelementptr' 'values2_1_addr_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.71ns)   --->   "%values2_load_1 = load i4 %values2_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 71 'load' 'values2_load_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 72 [2/2] (0.71ns)   --->   "%values2_1_load_1 = load i4 %values2_1_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 72 'load' 'values2_1_load_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i11 %add_ln210_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 73 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i64 %input_r, i64 0, i64 %zext_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 74 'getelementptr' 'input_r_addr_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 75 'load' 'input_r_load' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 76 [1/2] (1.64ns)   --->   "%input_r_load_1 = load i11 %input_r_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 76 'load' 'input_r_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 77 [2/2] (1.64ns)   --->   "%input_r_load_2 = load i11 %input_r_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 77 'load' 'input_r_load_2' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 78 [1/2] (0.71ns)   --->   "%values2_load = load i4 %values2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 78 'load' 'values2_load' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (0.71ns)   --->   "%values2_1_load = load i4 %values2_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 79 'load' 'values2_1_load' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (0.71ns)   --->   "%values2_load_1 = load i4 %values2_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 80 'load' 'values2_load_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln229 = bitcast i64 %values2_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 81 'bitcast' 'bitcast_ln229' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln229 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %values2Strm_0, i64 %bitcast_ln229" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 82 'write' 'write_ln229' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 83 [1/2] (0.71ns)   --->   "%values2_1_load_1 = load i4 %values2_1_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 83 'load' 'values2_1_load_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln229_1 = bitcast i64 %values2_1_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 84 'bitcast' 'bitcast_ln229_1' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.21ns)   --->   "%write_ln229 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %values2Strm_1, i64 %bitcast_ln229_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 85 'write' 'write_ln229' <Predicate = (!icmp_ln201 & icmp & !cmp79_read)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln201 = store i31 %add_ln201, i31 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 86 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%matValue = bitcast i64 %input_r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206]   --->   Operation 87 'bitcast' 'matValue' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln210 = bitcast i64 %input_r_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 88 'bitcast' 'bitcast_ln210' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 89 [8/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 89 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/2] (1.64ns)   --->   "%input_r_load_2 = load i11 %input_r_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 90 'load' 'input_r_load_2' <Predicate = (!icmp_ln201)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 91 [7/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 91 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln210_1 = bitcast i64 %input_r_load_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 92 'bitcast' 'bitcast_ln210_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_4 : Operation 93 [8/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 93 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 94 [6/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 94 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [7/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 95 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 96 [5/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 96 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [6/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 97 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 98 [4/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 98 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 99 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 100 [3/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 100 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [4/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 101 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 102 [2/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 102 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [3/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 103 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 104 [1/8] (2.32ns)   --->   "%mul = dmul i64 %matValue, i64 %bitcast_ln210" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 104 'dmul' 'mul' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [2/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 105 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 106 [1/8] (2.32ns)   --->   "%mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210]   --->   Operation 106 'dmul' 'mul40_1' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%or_ln205_1 = or i1 %or_ln205, i1 %cmp30_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 107 'or' 'or_ln205_1' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %or_ln205_1, i64 0, i64 %mul" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 108 'select' 'tmp_7' <Predicate = (!icmp_ln201)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [8/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 109 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.71ns)   --->   "%store_ln230 = store i64 %tmp_7, i4 %values2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:230]   --->   Operation 110 'store' 'store_ln230' <Predicate = (icmp & !cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln229 = br void %if.end87.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229]   --->   Operation 111 'br' 'br_ln229' <Predicate = (icmp & !cmp79_read)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.71ns)   --->   "%store_ln230 = store i64 %tmp_7, i4 %values2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:230]   --->   Operation 112 'store' 'store_ln230' <Predicate = (icmp & cmp79_read)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87.1"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp & cmp79_read)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.31>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:203]   --->   Operation 114 'specpipeline' 'specpipeline_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln202 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:202]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 116 'specloopname' 'specloopname_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%sel_tmp = or i1 %or_ln205, i1 %cmp30_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 117 'or' 'sel_tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_2 = select i1 %sel_tmp, i64 0, i64 %mul40_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205]   --->   Operation 118 'select' 'tmp_2' <Predicate = (!icmp_ln201)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [7/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 119 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [8/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 120 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln231 = br void %for.inc104.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:231]   --->   Operation 121 'br' 'br_ln231' <Predicate = (!icmp_ln201 & icmp)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 122 [6/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 122 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [7/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 123 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 124 [5/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 124 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [6/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 125 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 126 [4/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 126 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [5/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 127 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 128 [3/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 128 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [4/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 129 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 130 [2/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 130 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [3/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 131 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 132 [1/8] (1.90ns)   --->   "%add = dadd i64 %values2_load, i64 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 132 'dadd' 'add' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [2/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 133 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.29>
ST_19 : Operation 134 [1/8] (1.90ns)   --->   "%add102_1 = dadd i64 %values2_1_load, i64 %tmp_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 134 'dadd' 'add102_1' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc104.1"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.38>

State 20 <SV = 19> <Delay = 0.71>
ST_20 : Operation 136 [1/1] (0.71ns)   --->   "%store_ln232 = store i64 %add, i4 %values2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232]   --->   Operation 136 'store' 'store_ln232' <Predicate = (!icmp_ln201 & !icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%storemerge = phi i64 %add102_1, void %if.else94.1, i64 %tmp_2, void %if.end87.1"   --->   Operation 137 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.71ns)   --->   "%store_ln230 = store i64 %storemerge, i4 %values2_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:230]   --->   Operation 138 'store' 'store_ln230' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln201 = br void %VITIS_LOOP_204_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201]   --->   Operation 139 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.767ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln201', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201) of constant 0 on local variable 'k', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201 [30]  (0.387 ns)
	'load' operation 31 bit ('k') on local variable 'k', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:201 [33]  (0.000 ns)
	'add' operation 11 bit ('add_ln206_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206) [40]  (0.735 ns)
	'getelementptr' operation 11 bit ('input_r_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206) [42]  (0.000 ns)
	'load' operation 64 bit ('input_r_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:206) on array 'input_r' [56]  (1.645 ns)

 <State 2>: 1.931ns
The critical path consists of the following:
	'load' operation 64 bit ('values2_load_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229) on array 'values2' [87]  (0.714 ns)
	fifo write operation ('write_ln229', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229) on port 'values2Strm_0' (C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:229) [89]  (1.217 ns)

 <State 3>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 4>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 5>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 6>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 7>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 8>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 9>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [60]  (2.323 ns)

 <State 11>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul40_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:210) [63]  (2.323 ns)

 <State 12>: 2.316ns
The critical path consists of the following:
	'or' operation 1 bit ('sel_tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205) [64]  (0.000 ns)
	'select' operation 64 bit ('tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205) [65]  (0.411 ns)
	'dadd' operation 64 bit ('add102_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [79]  (1.905 ns)

 <State 13>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 14>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 15>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 16>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [77]  (1.905 ns)

 <State 19>: 2.292ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add102_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [79]  (1.905 ns)
	multiplexor before 'phi' operation 64 bit ('tmp') with incoming values : ('tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205) ('add102_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [101]  (0.387 ns)

 <State 20>: 0.714ns
The critical path consists of the following:
	'phi' operation 64 bit ('tmp') with incoming values : ('tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:205) ('add102_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:232) [101]  (0.000 ns)
	'store' operation 0 bit ('store_ln230', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:230) of variable 'tmp' on array 'values2_1' [102]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
