INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:19:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 buffer6/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer6/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.058ns (24.099%)  route 3.332ns (75.901%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1115, unset)         0.508     0.508    buffer6/clk
    SLICE_X6Y125         FDRE                                         r  buffer6/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer6/outs_reg[0]/Q
                         net (fo=22, routed)          0.662     1.424    buffer10/fifo/buffer6_outs
    SLICE_X13Y126        LUT3 (Prop_lut3_I0_O)        0.051     1.475 r  buffer10/fifo/ctrlEnd_ready_i_2/O
                         net (fo=13, routed)          0.421     1.896    buffer22/control/transmitValue_i_2__1
    SLICE_X12Y127        LUT6 (Prop_lut6_I2_O)        0.129     2.025 f  buffer22/control/transmitValue_i_4__3/O
                         net (fo=2, routed)           0.241     2.267    control_merge2/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I2_O)        0.043     2.310 r  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__1/O
                         net (fo=74, routed)          0.673     2.982    buffer13/control/p_1_in
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.043     3.025 r  buffer13/control/outs[0]_i_1__2/O
                         net (fo=3, routed)           0.190     3.215    control_merge0/tehb/control/outs_reg[31]_1[0]
    SLICE_X5Y123         LUT6 (Prop_lut6_I1_O)        0.043     3.258 r  control_merge0/tehb/control/outs[0]_i_1/O
                         net (fo=3, routed)           0.406     3.664    cmpi0/D[0]
    SLICE_X6Y125         LUT6 (Prop_lut6_I0_O)        0.043     3.707 r  cmpi0/outs[0]_i_50/O
                         net (fo=1, routed)           0.336     4.044    cmpi0/outs[0]_i_50_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.306 r  cmpi0/outs_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.306    cmpi0/outs_reg[0]_i_30_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.355 r  cmpi0/outs_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.355    cmpi0/outs_reg[0]_i_13_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.404 r  cmpi0/outs_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.404    cmpi0/outs_reg[0]_i_4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.453 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.403     4.855    control_merge0/tehb/control/result[0]
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.043     4.898 r  control_merge0/tehb/control/outs[0]_i_1__6/O
                         net (fo=1, routed)           0.000     4.898    buffer6/outs_reg[0]_1
    SLICE_X6Y125         FDRE                                         r  buffer6/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1115, unset)         0.483     5.183    buffer6/clk
    SLICE_X6Y125         FDRE                                         r  buffer6/outs_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X6Y125         FDRE (Setup_fdre_C_D)        0.066     5.213    buffer6/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  0.315    




