library ieee;
use ieee.std_logic_1164.all;

entity questao2 is
	port(
		di1, di2, di3: in std_logic;
		s: out std_logic
	);
end questao2;

architecture arc of questao2 is
begin
	s <= di1 or di2 or di3;
end arc;