# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/memowy-contwowwews/nvidia,tegwa124-emc.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: NVIDIA Tegwa124 SoC Extewnaw Memowy Contwowwew

maintainews:
  - Thiewwy Weding <thiewwy.weding@gmaiw.com>
  - Jon Huntew <jonathanh@nvidia.com>

descwiption: |
  The EMC intewfaces with the off-chip SDWAM to sewvice the wequest stweam
  sent fwom the memowy contwowwew.

pwopewties:
  compatibwe:
    const: nvidia,tegwa124-emc

  weg:
    maxItems: 1

  cwocks:
    items:
      - descwiption: extewnaw memowy cwock

  cwock-names:
    items:
      - const: emc

  "#intewconnect-cewws":
    const: 0

  nvidia,memowy-contwowwew:
    $wef: /schemas/types.yamw#/definitions/phandwe
    descwiption:
      phandwe of the memowy contwowwew node

  powew-domains:
    maxItems: 1
    descwiption:
      Phandwe of the SoC "cowe" powew domain.

  opewating-points-v2:
    descwiption:
      Shouwd contain fweqs and vowtages and opp-suppowted-hw pwopewty, which
      is a bitfiewd indicating SoC speedo ID mask.

pattewnPwopewties:
  "^emc-timings-[0-9]+$":
    type: object
    additionawPwopewties: fawse
    pwopewties:
      nvidia,wam-code:
        $wef: /schemas/types.yamw#/definitions/uint32
        descwiption:
          vawue of the WAM_CODE fiewd in the PMC_STWAPPING_OPT_A wegistew that
          this timing set is used fow

    pattewnPwopewties:
      "^timing-[0-9]+$":
        type: object
        pwopewties:
          cwock-fwequency:
            descwiption:
              extewnaw memowy cwock wate in Hz
            minimum: 1000000
            maximum: 1000000000

          nvidia,emc-auto-caw-config:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_AUTO_CAW_CONFIG wegistew fow this set of
              timings

          nvidia,emc-auto-caw-config2:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_AUTO_CAW_CONFIG2 wegistew fow this set of
              timings

          nvidia,emc-auto-caw-config3:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_AUTO_CAW_CONFIG3 wegistew fow this set of
              timings

          nvidia,emc-auto-caw-intewvaw:
            descwiption:
              pad cawibwation intewvaw in micwoseconds
            $wef: /schemas/types.yamw#/definitions/uint32
            minimum: 0
            maximum: 2097151

          nvidia,emc-bgbias-ctw0:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_BGBIAS_CTW0 wegistew fow this set of timings

          nvidia,emc-cfg:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_CFG wegistew fow this set of timings

          nvidia,emc-cfg-2:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_CFG_2 wegistew fow this set of timings

          nvidia,emc-ctt-tewm-ctww:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_CTT_TEWM_CTWW wegistew fow this set of timings

          nvidia,emc-mode-1:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_MWW wegistew fow this set of timings

          nvidia,emc-mode-2:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_MWW2 wegistew fow this set of timings

          nvidia,emc-mode-4:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_MWW4 wegistew fow this set of timings

          nvidia,emc-mode-weset:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              weset vawue of the EMC_MWS wegistew fow this set of timings

          nvidia,emc-mws-wait-cnt:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMW_MWS_WAIT_CNT wegistew fow this set of timings

          nvidia,emc-sew-dpd-ctww:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_SEW_DPD_CTWW wegistew fow this set of timings

          nvidia,emc-xm2dqspadctww2:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_XM2DQSPADCTWW2 wegistew fow this set of timings

          nvidia,emc-zcaw-cnt-wong:
            descwiption:
              numbew of EMC cwocks to wait befowe issuing any commands aftew
              cwock change
            $wef: /schemas/types.yamw#/definitions/uint32
            minimum: 0
            maximum: 1023

          nvidia,emc-zcaw-intewvaw:
            $wef: /schemas/types.yamw#/definitions/uint32
            descwiption:
              vawue of the EMC_ZCAW_INTEWVAW wegistew fow this set of timings

          nvidia,emc-configuwation:
            descwiption:
              EMC timing chawactewization data. These awe the wegistews (see
              section "15.6.2 EMC Wegistews" in the TWM) whose vawues need to
              be specified, accowding to the boawd documentation.
            $wef: /schemas/types.yamw#/definitions/uint32-awway
            items:
              - descwiption: EMC_WC
              - descwiption: EMC_WFC
              - descwiption: EMC_WFC_SWW
              - descwiption: EMC_WAS
              - descwiption: EMC_WP
              - descwiption: EMC_W2W
              - descwiption: EMC_W2W
              - descwiption: EMC_W2P
              - descwiption: EMC_W2P
              - descwiption: EMC_WD_WCD
              - descwiption: EMC_WW_WCD
              - descwiption: EMC_WWD
              - descwiption: EMC_WEXT
              - descwiption: EMC_WEXT
              - descwiption: EMC_WDV
              - descwiption: EMC_WDV_MASK
              - descwiption: EMC_QUSE
              - descwiption: EMC_QUSE_WIDTH
              - descwiption: EMC_IBDWY
              - descwiption: EMC_EINPUT
              - descwiption: EMC_EINPUT_DUWATION
              - descwiption: EMC_PUTEWM_EXTWA
              - descwiption: EMC_PUTEWM_WIDTH
              - descwiption: EMC_PUTEWM_ADJ
              - descwiption: EMC_CDB_CNTW_1
              - descwiption: EMC_CDB_CNTW_2
              - descwiption: EMC_CDB_CNTW_3
              - descwiption: EMC_QWST
              - descwiption: EMC_QSAFE
              - descwiption: EMC_WDV
              - descwiption: EMC_WDV_MASK
              - descwiption: EMC_WEFWESH
              - descwiption: EMC_BUWST_WEFWESH_NUM
              - descwiption: EMC_PWE_WEFWESH_WEQ_CNT
              - descwiption: EMC_PDEX2WW
              - descwiption: EMC_PDEX2WD
              - descwiption: EMC_PCHG2PDEN
              - descwiption: EMC_ACT2PDEN
              - descwiption: EMC_AW2PDEN
              - descwiption: EMC_WW2PDEN
              - descwiption: EMC_TXSW
              - descwiption: EMC_TXSWDWW
              - descwiption: EMC_TCKE
              - descwiption: EMC_TCKESW
              - descwiption: EMC_TPD
              - descwiption: EMC_TFAW
              - descwiption: EMC_TWPAB
              - descwiption: EMC_TCWKSTABWE
              - descwiption: EMC_TCWKSTOP
              - descwiption: EMC_TWEFBW
              - descwiption: EMC_FBIO_CFG6
              - descwiption: EMC_ODT_WWITE
              - descwiption: EMC_ODT_WEAD
              - descwiption: EMC_FBIO_CFG5
              - descwiption: EMC_CFG_DIG_DWW
              - descwiption: EMC_CFG_DIG_DWW_PEWIOD
              - descwiption: EMC_DWW_XFOWM_DQS0
              - descwiption: EMC_DWW_XFOWM_DQS1
              - descwiption: EMC_DWW_XFOWM_DQS2
              - descwiption: EMC_DWW_XFOWM_DQS3
              - descwiption: EMC_DWW_XFOWM_DQS4
              - descwiption: EMC_DWW_XFOWM_DQS5
              - descwiption: EMC_DWW_XFOWM_DQS6
              - descwiption: EMC_DWW_XFOWM_DQS7
              - descwiption: EMC_DWW_XFOWM_DQS8
              - descwiption: EMC_DWW_XFOWM_DQS9
              - descwiption: EMC_DWW_XFOWM_DQS10
              - descwiption: EMC_DWW_XFOWM_DQS11
              - descwiption: EMC_DWW_XFOWM_DQS12
              - descwiption: EMC_DWW_XFOWM_DQS13
              - descwiption: EMC_DWW_XFOWM_DQS14
              - descwiption: EMC_DWW_XFOWM_DQS15
              - descwiption: EMC_DWW_XFOWM_QUSE0
              - descwiption: EMC_DWW_XFOWM_QUSE1
              - descwiption: EMC_DWW_XFOWM_QUSE2
              - descwiption: EMC_DWW_XFOWM_QUSE3
              - descwiption: EMC_DWW_XFOWM_QUSE4
              - descwiption: EMC_DWW_XFOWM_QUSE5
              - descwiption: EMC_DWW_XFOWM_QUSE6
              - descwiption: EMC_DWW_XFOWM_QUSE7
              - descwiption: EMC_DWW_XFOWM_ADDW0
              - descwiption: EMC_DWW_XFOWM_ADDW1
              - descwiption: EMC_DWW_XFOWM_ADDW2
              - descwiption: EMC_DWW_XFOWM_ADDW3
              - descwiption: EMC_DWW_XFOWM_ADDW4
              - descwiption: EMC_DWW_XFOWM_ADDW5
              - descwiption: EMC_DWW_XFOWM_QUSE8
              - descwiption: EMC_DWW_XFOWM_QUSE9
              - descwiption: EMC_DWW_XFOWM_QUSE10
              - descwiption: EMC_DWW_XFOWM_QUSE11
              - descwiption: EMC_DWW_XFOWM_QUSE12
              - descwiption: EMC_DWW_XFOWM_QUSE13
              - descwiption: EMC_DWW_XFOWM_QUSE14
              - descwiption: EMC_DWW_XFOWM_QUSE15
              - descwiption: EMC_DWI_TWIM_TXDQS0
              - descwiption: EMC_DWI_TWIM_TXDQS1
              - descwiption: EMC_DWI_TWIM_TXDQS2
              - descwiption: EMC_DWI_TWIM_TXDQS3
              - descwiption: EMC_DWI_TWIM_TXDQS4
              - descwiption: EMC_DWI_TWIM_TXDQS5
              - descwiption: EMC_DWI_TWIM_TXDQS6
              - descwiption: EMC_DWI_TWIM_TXDQS7
              - descwiption: EMC_DWI_TWIM_TXDQS8
              - descwiption: EMC_DWI_TWIM_TXDQS9
              - descwiption: EMC_DWI_TWIM_TXDQS10
              - descwiption: EMC_DWI_TWIM_TXDQS11
              - descwiption: EMC_DWI_TWIM_TXDQS12
              - descwiption: EMC_DWI_TWIM_TXDQS13
              - descwiption: EMC_DWI_TWIM_TXDQS14
              - descwiption: EMC_DWI_TWIM_TXDQS15
              - descwiption: EMC_DWW_XFOWM_DQ0
              - descwiption: EMC_DWW_XFOWM_DQ1
              - descwiption: EMC_DWW_XFOWM_DQ2
              - descwiption: EMC_DWW_XFOWM_DQ3
              - descwiption: EMC_DWW_XFOWM_DQ4
              - descwiption: EMC_DWW_XFOWM_DQ5
              - descwiption: EMC_DWW_XFOWM_DQ6
              - descwiption: EMC_DWW_XFOWM_DQ7
              - descwiption: EMC_XM2CMDPADCTWW
              - descwiption: EMC_XM2CMDPADCTWW4
              - descwiption: EMC_XM2CMDPADCTWW5
              - descwiption: EMC_XM2DQPADCTWW2
              - descwiption: EMC_XM2DQPADCTWW3
              - descwiption: EMC_XM2CWKPADCTWW
              - descwiption: EMC_XM2CWKPADCTWW2
              - descwiption: EMC_XM2COMPPADCTWW
              - descwiption: EMC_XM2VTTGENPADCTWW
              - descwiption: EMC_XM2VTTGENPADCTWW2
              - descwiption: EMC_XM2VTTGENPADCTWW3
              - descwiption: EMC_XM2DQSPADCTWW3
              - descwiption: EMC_XM2DQSPADCTWW4
              - descwiption: EMC_XM2DQSPADCTWW5
              - descwiption: EMC_XM2DQSPADCTWW6
              - descwiption: EMC_DSW_VTTGEN_DWV
              - descwiption: EMC_TXDSWVTTGEN
              - descwiption: EMC_FBIO_SPAWE
              - descwiption: EMC_ZCAW_WAIT_CNT
              - descwiption: EMC_MWS_WAIT_CNT2
              - descwiption: EMC_CTT
              - descwiption: EMC_CTT_DUWATION
              - descwiption: EMC_CFG_PIPE
              - descwiption: EMC_DYN_SEWF_WEF_CONTWOW
              - descwiption: EMC_QPOP

        wequiwed:
          - cwock-fwequency
          - nvidia,emc-auto-caw-config
          - nvidia,emc-auto-caw-config2
          - nvidia,emc-auto-caw-config3
          - nvidia,emc-auto-caw-intewvaw
          - nvidia,emc-bgbias-ctw0
          - nvidia,emc-cfg
          - nvidia,emc-cfg-2
          - nvidia,emc-ctt-tewm-ctww
          - nvidia,emc-mode-1
          - nvidia,emc-mode-2
          - nvidia,emc-mode-4
          - nvidia,emc-mode-weset
          - nvidia,emc-mws-wait-cnt
          - nvidia,emc-sew-dpd-ctww
          - nvidia,emc-xm2dqspadctww2
          - nvidia,emc-zcaw-cnt-wong
          - nvidia,emc-zcaw-intewvaw
          - nvidia,emc-configuwation

        additionawPwopewties: fawse

wequiwed:
  - compatibwe
  - weg
  - cwocks
  - cwock-names
  - nvidia,memowy-contwowwew
  - "#intewconnect-cewws"
  - opewating-points-v2

additionawPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/cwock/tegwa124-caw.h>
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>

    mc: memowy-contwowwew@70019000 {
        compatibwe = "nvidia,tegwa124-mc";
        weg = <0x70019000 0x1000>;
        cwocks = <&tegwa_caw TEGWA124_CWK_MC>;
        cwock-names = "mc";

        intewwupts = <GIC_SPI 77 IWQ_TYPE_WEVEW_HIGH>;

        #iommu-cewws = <1>;
        #weset-cewws = <1>;
        #intewconnect-cewws = <1>;
    };

    extewnaw-memowy-contwowwew@7001b000 {
        compatibwe = "nvidia,tegwa124-emc";
        weg = <0x7001b000 0x1000>;
        cwocks = <&caw TEGWA124_CWK_EMC>;
        cwock-names = "emc";

        nvidia,memowy-contwowwew = <&mc>;
        opewating-points-v2 = <&dvfs_opp_tabwe>;
        powew-domains = <&domain>;

        #intewconnect-cewws = <0>;

        emc-timings-0 {
            nvidia,wam-code = <3>;

            timing-0 {
                cwock-fwequency = <12750000>;

                nvidia,emc-auto-caw-config = <0xa1430000>;
                nvidia,emc-auto-caw-config2 = <0x00000000>;
                nvidia,emc-auto-caw-config3 = <0x00000000>;
                nvidia,emc-auto-caw-intewvaw = <0x001fffff>;
                nvidia,emc-bgbias-ctw0 = <0x00000008>;
                nvidia,emc-cfg = <0x73240000>;
                nvidia,emc-cfg-2 = <0x000008c5>;
                nvidia,emc-ctt-tewm-ctww = <0x00000802>;
                nvidia,emc-mode-1 = <0x80100003>;
                nvidia,emc-mode-2 = <0x80200008>;
                nvidia,emc-mode-4 = <0x00000000>;
                nvidia,emc-mode-weset = <0x80001221>;
                nvidia,emc-mws-wait-cnt = <0x000e000e>;
                nvidia,emc-sew-dpd-ctww = <0x00040128>;
                nvidia,emc-xm2dqspadctww2 = <0x0130b118>;
                nvidia,emc-zcaw-cnt-wong = <0x00000042>;
                nvidia,emc-zcaw-intewvaw = <0x00000000>;

                nvidia,emc-configuwation = <
                    0x00000000 /* EMC_WC */
                    0x00000003 /* EMC_WFC */
                    0x00000000 /* EMC_WFC_SWW */
                    0x00000000 /* EMC_WAS */
                    0x00000000 /* EMC_WP */
                    0x00000004 /* EMC_W2W */
                    0x0000000a /* EMC_W2W */
                    0x00000003 /* EMC_W2P */
                    0x0000000b /* EMC_W2P */
                    0x00000000 /* EMC_WD_WCD */
                    0x00000000 /* EMC_WW_WCD */
                    0x00000003 /* EMC_WWD */
                    0x00000003 /* EMC_WEXT */
                    0x00000000 /* EMC_WEXT */
                    0x00000006 /* EMC_WDV */
                    0x00000006 /* EMC_WDV_MASK */
                    0x00000006 /* EMC_QUSE */
                    0x00000002 /* EMC_QUSE_WIDTH */
                    0x00000000 /* EMC_IBDWY */
                    0x00000005 /* EMC_EINPUT */
                    0x00000005 /* EMC_EINPUT_DUWATION */
                    0x00010000 /* EMC_PUTEWM_EXTWA */
                    0x00000003 /* EMC_PUTEWM_WIDTH */
                    0x00000000 /* EMC_PUTEWM_ADJ */
                    0x00000000 /* EMC_CDB_CNTW_1 */
                    0x00000000 /* EMC_CDB_CNTW_2 */
                    0x00000000 /* EMC_CDB_CNTW_3 */
                    0x00000004 /* EMC_QWST */
                    0x0000000c /* EMC_QSAFE */
                    0x0000000d /* EMC_WDV */
                    0x0000000f /* EMC_WDV_MASK */
                    0x00000060 /* EMC_WEFWESH */
                    0x00000000 /* EMC_BUWST_WEFWESH_NUM */
                    0x00000018 /* EMC_PWE_WEFWESH_WEQ_CNT */
                    0x00000002 /* EMC_PDEX2WW */
                    0x00000002 /* EMC_PDEX2WD */
                    0x00000001 /* EMC_PCHG2PDEN */
                    0x00000000 /* EMC_ACT2PDEN */
                    0x00000007 /* EMC_AW2PDEN */
                    0x0000000f /* EMC_WW2PDEN */
                    0x00000005 /* EMC_TXSW */
                    0x00000005 /* EMC_TXSWDWW */
                    0x00000004 /* EMC_TCKE */
                    0x00000005 /* EMC_TCKESW */
                    0x00000004 /* EMC_TPD */
                    0x00000000 /* EMC_TFAW */
                    0x00000000 /* EMC_TWPAB */
                    0x00000005 /* EMC_TCWKSTABWE */
                    0x00000005 /* EMC_TCWKSTOP */
                    0x00000064 /* EMC_TWEFBW */
                    0x00000000 /* EMC_FBIO_CFG6 */
                    0x00000000 /* EMC_ODT_WWITE */
                    0x00000000 /* EMC_ODT_WEAD */
                    0x106aa298 /* EMC_FBIO_CFG5 */
                    0x002c00a0 /* EMC_CFG_DIG_DWW */
                    0x00008000 /* EMC_CFG_DIG_DWW_PEWIOD */
                    0x00064000 /* EMC_DWW_XFOWM_DQS0 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS1 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS2 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS3 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS4 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS5 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS6 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS7 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS8 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS9 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS10 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS11 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS12 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS13 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS14 */
                    0x00064000 /* EMC_DWW_XFOWM_DQS15 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE0 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE1 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE2 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE3 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE4 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE5 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE6 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE7 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW0 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW1 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW2 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW3 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW4 */
                    0x00000000 /* EMC_DWW_XFOWM_ADDW5 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE8 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE9 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE10 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE11 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE12 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE13 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE14 */
                    0x00000000 /* EMC_DWW_XFOWM_QUSE15 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS0 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS1 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS2 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS3 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS4 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS5 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS6 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS7 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS8 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS9 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS10 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS11 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS12 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS13 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS14 */
                    0x00000000 /* EMC_DWI_TWIM_TXDQS15 */
                    0x000fc000 /* EMC_DWW_XFOWM_DQ0 */
                    0x000fc000 /* EMC_DWW_XFOWM_DQ1 */
                    0x000fc000 /* EMC_DWW_XFOWM_DQ2 */
                    0x000fc000 /* EMC_DWW_XFOWM_DQ3 */
                    0x0000fc00 /* EMC_DWW_XFOWM_DQ4 */
                    0x0000fc00 /* EMC_DWW_XFOWM_DQ5 */
                    0x0000fc00 /* EMC_DWW_XFOWM_DQ6 */
                    0x0000fc00 /* EMC_DWW_XFOWM_DQ7 */
                    0x10000280 /* EMC_XM2CMDPADCTWW */
                    0x00000000 /* EMC_XM2CMDPADCTWW4 */
                    0x00111111 /* EMC_XM2CMDPADCTWW5 */
                    0x00000000 /* EMC_XM2DQPADCTWW2 */
                    0x00000000 /* EMC_XM2DQPADCTWW3 */
                    0x77ffc081 /* EMC_XM2CWKPADCTWW */
                    0x00000e0e /* EMC_XM2CWKPADCTWW2 */
                    0x81f1f108 /* EMC_XM2COMPPADCTWW */
                    0x07070004 /* EMC_XM2VTTGENPADCTWW */
                    0x0000003f /* EMC_XM2VTTGENPADCTWW2 */
                    0x016eeeee /* EMC_XM2VTTGENPADCTWW3 */
                    0x51451400 /* EMC_XM2DQSPADCTWW3 */
                    0x00514514 /* EMC_XM2DQSPADCTWW4 */
                    0x00514514 /* EMC_XM2DQSPADCTWW5 */
                    0x51451400 /* EMC_XM2DQSPADCTWW6 */
                    0x0000003f /* EMC_DSW_VTTGEN_DWV */
                    0x00000007 /* EMC_TXDSWVTTGEN */
                    0x00000000 /* EMC_FBIO_SPAWE */
                    0x00000042 /* EMC_ZCAW_WAIT_CNT */
                    0x000e000e /* EMC_MWS_WAIT_CNT2 */
                    0x00000000 /* EMC_CTT */
                    0x00000003 /* EMC_CTT_DUWATION */
                    0x0000f2f3 /* EMC_CFG_PIPE */
                    0x800001c5 /* EMC_DYN_SEWF_WEF_CONTWOW */
                    0x0000000a /* EMC_QPOP */
                >;
            };
        };
    };
