{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761861620386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761861620388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 19:00:20 2025 " "Processing started: Thu Oct 30 19:00:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761861620388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761861620388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761861620388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761861620664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoi2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoi2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoi2c " "Found entity 1: circuitoi2c" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861620746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861620746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621063 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621064 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621067 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621069 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621071 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621073 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-BEHAVIOR " "Found design unit 1: comparador-BEHAVIOR" {  } { { "comparador.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621074 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg2-SYN " "Found design unit 1: lpm_shiftreg2-SYN" {  } { { "lpm_shiftreg2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621076 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoi2c " "Elaborating entity \"circuitoi2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761861621112 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "direccion2\[6..0\] direccion " "Bus \"direccion2\[6..0\]\" found using same base name as \"direccion\", which might lead to a name conflict." {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } { 168 584 760 248 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1761861621112 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "direccion " "Converted elements in bus name \"direccion\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "direccion\[6..0\] direccion6..0 " "Converted element name(s) from \"direccion\[6..0\]\" to \"direccion6..0\"" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621120 ""}  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1761861621120 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "direccion2 " "Converted elements in bus name \"direccion2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "direccion2\[6..0\] direccion26..0 " "Converted element name(s) from \"direccion2\[6..0\]\" to \"direccion26..0\"" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621120 ""}  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1761861621120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c.vhd 2 1 " "Using design file i2c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-BEHAVIOR " "Found design unit 1: i2c-BEHAVIOR" {  } { { "i2c.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/i2c.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621144 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/i2c.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761861621144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:inst\"" {  } { { "circuitoi2c.bdf" "inst" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 176 1112 1280 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 lpm_counter3:inst4 " "Elaborating entity \"lpm_counter3\" for hierarchy \"lpm_counter3:inst4\"" {  } { { "circuitoi2c.bdf" "inst4" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { -56 344 488 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter3.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter3.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761861621192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621193 ""}  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter3.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761861621193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vgj " "Found entity 1: cntr_vgj" {  } { { "db/cntr_vgj.tdf" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/db/cntr_vgj.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vgj lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_vgj:auto_generated " "Elaborating entity \"cntr_vgj\" for hierarchy \"lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_vgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gfc lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_vgj:auto_generated\|cmpr_gfc:cmpr2 " "Elaborating entity \"cmpr_gfc\" for hierarchy \"lpm_counter3:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_vgj:auto_generated\|cmpr_gfc:cmpr2\"" {  } { { "db/cntr_vgj.tdf" "cmpr2" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/db/cntr_vgj.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst3 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst3\"" {  } { { "circuitoi2c.bdf" "inst3" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 168 584 760 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst9 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst9\"" {  } { { "circuitoi2c.bdf" "inst9" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 112 344 488 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761861621334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg1:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621334 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761861621334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 lpm_counter2:inst5 " "Elaborating entity \"lpm_counter2\" for hierarchy \"lpm_counter2:inst5\"" {  } { { "circuitoi2c.bdf" "inst5" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 424 312 456 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 7 " "Parameter \"lpm_modulus\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621344 ""}  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_counter2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761861621344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hj " "Found entity 1: cntr_0hj" {  } { { "db/cntr_0hj.tdf" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/db/cntr_0hj.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761861621389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761861621389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0hj lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated " "Elaborating entity \"cntr_0hj\" for hierarchy \"lpm_counter2:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg2 lpm_shiftreg2:inst6 " "Elaborating entity \"lpm_shiftreg2\" for hierarchy \"lpm_shiftreg2:inst6\"" {  } { { "circuitoi2c.bdf" "inst6" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 328 312 456 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761861621398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg2:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761861621398 ""}  } { { "lpm_shiftreg2.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/lpm_shiftreg2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761861621398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "habdir GND " "Pin \"habdir\" is stuck at GND" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 88 -32 144 104 "habdir" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761861621787 "|circuitoi2c|habdir"} { "Warning" "WMLS_MLS_STUCK_PIN" "habdat GND " "Pin \"habdat\" is stuck at GND" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 440 -40 136 456 "habdat" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761861621787 "|circuitoi2c|habdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "ackout GND " "Pin \"ackout\" is stuck at GND" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 232 1288 1464 248 "ackout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761861621787 "|circuitoi2c|ackout"} { "Warning" "WMLS_MLS_STUCK_PIN" "soooy VCC " "Pin \"soooy\" is stuck at VCC" {  } { { "circuitoi2c.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_F/circuitoi2c.bdf" { { 232 784 960 248 "soooy" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761861621787 "|circuitoi2c|soooy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1761861621787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761861621862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1761861621991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761861622262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761861622262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761861622308 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761861622308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761861622308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761861622308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761861622332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 19:00:22 2025 " "Processing ended: Thu Oct 30 19:00:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761861622332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761861622332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761861622332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761861622332 ""}
