xpm_memory.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ram_tuto.gen/sources_1/ip/ila_0_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ram_tuto.gen/sources_1/ip/ila_0_1/hdl/verilog"
ila_0.vhd,vhdl,xil_defaultlib,../../../../ram_tuto.gen/sources_1/ip/ila_0_1/sim/ila_0.vhd,incdir="../../../../ram_tuto.gen/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
