<profile>

<section name = "Vitis HLS Report for 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8'" level="0">
<item name = "Date">Sat Mar  9 23:14:21 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_mm3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 9.733 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11778, 11778, 0.157 ms, 0.157 ms, 11778, 11778, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_88_7_VITIS_LOOP_90_8">11776, 11776, 47, 46, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3201, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 0, 336, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 496, -</column>
<column name="Register">-, -, 3547, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U42">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U43">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U44">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U45">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U46">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U47">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U48">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U49">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U50">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U51">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U52">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U53">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U54">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U55">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U56">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U57">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add99_u0_32fixp_10_fu_1841_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_11_fu_1868_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_12_fu_1895_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_13_fu_1922_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_14_fu_1949_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_15_fu_1976_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_1_fu_1394_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_2_fu_1459_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_3_fu_1524_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_4_fu_1583_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_5_fu_1706_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_6_fu_1733_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_7_fu_1760_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_8_fu_1787_p2">+, 0, 0, 39, 32, 32</column>
<column name="add99_u0_32fixp_9_fu_1814_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_24_fu_613_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_29_fu_783_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_30_fu_799_p2">+, 0, 0, 70, 63, 2</column>
<column name="empty_31_fu_814_p2">+, 0, 0, 70, 63, 2</column>
<column name="empty_32_fu_829_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_33_fu_844_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_34_fu_859_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_35_fu_874_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_36_fu_889_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_37_fu_904_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_38_fu_919_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_39_fu_934_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_40_fu_949_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_41_fu_964_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_42_fu_979_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_43_fu_994_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_45_fu_734_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_46_fu_1020_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_48_fu_1058_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_50_fu_1096_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_52_fu_1128_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_54_fu_1166_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_56_fu_1204_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_58_fu_1236_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_60_fu_1268_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_62_fu_1306_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_64_fu_1358_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_66_fu_1423_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_68_fu_1488_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_70_fu_1547_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_72_fu_1606_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_74_fu_1638_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_76_fu_1670_p2">+, 0, 0, 71, 64, 64</column>
<column name="indvar_flatten_next512_fu_635_p2">+, 0, 0, 16, 9, 1</column>
<column name="indvars_iv_next24_fu_1996_p2">+, 0, 0, 13, 5, 1</column>
<column name="indvars_iv_next28_dup645_fu_658_p2">+, 0, 0, 13, 5, 1</column>
<column name="p_mid1477_fu_680_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage28_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage29_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage30_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage31_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage32_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage33_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage40_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage41_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state42_io">and, 0, 0, 2, 1, 1</column>
<column name="exitcond266664_fu_644_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="exitcond_flatten513_fu_629_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="empty_28_fu_708_p3">select, 0, 0, 62, 1, 62</column>
<column name="indvars_iv23_mid2_fu_650_p3">select, 0, 0, 5, 1, 1</column>
<column name="indvars_iv27_cast4_mid2_v_fu_686_p3">select, 0, 0, 5, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">205, 47, 1, 47</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten511_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_indvars_iv23_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvars_iv27_load">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten511_fu_154">9, 2, 9, 18</column>
<column name="indvars_iv23_fu_146">9, 2, 5, 10</column>
<column name="indvars_iv27_fu_150">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">156, 33, 64, 2112</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_28_reg_2056">62, 0, 62, 0</column>
<column name="empty_44_reg_2062">4, 0, 4, 0</column>
<column name="exitcond_flatten513_reg_2047">1, 0, 1, 0</column>
<column name="gmem_addr_10_read_reg_2246">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_2163">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_2264">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_2174">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_2281">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_2185">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_2292">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_2196">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_2308">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_2207">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_2324">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_2218">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_2335">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_2224">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_2346">32, 0, 32, 0</column>
<column name="gmem_addr_17_reg_2240">64, 0, 64, 0</column>
<column name="gmem_addr_18_read_reg_2362">32, 0, 32, 0</column>
<column name="gmem_addr_18_reg_2258">64, 0, 64, 0</column>
<column name="gmem_addr_19_read_reg_2378">32, 0, 32, 0</column>
<column name="gmem_addr_19_reg_2275">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_2158">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_2105">64, 0, 64, 0</column>
<column name="gmem_addr_20_read_reg_2394">32, 0, 32, 0</column>
<column name="gmem_addr_20_reg_2286">64, 0, 64, 0</column>
<column name="gmem_addr_21_read_reg_2410">32, 0, 32, 0</column>
<column name="gmem_addr_21_reg_2302">64, 0, 64, 0</column>
<column name="gmem_addr_22_read_reg_2426">32, 0, 32, 0</column>
<column name="gmem_addr_22_reg_2318">64, 0, 64, 0</column>
<column name="gmem_addr_23_read_reg_2454">32, 0, 32, 0</column>
<column name="gmem_addr_23_reg_2329">64, 0, 64, 0</column>
<column name="gmem_addr_24_read_reg_2464">32, 0, 32, 0</column>
<column name="gmem_addr_24_reg_2340">64, 0, 64, 0</column>
<column name="gmem_addr_25_read_reg_2474">32, 0, 32, 0</column>
<column name="gmem_addr_25_reg_2351">64, 0, 64, 0</column>
<column name="gmem_addr_26_read_reg_2484">32, 0, 32, 0</column>
<column name="gmem_addr_26_reg_2367">64, 0, 64, 0</column>
<column name="gmem_addr_27_read_reg_2494">32, 0, 32, 0</column>
<column name="gmem_addr_27_reg_2383">64, 0, 64, 0</column>
<column name="gmem_addr_28_read_reg_2504">32, 0, 32, 0</column>
<column name="gmem_addr_28_reg_2399">64, 0, 64, 0</column>
<column name="gmem_addr_29_read_reg_2514">32, 0, 32, 0</column>
<column name="gmem_addr_29_reg_2415">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_2169">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_2111">64, 0, 64, 0</column>
<column name="gmem_addr_30_read_reg_2524">32, 0, 32, 0</column>
<column name="gmem_addr_30_reg_2431">64, 0, 64, 0</column>
<column name="gmem_addr_31_read_reg_2534">32, 0, 32, 0</column>
<column name="gmem_addr_31_reg_2437">64, 0, 64, 0</column>
<column name="gmem_addr_32_read_reg_2544">32, 0, 32, 0</column>
<column name="gmem_addr_32_reg_2443">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_2180">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_2117">64, 0, 64, 0</column>
<column name="gmem_addr_4_reg_2075">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_2191">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_2123">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_2202">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_2129">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_2213">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_2135">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_2230">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_2141">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_2235">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_2152">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2147">32, 0, 32, 0</column>
<column name="indvar_flatten511_fu_154">9, 0, 9, 0</column>
<column name="indvars_iv23_fu_146">5, 0, 5, 0</column>
<column name="indvars_iv23_mid2_reg_2051">5, 0, 5, 0</column>
<column name="indvars_iv27_fu_150">5, 0, 5, 0</column>
<column name="p_cast236_cast_reg_2251">4, 0, 7, 3</column>
<column name="p_cast237_cast_reg_2269">4, 0, 8, 4</column>
<column name="p_cast239_cast_reg_2297">4, 0, 9, 5</column>
<column name="p_cast240_cast_reg_2313">4, 0, 9, 5</column>
<column name="p_v590_reg_2087">63, 0, 63, 0</column>
<column name="tmp_11_reg_2421">16, 0, 16, 0</column>
<column name="tmp_13_reg_2449">16, 0, 16, 0</column>
<column name="tmp_15_reg_2459">16, 0, 16, 0</column>
<column name="tmp_17_reg_2469">16, 0, 16, 0</column>
<column name="tmp_19_reg_2479">16, 0, 16, 0</column>
<column name="tmp_21_reg_2489">16, 0, 16, 0</column>
<column name="tmp_23_reg_2499">16, 0, 16, 0</column>
<column name="tmp_25_reg_2509">16, 0, 16, 0</column>
<column name="tmp_27_reg_2519">16, 0, 16, 0</column>
<column name="tmp_29_reg_2529">16, 0, 16, 0</column>
<column name="tmp_31_reg_2539">16, 0, 16, 0</column>
<column name="tmp_33_reg_2549">16, 0, 16, 0</column>
<column name="tmp_3_reg_2357">16, 0, 16, 0</column>
<column name="tmp_5_reg_2373">16, 0, 16, 0</column>
<column name="tmp_7_reg_2389">16, 0, 16, 0</column>
<column name="tmp_9_reg_2405">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="E">in, 64, ap_none, E, scalar</column>
<column name="G">in, 64, ap_none, G, scalar</column>
<column name="F">in, 64, ap_none, F, scalar</column>
</table>
</item>
</section>
</profile>
