module full_adder(sum, car_out, car_in, a, b);

output sum, car_out;
input car_in, a, b;

wire sum, car_out, car_in, a, b;
wire out1, out2, out3;

xor xor1( out1, a, b );
xor xor2( sum, out1, car_in );
and and1( out2, out1, car_in );
and and2( out3, a, b );
or(car_out, out2, out3);

endmodule
