#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 28 12:44:12 2018
# Process ID: 1144
# Current directory: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney7_step_motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5132 D:\ME\FPGA CD_rev2_1\vhdl_projeleri\deney7_step_motor\deney7_step_motor.xpr
# Log file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney7_step_motor/vivado.log
# Journal file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney7_step_motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney7_step_motor/deney7_step_motor.xpr}
INFO: [Project 1-313] Project file moved from 'D:/ME/FPGA CD_rev2_1/deney7_step_motor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 839.230 ; gain = 100.914
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jul 28 12:44:43 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney7_step_motor/deney7_step_motor.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 28 12:54:11 2018...
