IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.73        Core1: 106.55        
Core2: 37.38        Core3: 39.67        
Core4: 45.16        Core5: 64.00        
Core6: 62.65        Core7: 105.88        
Core8: 37.82        Core9: 17.93        
Core10: 35.44        Core11: 90.88        
Core12: 38.50        Core13: 23.14        
Core14: 22.91        Core15: 17.80        
Core16: 52.50        Core17: 40.88        
Core18: 22.26        Core19: 18.90        
Core20: 30.89        Core21: 19.93        
Core22: 21.37        Core23: 23.68        
Core24: 53.44        Core25: 18.12        
Core26: 20.80        Core27: 27.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.37
Socket1: 58.49
DDR read Latency(ns)
Socket0: 193.99
Socket1: 1146.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.80        Core1: 106.21        
Core2: 36.62        Core3: 40.14        
Core4: 41.17        Core5: 58.89        
Core6: 57.86        Core7: 105.49        
Core8: 36.40        Core9: 42.75        
Core10: 37.45        Core11: 90.60        
Core12: 35.87        Core13: 23.68        
Core14: 22.53        Core15: 17.71        
Core16: 66.72        Core17: 41.67        
Core18: 22.28        Core19: 19.06        
Core20: 30.34        Core21: 20.32        
Core22: 21.51        Core23: 23.31        
Core24: 42.61        Core25: 18.24        
Core26: 20.88        Core27: 23.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.44
Socket1: 57.94
DDR read Latency(ns)
Socket0: 193.57
Socket1: 1144.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.63        Core1: 105.81        
Core2: 30.43        Core3: 42.25        
Core4: 35.23        Core5: 57.97        
Core6: 60.51        Core7: 105.92        
Core8: 37.75        Core9: 49.44        
Core10: 37.15        Core11: 91.22        
Core12: 38.46        Core13: 22.63        
Core14: 23.26        Core15: 18.05        
Core16: 49.04        Core17: 41.36        
Core18: 21.98        Core19: 18.89        
Core20: 30.25        Core21: 19.85        
Core22: 21.67        Core23: 21.06        
Core24: 60.32        Core25: 18.32        
Core26: 21.69        Core27: 23.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.53
Socket1: 57.89
DDR read Latency(ns)
Socket0: 193.32
Socket1: 1163.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 87.16        Core1: 105.57        
Core2: 35.17        Core3: 41.39        
Core4: 33.53        Core5: 57.59        
Core6: 62.87        Core7: 104.98        
Core8: 32.98        Core9: 44.62        
Core10: 37.07        Core11: 91.66        
Core12: 35.31        Core13: 22.95        
Core14: 22.81        Core15: 18.14        
Core16: 77.64        Core17: 41.42        
Core18: 21.02        Core19: 18.55        
Core20: 29.33        Core21: 19.76        
Core22: 21.23        Core23: 22.13        
Core24: 58.67        Core25: 17.93        
Core26: 20.55        Core27: 25.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.57
Socket1: 57.71
DDR read Latency(ns)
Socket0: 192.28
Socket1: 1154.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.33        Core1: 106.24        
Core2: 36.12        Core3: 41.84        
Core4: 45.19        Core5: 59.22        
Core6: 61.92        Core7: 106.59        
Core8: 27.83        Core9: 18.61        
Core10: 36.07        Core11: 96.34        
Core12: 38.38        Core13: 22.92        
Core14: 22.81        Core15: 18.19        
Core16: 72.12        Core17: 41.43        
Core18: 21.38        Core19: 18.61        
Core20: 30.67        Core21: 20.18        
Core22: 21.53        Core23: 21.11        
Core24: 55.58        Core25: 17.38        
Core26: 20.27        Core27: 23.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.85
Socket1: 58.77
DDR read Latency(ns)
Socket0: 195.81
Socket1: 1133.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 88.84        Core1: 105.92        
Core2: 37.71        Core3: 40.09        
Core4: 40.70        Core5: 59.80        
Core6: 58.18        Core7: 105.59        
Core8: 36.59        Core9: 41.75        
Core10: 38.26        Core11: 89.76        
Core12: 35.66        Core13: 22.66        
Core14: 22.44        Core15: 18.19        
Core16: 63.54        Core17: 41.56        
Core18: 21.74        Core19: 18.99        
Core20: 27.89        Core21: 19.85        
Core22: 21.21        Core23: 21.91        
Core24: 57.21        Core25: 18.37        
Core26: 21.49        Core27: 23.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.30
Socket1: 58.05
DDR read Latency(ns)
Socket0: 192.51
Socket1: 1122.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.29        Core1: 73.09        
Core2: 62.02        Core3: 54.57        
Core4: 142.83        Core5: 64.96        
Core6: 48.30        Core7: 141.09        
Core8: 146.57        Core9: 45.21        
Core10: 94.72        Core11: 139.66        
Core12: 147.51        Core13: 47.60        
Core14: 44.84        Core15: 18.27        
Core16: 71.53        Core17: 41.43        
Core18: 41.44        Core19: 17.91        
Core20: 95.72        Core21: 18.74        
Core22: 42.54        Core23: 29.67        
Core24: 71.79        Core25: 18.10        
Core26: 44.15        Core27: 31.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.78
Socket1: 59.54
DDR read Latency(ns)
Socket0: 238.01
Socket1: 1596.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 137.77        Core1: 70.33        
Core2: 63.17        Core3: 51.99        
Core4: 142.35        Core5: 67.48        
Core6: 46.40        Core7: 140.12        
Core8: 146.15        Core9: 37.55        
Core10: 77.19        Core11: 138.72        
Core12: 147.02        Core13: 49.12        
Core14: 45.74        Core15: 18.23        
Core16: 72.69        Core17: 47.32        
Core18: 40.54        Core19: 18.34        
Core20: 62.31        Core21: 18.60        
Core22: 43.50        Core23: 29.22        
Core24: 71.61        Core25: 18.62        
Core26: 43.82        Core27: 28.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.24
Socket1: 59.03
DDR read Latency(ns)
Socket0: 238.15
Socket1: 1555.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 140.59        Core1: 72.01        
Core2: 61.61        Core3: 51.85        
Core4: 143.34        Core5: 66.96        
Core6: 41.76        Core7: 140.27        
Core8: 147.85        Core9: 44.53        
Core10: 81.06        Core11: 140.35        
Core12: 149.11        Core13: 48.40        
Core14: 45.97        Core15: 18.39        
Core16: 37.38        Core17: 41.06        
Core18: 40.92        Core19: 17.83        
Core20: 74.05        Core21: 18.75        
Core22: 42.57        Core23: 27.03        
Core24: 69.27        Core25: 18.20        
Core26: 45.68        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.04
Socket1: 59.08
DDR read Latency(ns)
Socket0: 240.18
Socket1: 1591.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.82        Core1: 74.06        
Core2: 63.05        Core3: 53.95        
Core4: 142.58        Core5: 67.62        
Core6: 52.18        Core7: 140.60        
Core8: 147.38        Core9: 48.00        
Core10: 68.47        Core11: 138.78        
Core12: 147.76        Core13: 50.84        
Core14: 47.72        Core15: 18.45        
Core16: 64.84        Core17: 19.42        
Core18: 40.33        Core19: 18.01        
Core20: 90.45        Core21: 18.61        
Core22: 43.43        Core23: 28.45        
Core24: 65.85        Core25: 18.45        
Core26: 45.14        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.26
Socket1: 59.20
DDR read Latency(ns)
Socket0: 240.25
Socket1: 1585.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.00        Core1: 73.35        
Core2: 60.85        Core3: 52.49        
Core4: 143.22        Core5: 66.89        
Core6: 47.05        Core7: 141.06        
Core8: 149.39        Core9: 45.90        
Core10: 93.87        Core11: 140.57        
Core12: 147.33        Core13: 50.97        
Core14: 45.92        Core15: 18.45        
Core16: 71.90        Core17: 44.62        
Core18: 41.04        Core19: 18.33        
Core20: 77.35        Core21: 18.53        
Core22: 44.59        Core23: 26.51        
Core24: 69.92        Core25: 18.44        
Core26: 44.46        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.35
Socket1: 59.21
DDR read Latency(ns)
Socket0: 239.92
Socket1: 1616.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 140.25        Core1: 73.35        
Core2: 63.43        Core3: 52.77        
Core4: 143.62        Core5: 60.00        
Core6: 50.34        Core7: 140.92        
Core8: 147.14        Core9: 35.61        
Core10: 87.94        Core11: 138.48        
Core12: 145.32        Core13: 50.07        
Core14: 46.56        Core15: 18.72        
Core16: 60.75        Core17: 44.62        
Core18: 40.60        Core19: 18.01        
Core20: 91.50        Core21: 18.72        
Core22: 42.83        Core23: 24.73        
Core24: 67.92        Core25: 18.17        
Core26: 44.36        Core27: 30.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.86
Socket1: 58.22
DDR read Latency(ns)
Socket0: 236.02
Socket1: 1562.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.29        Core1: 148.89        
Core2: 36.25        Core3: 53.24        
Core4: 144.78        Core5: 150.19        
Core6: 80.66        Core7: 120.58        
Core8: 121.58        Core9: 43.38        
Core10: 75.17        Core11: 113.18        
Core12: 35.88        Core13: 55.86        
Core14: 35.27        Core15: 20.48        
Core16: 62.49        Core17: 50.07        
Core18: 32.35        Core19: 20.78        
Core20: 47.32        Core21: 20.73        
Core22: 31.99        Core23: 36.21        
Core24: 54.44        Core25: 20.43        
Core26: 31.61        Core27: 31.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.95
Socket1: 78.76
DDR read Latency(ns)
Socket0: 230.36
Socket1: 1171.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.84        Core1: 149.09        
Core2: 34.68        Core3: 53.35        
Core4: 147.16        Core5: 150.71        
Core6: 63.09        Core7: 120.37        
Core8: 123.15        Core9: 52.44        
Core10: 68.12        Core11: 114.71        
Core12: 55.52        Core13: 53.76        
Core14: 36.25        Core15: 19.82        
Core16: 68.74        Core17: 51.03        
Core18: 33.66        Core19: 20.88        
Core20: 43.70        Core21: 21.07        
Core22: 32.75        Core23: 36.25        
Core24: 55.25        Core25: 20.06        
Core26: 31.77        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.27
Socket1: 78.62
DDR read Latency(ns)
Socket0: 232.80
Socket1: 1197.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.30        Core1: 149.59        
Core2: 35.57        Core3: 53.53        
Core4: 147.38        Core5: 149.59        
Core6: 71.20        Core7: 121.73        
Core8: 123.62        Core9: 55.38        
Core10: 69.02        Core11: 115.05        
Core12: 56.77        Core13: 55.32        
Core14: 35.94        Core15: 20.17        
Core16: 63.22        Core17: 61.43        
Core18: 34.05        Core19: 20.38        
Core20: 40.03        Core21: 20.74        
Core22: 32.69        Core23: 35.47        
Core24: 51.99        Core25: 20.85        
Core26: 33.00        Core27: 27.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.72
Socket1: 78.89
DDR read Latency(ns)
Socket0: 233.15
Socket1: 1191.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 125.43        Core1: 149.52        
Core2: 38.38        Core3: 52.33        
Core4: 148.25        Core5: 150.88        
Core6: 63.48        Core7: 121.03        
Core8: 124.01        Core9: 45.22        
Core10: 64.01        Core11: 114.90        
Core12: 57.92        Core13: 54.05        
Core14: 35.25        Core15: 19.78        
Core16: 68.40        Core17: 51.77        
Core18: 33.11        Core19: 21.00        
Core20: 33.33        Core21: 21.00        
Core22: 32.72        Core23: 35.91        
Core24: 54.18        Core25: 20.28        
Core26: 32.79        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.90
Socket1: 78.83
DDR read Latency(ns)
Socket0: 232.98
Socket1: 1207.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.03        Core1: 150.36        
Core2: 39.68        Core3: 55.74        
Core4: 147.14        Core5: 149.85        
Core6: 91.51        Core7: 122.25        
Core8: 123.38        Core9: 50.16        
Core10: 66.85        Core11: 115.19        
Core12: 56.07        Core13: 55.42        
Core14: 35.70        Core15: 20.44        
Core16: 67.75        Core17: 45.94        
Core18: 33.71        Core19: 20.43        
Core20: 37.99        Core21: 20.73        
Core22: 32.69        Core23: 35.73        
Core24: 55.20        Core25: 20.99        
Core26: 32.35        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.86
Socket1: 79.37
DDR read Latency(ns)
Socket0: 232.82
Socket1: 1211.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 125.34        Core1: 151.40        
Core2: 40.42        Core3: 51.46        
Core4: 148.28        Core5: 151.69        
Core6: 54.27        Core7: 121.74        
Core8: 123.30        Core9: 36.33        
Core10: 86.62        Core11: 115.58        
Core12: 58.22        Core13: 54.51        
Core14: 35.45        Core15: 20.11        
Core16: 63.18        Core17: 44.84        
Core18: 33.14        Core19: 20.97        
Core20: 37.42        Core21: 20.94        
Core22: 32.09        Core23: 32.60        
Core24: 55.42        Core25: 20.38        
Core26: 32.28        Core27: 27.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.09
Socket1: 79.24
DDR read Latency(ns)
Socket0: 233.98
Socket1: 1189.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 166.83        Core1: 142.09        
Core2: 68.67        Core3: 59.70        
Core4: 168.61        Core5: 161.88        
Core6: 66.65        Core7: 157.20        
Core8: 149.08        Core9: 37.01        
Core10: 88.61        Core11: 150.49        
Core12: 155.25        Core13: 45.26        
Core14: 49.71        Core15: 19.72        
Core16: 93.19        Core17: 61.83        
Core18: 49.84        Core19: 20.40        
Core20: 91.94        Core21: 19.92        
Core22: 48.35        Core23: 25.12        
Core24: 53.70        Core25: 21.81        
Core26: 41.43        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 105.64
Socket1: 83.66
DDR read Latency(ns)
Socket0: 252.67
Socket1: 1324.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 108.44        Core1: 100.48        
Core2: 47.88        Core3: 52.63        
Core4: 97.60        Core5: 107.24        
Core6: 41.61        Core7: 127.97        
Core8: 94.26        Core9: 46.64        
Core10: 44.23        Core11: 124.17        
Core12: 101.30        Core13: 23.51        
Core14: 36.42        Core15: 19.42        
Core16: 67.53        Core17: 54.60        
Core18: 36.37        Core19: 20.53        
Core20: 82.22        Core21: 20.01        
Core22: 35.94        Core23: 24.04        
Core24: 50.53        Core25: 21.85        
Core26: 32.71        Core27: 28.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.40
Socket1: 71.55
DDR read Latency(ns)
Socket0: 220.45
Socket1: 1125.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 120.97        Core1: 56.15        
Core2: 56.14        Core3: 49.55        
Core4: 46.51        Core5: 125.41        
Core6: 55.32        Core7: 131.53        
Core8: 121.61        Core9: 48.40        
Core10: 36.21        Core11: 125.94        
Core12: 129.37        Core13: 20.79        
Core14: 37.00        Core15: 18.21        
Core16: 68.93        Core17: 44.69        
Core18: 35.64        Core19: 19.34        
Core20: 68.55        Core21: 18.69        
Core22: 33.85        Core23: 21.58        
Core24: 52.39        Core25: 20.67        
Core26: 31.37        Core27: 27.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.52
Socket1: 64.08
DDR read Latency(ns)
Socket0: 230.78
Socket1: 1269.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 123.32        Core1: 69.68        
Core2: 56.06        Core3: 49.71        
Core4: 55.87        Core5: 127.56        
Core6: 53.84        Core7: 131.98        
Core8: 123.93        Core9: 49.21        
Core10: 39.78        Core11: 129.27        
Core12: 128.96        Core13: 21.06        
Core14: 37.14        Core15: 18.70        
Core16: 55.89        Core17: 49.18        
Core18: 36.27        Core19: 19.42        
Core20: 74.17        Core21: 19.07        
Core22: 35.72        Core23: 22.84        
Core24: 54.64        Core25: 20.51        
Core26: 31.63        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.29
Socket1: 67.15
DDR read Latency(ns)
Socket0: 231.12
Socket1: 1266.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 119.52        Core1: 57.18        
Core2: 57.79        Core3: 49.96        
Core4: 51.24        Core5: 130.80        
Core6: 62.61        Core7: 133.97        
Core8: 125.53        Core9: 50.01        
Core10: 40.56        Core11: 129.99        
Core12: 134.57        Core13: 49.84        
Core14: 36.79        Core15: 18.48        
Core16: 70.02        Core17: 50.57        
Core18: 35.15        Core19: 19.17        
Core20: 77.70        Core21: 18.83        
Core22: 34.90        Core23: 22.47        
Core24: 52.55        Core25: 20.69        
Core26: 31.12        Core27: 28.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.49
Socket1: 65.81
DDR read Latency(ns)
Socket0: 232.34
Socket1: 1306.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 137.67        Core1: 110.00        
Core2: 49.01        Core3: 50.96        
Core4: 130.58        Core5: 138.31        
Core6: 38.50        Core7: 132.89        
Core8: 96.82        Core9: 48.62        
Core10: 59.85        Core11: 120.06        
Core12: 119.41        Core13: 41.07        
Core14: 38.89        Core15: 18.97        
Core16: 69.87        Core17: 51.96        
Core18: 36.39        Core19: 19.67        
Core20: 82.38        Core21: 19.12        
Core22: 35.42        Core23: 23.12        
Core24: 55.84        Core25: 20.95        
Core26: 32.95        Core27: 25.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.07
Socket1: 72.04
DDR read Latency(ns)
Socket0: 234.27
Socket1: 1213.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 168.73        Core1: 160.51        
Core2: 39.31        Core3: 58.06        
Core4: 173.53        Core5: 151.45        
Core6: 65.80        Core7: 157.40        
Core8: 158.11        Core9: 58.63        
Core10: 98.39        Core11: 164.44        
Core12: 163.37        Core13: 56.19        
Core14: 48.71        Core15: 19.24        
Core16: 81.43        Core17: 23.12        
Core18: 51.12        Core19: 19.46        
Core20: 114.54        Core21: 22.93        
Core22: 44.15        Core23: 27.23        
Core24: 76.05        Core25: 20.02        
Core26: 45.46        Core27: 36.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.38
Socket1: 89.04
DDR read Latency(ns)
Socket0: 255.54
Socket1: 1382.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 170.18        Core1: 160.42        
Core2: 67.80        Core3: 57.24        
Core4: 173.86        Core5: 151.49        
Core6: 64.04        Core7: 157.93        
Core8: 158.61        Core9: 58.83        
Core10: 106.94        Core11: 165.50        
Core12: 163.01        Core13: 57.92        
Core14: 51.05        Core15: 18.90        
Core16: 76.94        Core17: 21.36        
Core18: 50.91        Core19: 18.83        
Core20: 104.68        Core21: 22.06        
Core22: 43.07        Core23: 27.42        
Core24: 68.72        Core25: 19.71        
Core26: 46.31        Core27: 31.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 109.42
Socket1: 87.86
DDR read Latency(ns)
Socket0: 256.20
Socket1: 1381.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 167.60        Core1: 158.41        
Core2: 55.61        Core3: 58.71        
Core4: 173.70        Core5: 146.35        
Core6: 62.95        Core7: 158.19        
Core8: 160.29        Core9: 57.57        
Core10: 104.83        Core11: 164.21        
Core12: 160.41        Core13: 43.75        
Core14: 49.08        Core15: 19.03        
Core16: 77.46        Core17: 23.94        
Core18: 50.51        Core19: 19.25        
Core20: 68.98        Core21: 22.59        
Core22: 42.83        Core23: 26.20        
Core24: 65.89        Core25: 19.53        
Core26: 46.24        Core27: 31.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 107.70
Socket1: 87.79
DDR read Latency(ns)
Socket0: 256.70
Socket1: 1350.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 171.68        Core1: 156.19        
Core2: 71.97        Core3: 61.14        
Core4: 173.12        Core5: 147.21        
Core6: 69.19        Core7: 159.49        
Core8: 159.46        Core9: 57.32        
Core10: 104.40        Core11: 163.22        
Core12: 160.12        Core13: 44.49        
Core14: 50.64        Core15: 18.94        
Core16: 80.75        Core17: 24.11        
Core18: 49.14        Core19: 19.77        
Core20: 116.58        Core21: 22.47        
Core22: 43.59        Core23: 26.35        
Core24: 70.55        Core25: 20.00        
Core26: 45.32        Core27: 34.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.85
Socket1: 88.19
DDR read Latency(ns)
Socket0: 256.66
Socket1: 1375.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 170.43        Core1: 155.61        
Core2: 67.40        Core3: 58.60        
Core4: 173.97        Core5: 145.28        
Core6: 67.11        Core7: 154.53        
Core8: 159.19        Core9: 58.82        
Core10: 75.26        Core11: 163.20        
Core12: 161.10        Core13: 37.21        
Core14: 50.00        Core15: 19.36        
Core16: 80.94        Core17: 23.85        
Core18: 50.76        Core19: 19.10        
Core20: 116.00        Core21: 22.80        
Core22: 44.22        Core23: 25.63        
Core24: 74.18        Core25: 19.62        
Core26: 45.34        Core27: 33.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.50
Socket1: 86.97
DDR read Latency(ns)
Socket0: 256.32
Socket1: 1362.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 168.39        Core1: 157.43        
Core2: 68.29        Core3: 58.01        
Core4: 171.62        Core5: 147.36        
Core6: 65.65        Core7: 155.61        
Core8: 158.87        Core9: 58.36        
Core10: 105.19        Core11: 164.39        
Core12: 160.19        Core13: 65.15        
Core14: 50.38        Core15: 18.92        
Core16: 54.61        Core17: 21.15        
Core18: 50.09        Core19: 19.35        
Core20: 112.85        Core21: 22.15        
Core22: 43.31        Core23: 27.14        
Core24: 76.13        Core25: 19.46        
Core26: 46.28        Core27: 33.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 107.95
Socket1: 87.09
DDR read Latency(ns)
Socket0: 256.03
Socket1: 1363.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.19        Core1: 124.12        
Core2: 58.43        Core3: 27.71        
Core4: 123.74        Core5: 79.80        
Core6: 90.54        Core7: 137.54        
Core8: 130.42        Core9: 52.25        
Core10: 60.19        Core11: 130.78        
Core12: 138.30        Core13: 55.60        
Core14: 37.20        Core15: 20.26        
Core16: 54.60        Core17: 50.43        
Core18: 36.22        Core19: 18.95        
Core20: 75.19        Core21: 19.41        
Core22: 38.22        Core23: 30.21        
Core24: 37.07        Core25: 19.84        
Core26: 29.93        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.33
Socket1: 69.05
DDR read Latency(ns)
Socket0: 234.13
Socket1: 1361.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.42        Core1: 126.16        
Core2: 58.42        Core3: 27.67        
Core4: 126.46        Core5: 77.52        
Core6: 85.77        Core7: 140.01        
Core8: 128.65        Core9: 47.63        
Core10: 66.81        Core11: 132.59        
Core12: 137.53        Core13: 47.84        
Core14: 36.88        Core15: 20.18        
Core16: 58.43        Core17: 45.28        
Core18: 38.19        Core19: 18.73        
Core20: 73.84        Core21: 19.17        
Core22: 36.73        Core23: 27.86        
Core24: 31.90        Core25: 20.07        
Core26: 30.62        Core27: 26.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.67
Socket1: 69.55
DDR read Latency(ns)
Socket0: 234.68
Socket1: 1345.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.88        Core1: 122.67        
Core2: 58.84        Core3: 27.17        
Core4: 127.43        Core5: 52.86        
Core6: 77.69        Core7: 134.24        
Core8: 120.82        Core9: 46.16        
Core10: 68.03        Core11: 125.65        
Core12: 131.13        Core13: 49.19        
Core14: 34.85        Core15: 20.51        
Core16: 60.03        Core17: 34.85        
Core18: 35.56        Core19: 18.73        
Core20: 83.42        Core21: 19.23        
Core22: 36.75        Core23: 27.41        
Core24: 46.98        Core25: 20.14        
Core26: 29.19        Core27: 26.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.18
Socket1: 65.08
DDR read Latency(ns)
Socket0: 230.40
Socket1: 1324.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.62        Core1: 123.88        
Core2: 59.33        Core3: 26.64        
Core4: 125.72        Core5: 68.98        
Core6: 88.32        Core7: 136.80        
Core8: 128.63        Core9: 57.07        
Core10: 61.97        Core11: 129.52        
Core12: 133.89        Core13: 45.67        
Core14: 35.83        Core15: 20.47        
Core16: 45.50        Core17: 52.53        
Core18: 36.48        Core19: 18.38        
Core20: 81.98        Core21: 19.05        
Core22: 37.94        Core23: 26.88        
Core24: 48.05        Core25: 19.59        
Core26: 29.12        Core27: 24.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.40
Socket1: 67.35
DDR read Latency(ns)
Socket0: 232.26
Socket1: 1339.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.77        Core1: 125.97        
Core2: 36.09        Core3: 27.65        
Core4: 124.97        Core5: 74.87        
Core6: 87.46        Core7: 137.40        
Core8: 129.57        Core9: 51.73        
Core10: 66.73        Core11: 129.62        
Core12: 139.53        Core13: 41.74        
Core14: 35.71        Core15: 19.93        
Core16: 58.00        Core17: 47.42        
Core18: 37.14        Core19: 18.40        
Core20: 78.90        Core21: 19.29        
Core22: 37.89        Core23: 29.86        
Core24: 49.27        Core25: 19.97        
Core26: 29.98        Core27: 26.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.62
Socket1: 68.50
DDR read Latency(ns)
Socket0: 233.36
Socket1: 1328.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.84        Core1: 125.39        
Core2: 57.82        Core3: 27.54        
Core4: 128.86        Core5: 82.86        
Core6: 90.91        Core7: 140.00        
Core8: 128.23        Core9: 50.13        
Core10: 63.92        Core11: 130.77        
Core12: 141.39        Core13: 55.96        
Core14: 37.53        Core15: 20.08        
Core16: 46.04        Core17: 50.58        
Core18: 37.96        Core19: 18.96        
Core20: 73.89        Core21: 19.22        
Core22: 37.53        Core23: 27.46        
Core24: 50.45        Core25: 19.72        
Core26: 30.68        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.76
Socket1: 69.48
DDR read Latency(ns)
Socket0: 235.58
Socket1: 1346.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 72.84        Core1: 66.97        
Core2: 54.16        Core3: 45.96        
Core4: 51.79        Core5: 72.25        
Core6: 35.72        Core7: 105.26        
Core8: 34.81        Core9: 37.62        
Core10: 61.04        Core11: 107.20        
Core12: 31.83        Core13: 19.16        
Core14: 32.16        Core15: 17.73        
Core16: 60.03        Core17: 41.93        
Core18: 32.04        Core19: 18.25        
Core20: 55.01        Core21: 18.50        
Core22: 31.89        Core23: 25.20        
Core24: 42.25        Core25: 17.91        
Core26: 31.76        Core27: 22.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.81
Socket1: 55.18
DDR read Latency(ns)
Socket0: 197.62
Socket1: 1249.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.15        Core1: 64.94        
Core2: 55.45        Core3: 46.67        
Core4: 51.47        Core5: 71.96        
Core6: 36.22        Core7: 106.99        
Core8: 31.86        Core9: 43.25        
Core10: 66.46        Core11: 109.11        
Core12: 36.76        Core13: 41.77        
Core14: 31.10        Core15: 17.79        
Core16: 63.84        Core17: 39.61        
Core18: 32.97        Core19: 18.14        
Core20: 31.63        Core21: 18.22        
Core22: 32.11        Core23: 28.31        
Core24: 42.55        Core25: 18.26        
Core26: 30.69        Core27: 22.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.90
Socket1: 55.72
DDR read Latency(ns)
Socket0: 199.32
Socket1: 1269.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.45        Core1: 66.79        
Core2: 56.59        Core3: 46.71        
Core4: 52.87        Core5: 73.15        
Core6: 36.58        Core7: 107.47        
Core8: 35.44        Core9: 46.57        
Core10: 62.68        Core11: 109.27        
Core12: 39.64        Core13: 45.90        
Core14: 31.88        Core15: 17.79        
Core16: 68.05        Core17: 39.55        
Core18: 32.86        Core19: 18.13        
Core20: 61.36        Core21: 18.64        
Core22: 32.37        Core23: 28.36        
Core24: 38.80        Core25: 18.57        
Core26: 30.67        Core27: 21.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.10
Socket1: 56.21
DDR read Latency(ns)
Socket0: 200.74
Socket1: 1258.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.80        Core1: 65.02        
Core2: 44.15        Core3: 43.46        
Core4: 53.23        Core5: 73.65        
Core6: 37.70        Core7: 108.82        
Core8: 33.69        Core9: 40.49        
Core10: 64.08        Core11: 111.13        
Core12: 40.08        Core13: 39.62        
Core14: 31.68        Core15: 18.15        
Core16: 52.92        Core17: 43.83        
Core18: 32.66        Core19: 18.50        
Core20: 55.40        Core21: 18.63        
Core22: 32.84        Core23: 28.73        
Core24: 34.87        Core25: 18.21        
Core26: 31.27        Core27: 22.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.02
Socket1: 56.55
DDR read Latency(ns)
Socket0: 201.07
Socket1: 1236.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.43        Core1: 65.34        
Core2: 56.47        Core3: 45.32        
Core4: 52.50        Core5: 72.92        
Core6: 37.18        Core7: 108.64        
Core8: 36.34        Core9: 39.70        
Core10: 65.85        Core11: 110.43        
Core12: 37.66        Core13: 19.35        
Core14: 32.40        Core15: 18.10        
Core16: 64.14        Core17: 41.45        
Core18: 33.00        Core19: 18.15        
Core20: 55.87        Core21: 18.63        
Core22: 32.42        Core23: 28.43        
Core24: 41.69        Core25: 18.44        
Core26: 31.45        Core27: 21.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.09
Socket1: 56.09
DDR read Latency(ns)
Socket0: 201.13
Socket1: 1218.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.45        Core1: 69.11        
Core2: 55.72        Core3: 44.53        
Core4: 53.53        Core5: 72.78        
Core6: 36.62        Core7: 106.47        
Core8: 33.73        Core9: 39.38        
Core10: 60.45        Core11: 109.34        
Core12: 37.36        Core13: 18.11        
Core14: 31.90        Core15: 18.24        
Core16: 57.91        Core17: 38.02        
Core18: 32.62        Core19: 18.17        
Core20: 61.06        Core21: 18.54        
Core22: 32.37        Core23: 28.16        
Core24: 41.41        Core25: 18.29        
Core26: 30.96        Core27: 21.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.75
Socket1: 56.17
DDR read Latency(ns)
Socket0: 200.77
Socket1: 1236.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.55        Core1: 102.85        
Core2: 84.94        Core3: 46.66        
Core4: 30.40        Core5: 104.92        
Core6: 50.17        Core7: 118.95        
Core8: 116.43        Core9: 46.08        
Core10: 29.47        Core11: 119.08        
Core12: 113.96        Core13: 41.72        
Core14: 29.15        Core15: 20.69        
Core16: 37.85        Core17: 40.26        
Core18: 27.67        Core19: 18.95        
Core20: 42.52        Core21: 18.54        
Core22: 29.20        Core23: 22.24        
Core24: 59.01        Core25: 19.22        
Core26: 25.02        Core27: 26.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.68
Socket1: 67.12
DDR read Latency(ns)
Socket0: 210.89
Socket1: 1320.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 74.04        
Core2: 88.74        Core3: 43.33        
Core4: 54.84        Core5: 71.96        
Core6: 39.88        Core7: 114.35        
Core8: 102.97        Core9: 45.33        
Core10: 61.54        Core11: 115.49        
Core12: 104.55        Core13: 51.86        
Core14: 28.84        Core15: 20.64        
Core16: 33.90        Core17: 49.03        
Core18: 27.48        Core19: 18.71        
Core20: 31.70        Core21: 18.74        
Core22: 30.00        Core23: 21.62        
Core24: 69.86        Core25: 19.36        
Core26: 27.09        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.95
Socket1: 58.38
DDR read Latency(ns)
Socket0: 194.08
Socket1: 1440.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.55        Core1: 75.77        
Core2: 89.86        Core3: 43.20        
Core4: 48.78        Core5: 59.98        
Core6: 44.61        Core7: 114.45        
Core8: 102.68        Core9: 46.52        
Core10: 77.70        Core11: 116.03        
Core12: 101.36        Core13: 49.69        
Core14: 29.45        Core15: 21.21        
Core16: 35.88        Core17: 46.90        
Core18: 28.97        Core19: 19.26        
Core20: 39.42        Core21: 18.68        
Core22: 30.04        Core23: 21.83        
Core24: 73.29        Core25: 19.34        
Core26: 27.24        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.24
Socket1: 58.20
DDR read Latency(ns)
Socket0: 189.82
Socket1: 1420.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.55        Core1: 74.35        
Core2: 91.04        Core3: 47.71        
Core4: 36.42        Core5: 72.00        
Core6: 29.53        Core7: 113.70        
Core8: 103.03        Core9: 41.60        
Core10: 60.10        Core11: 114.12        
Core12: 102.02        Core13: 45.34        
Core14: 28.96        Core15: 20.45        
Core16: 38.86        Core17: 42.58        
Core18: 27.69        Core19: 18.79        
Core20: 42.09        Core21: 18.76        
Core22: 29.41        Core23: 21.60        
Core24: 68.46        Core25: 19.53        
Core26: 25.41        Core27: 25.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.04
Socket1: 58.62
DDR read Latency(ns)
Socket0: 189.90
Socket1: 1483.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.80        Core1: 73.80        
Core2: 89.78        Core3: 44.44        
Core4: 39.94        Core5: 73.84        
Core6: 38.74        Core7: 113.60        
Core8: 105.47        Core9: 48.05        
Core10: 71.53        Core11: 114.35        
Core12: 104.60        Core13: 41.60        
Core14: 28.63        Core15: 20.80        
Core16: 35.47        Core17: 36.25        
Core18: 27.81        Core19: 18.89        
Core20: 42.58        Core21: 18.45        
Core22: 29.99        Core23: 20.73        
Core24: 68.62        Core25: 19.16        
Core26: 26.13        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.57
Socket1: 58.55
DDR read Latency(ns)
Socket0: 192.43
Socket1: 1458.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 72.94        Core1: 95.09        
Core2: 93.99        Core3: 47.59        
Core4: 73.92        Core5: 95.72        
Core6: 44.50        Core7: 123.95        
Core8: 116.59        Core9: 38.45        
Core10: 53.34        Core11: 125.45        
Core12: 116.52        Core13: 43.27        
Core14: 33.41        Core15: 21.16        
Core16: 39.24        Core17: 45.89        
Core18: 32.65        Core19: 19.03        
Core20: 32.58        Core21: 19.00        
Core22: 34.53        Core23: 22.82        
Core24: 65.85        Core25: 19.90        
Core26: 30.70        Core27: 27.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.93
Socket1: 66.49
DDR read Latency(ns)
Socket0: 209.22
Socket1: 1483.29
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 96.82        Core1: 71.60        
Core2: 57.79        Core3: 44.18        
Core4: 49.52        Core5: 62.31        
Core6: 66.95        Core7: 109.04        
Core8: 25.93        Core9: 47.46        
Core10: 75.30        Core11: 97.94        
Core12: 28.77        Core13: 41.38        
Core14: 24.55        Core15: 19.61        
Core16: 36.06        Core17: 42.50        
Core18: 25.07        Core19: 18.79        
Core20: 50.96        Core21: 18.55        
Core22: 24.33        Core23: 24.03        
Core24: 52.07        Core25: 18.45        
Core26: 20.58        Core27: 25.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.34
Socket1: 55.37
DDR read Latency(ns)
Socket0: 182.68
Socket1: 1232.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.66        Core1: 60.08        
Core2: 58.24        Core3: 44.37        
Core4: 30.67        Core5: 68.57        
Core6: 83.22        Core7: 109.82        
Core8: 35.18        Core9: 43.43        
Core10: 89.63        Core11: 95.50        
Core12: 26.56        Core13: 47.65        
Core14: 25.27        Core15: 21.37        
Core16: 40.92        Core17: 34.40        
Core18: 24.66        Core19: 19.47        
Core20: 48.91        Core21: 19.63        
Core22: 25.43        Core23: 21.65        
Core24: 49.94        Core25: 19.69        
Core26: 21.30        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.40
Socket1: 57.20
DDR read Latency(ns)
Socket0: 177.03
Socket1: 1145.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 96.16        Core1: 60.80        
Core2: 55.54        Core3: 41.16        
Core4: 41.92        Core5: 61.78        
Core6: 63.74        Core7: 107.27        
Core8: 35.82        Core9: 41.25        
Core10: 74.47        Core11: 100.53        
Core12: 26.62        Core13: 45.42        
Core14: 23.78        Core15: 19.89        
Core16: 40.53        Core17: 44.23        
Core18: 23.77        Core19: 17.90        
Core20: 55.75        Core21: 17.98        
Core22: 24.06        Core23: 22.66        
Core24: 49.75        Core25: 18.08        
Core26: 20.94        Core27: 25.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.86
Socket1: 53.83
DDR read Latency(ns)
Socket0: 182.90
Socket1: 1264.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 93.70        Core1: 66.88        
Core2: 58.78        Core3: 44.03        
Core4: 39.66        Core5: 62.31        
Core6: 76.10        Core7: 107.91        
Core8: 36.16        Core9: 45.13        
Core10: 80.68        Core11: 95.40        
Core12: 27.82        Core13: 46.18        
Core14: 24.37        Core15: 20.86        
Core16: 35.08        Core17: 45.80        
Core18: 24.48        Core19: 18.86        
Core20: 54.84        Core21: 18.80        
Core22: 24.42        Core23: 23.14        
Core24: 56.54        Core25: 18.53        
Core26: 21.91        Core27: 26.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.15
Socket1: 55.53
DDR read Latency(ns)
Socket0: 176.65
Socket1: 1187.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 93.76        Core1: 65.36        
Core2: 58.58        Core3: 42.73        
Core4: 40.47        Core5: 61.48        
Core6: 75.16        Core7: 108.63        
Core8: 35.93        Core9: 48.15        
Core10: 81.58        Core11: 96.97        
Core12: 27.03        Core13: 46.85        
Core14: 25.43        Core15: 20.17        
Core16: 42.20        Core17: 45.36        
Core18: 24.83        Core19: 18.85        
Core20: 51.45        Core21: 18.76        
Core22: 24.96        Core23: 23.15        
Core24: 31.80        Core25: 19.01        
Core26: 21.22        Core27: 26.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.26
Socket1: 55.37
DDR read Latency(ns)
Socket0: 180.01
Socket1: 1198.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 97.98        Core1: 60.10        
Core2: 55.05        Core3: 40.90        
Core4: 43.37        Core5: 57.57        
Core6: 47.39        Core7: 107.02        
Core8: 34.44        Core9: 40.04        
Core10: 78.93        Core11: 106.21        
Core12: 27.18        Core13: 45.03        
Core14: 24.16        Core15: 19.31        
Core16: 40.91        Core17: 43.62        
Core18: 23.43        Core19: 17.66        
Core20: 53.86        Core21: 17.99        
Core22: 24.05        Core23: 22.16        
Core24: 48.19        Core25: 17.84        
Core26: 19.73        Core27: 25.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.57
Socket1: 53.02
DDR read Latency(ns)
Socket0: 184.83
Socket1: 1274.60
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.25        Core1: 82.60        
Core2: 60.53        Core3: 52.73        
Core4: 94.35        Core5: 74.88        
Core6: 73.32        Core7: 113.14        
Core8: 64.89        Core9: 49.46        
Core10: 64.92        Core11: 103.35        
Core12: 101.78        Core13: 52.04        
Core14: 33.19        Core15: 20.70        
Core16: 40.16        Core17: 54.62        
Core18: 32.48        Core19: 20.87        
Core20: 96.84        Core21: 20.49        
Core22: 32.27        Core23: 31.40        
Core24: 45.78        Core25: 21.06        
Core26: 31.11        Core27: 33.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.18
Socket1: 62.22
DDR read Latency(ns)
Socket0: 194.36
Socket1: 1238.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.02        Core1: 73.84        
Core2: 45.60        Core3: 49.29        
Core4: 102.56        Core5: 64.84        
Core6: 58.60        Core7: 120.13        
Core8: 94.38        Core9: 46.81        
Core10: 65.73        Core11: 122.06        
Core12: 96.78        Core13: 47.81        
Core14: 32.71        Core15: 19.09        
Core16: 39.97        Core17: 46.51        
Core18: 32.72        Core19: 19.86        
Core20: 92.89        Core21: 19.42        
Core22: 31.27        Core23: 30.07        
Core24: 33.35        Core25: 19.16        
Core26: 31.17        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.79
Socket1: 58.91
DDR read Latency(ns)
Socket0: 206.51
Socket1: 1301.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 76.93        
Core2: 54.93        Core3: 47.78        
Core4: 99.04        Core5: 72.67        
Core6: 62.55        Core7: 117.31        
Core8: 85.70        Core9: 44.00        
Core10: 63.80        Core11: 109.54        
Core12: 103.50        Core13: 49.76        
Core14: 33.08        Core15: 19.27        
Core16: 33.45        Core17: 36.81        
Core18: 33.35        Core19: 19.58        
Core20: 91.04        Core21: 19.45        
Core22: 31.99        Core23: 29.93        
Core24: 47.28        Core25: 19.70        
Core26: 31.60        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.20
Socket1: 58.94
DDR read Latency(ns)
Socket0: 202.45
Socket1: 1304.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.41        Core1: 75.62        
Core2: 56.50        Core3: 48.32        
Core4: 103.97        Core5: 68.20        
Core6: 63.47        Core7: 120.69        
Core8: 96.06        Core9: 50.16        
Core10: 66.41        Core11: 119.51        
Core12: 110.06        Core13: 49.53        
Core14: 32.44        Core15: 19.06        
Core16: 41.58        Core17: 47.53        
Core18: 33.53        Core19: 19.75        
Core20: 96.17        Core21: 19.42        
Core22: 31.36        Core23: 29.30        
Core24: 44.29        Core25: 19.21        
Core26: 31.79        Core27: 26.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.32
Socket1: 59.41
DDR read Latency(ns)
Socket0: 206.07
Socket1: 1358.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.43        Core1: 76.05        
Core2: 60.11        Core3: 47.72        
Core4: 113.75        Core5: 60.84        
Core6: 66.14        Core7: 126.29        
Core8: 121.99        Core9: 40.72        
Core10: 59.99        Core11: 134.57        
Core12: 122.82        Core13: 47.09        
Core14: 34.87        Core15: 18.68        
Core16: 41.84        Core17: 20.51        
Core18: 34.45        Core19: 19.48        
Core20: 88.78        Core21: 19.49        
Core22: 33.65        Core23: 29.00        
Core24: 46.84        Core25: 19.14        
Core26: 33.32        Core27: 26.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.07
Socket1: 59.51
DDR read Latency(ns)
Socket0: 218.09
Socket1: 1343.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.06        Core1: 78.20        
Core2: 56.17        Core3: 48.40        
Core4: 99.72        Core5: 70.45        
Core6: 52.03        Core7: 116.78        
Core8: 95.54        Core9: 40.34        
Core10: 61.94        Core11: 118.00        
Core12: 104.62        Core13: 49.93        
Core14: 33.80        Core15: 19.72        
Core16: 40.38        Core17: 39.62        
Core18: 33.31        Core19: 20.10        
Core20: 88.82        Core21: 19.58        
Core22: 32.56        Core23: 29.50        
Core24: 53.99        Core25: 19.64        
Core26: 33.13        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.25
Socket1: 60.34
DDR read Latency(ns)
Socket0: 204.96
Socket1: 1321.33
