#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Fri Nov 22 19:35:23 2013
# Process ID: 15648
# Log file: C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/Z_system_wrapper.rdi
# Journal file: C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.runs/impl_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Z_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/constraints/ila.xdc] for cell 'Z_system_i/ila_0/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/constraints/ila.xdc] for cell 'Z_system_i/ila_0/inst'
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_jtag_axi_0_0/jtag_axi/constraints/jtag_axi.xdc] for cell 'Z_system_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_jtag_axi_0_0/jtag_axi/constraints/jtag_axi.xdc] for cell 'Z_system_i/jtag_axi_0/inst'
Parsing XDC File [C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/Z_system_wrapper_ZB.xdc]
Finished Parsing XDC File [C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/Z_system_wrapper_ZB.xdc]
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_ds_17/Z_system_auto_ds_17_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_ds_17/Z_system_auto_ds_17_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_18/Z_system_auto_us_18_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_18/Z_system_auto_us_18_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_19/Z_system_auto_us_19_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_19/Z_system_auto_us_19_clocks.xdc] for cell 'Z_system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/.Xil/Vivado-15648-/dcp/Z_system_wrapper.xdc]
Finished Parsing XDC File [C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/.Xil/Vivado-15648-/dcp/Z_system_wrapper.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 813.855 ; gain = 630.219
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 819.328 ; gain = 5.465

Starting Logic Optimization Task
Logic Optimization | Checksum: eb88ea9b
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-126] Generating and synthesizing debug core dbg_hub...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 849.777 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: ab7c904b

Time (s): cpu = 00:00:04 ; elapsed = 00:01:23 . Memory (MB): peak = 849.777 ; gain = 30.449

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bc7e6f0a

Time (s): cpu = 00:00:04 ; elapsed = 00:01:23 . Memory (MB): peak = 849.777 ; gain = 30.449

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s).
INFO: [Opt 31-10] Eliminated 279 cells.
Phase 3 Constant Propagation | Checksum: 4f457390

Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 849.777 ; gain = 30.449

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1554 unconnected nets.
INFO: [Opt 31-11] Eliminated 1142 unconnected cells.
Phase 4 Sweep | Checksum: 285b5021

Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 849.777 ; gain = 30.449
Ending Logic Optimization Task | Checksum: 285b5021

Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 849.777 ; gain = 30.449
Implement Debug Cores | Checksum: ab7c904b

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 4 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Ending Power Optimization Task | Checksum: d093bf54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 948.551 ; gain = 98.773
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:33 . Memory (MB): peak = 948.551 ; gain = 134.695
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 948.551 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: a94010f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: a94010f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: a94010f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 994d1df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 994d1df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: 994d1df6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: a285cc21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a285cc21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 12baa27b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 1.9.1 Place Init Design | Checksum: c017f59b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 1.9 Build Placer Netlist Model | Checksum: c017f59b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 444d23a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 1.10 Constrain Clocks/Macros | Checksum: 444d23a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 444d23a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c40c76e4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c40c76e4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 79e671f4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124404cc7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: e448065a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 67503e29

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 67503e29

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 67503e29

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: f9a49e34

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f9a49e34

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: f9a49e34

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: b3e476bd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.3.3 Dump Critical Paths 
Phase 4.3.3 Dump Critical Paths  | Checksum: b3e476bd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.3.4 Restore STA
Phase 4.3.4 Restore STA | Checksum: b3e476bd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.3.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=8.034  | TNS=0.000  |

Phase 4.3.5 Print Final WNS | Checksum: b3e476bd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: b3e476bd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 948.551 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f4316e33

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 948.551 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f4316e33

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 948.551 ; gain = 0.000
Ending Placer Task | Checksum: d338db3f

Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 948.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 948.551 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 948.551 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 948.551 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 14f03ad3a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.965 ; gain = 104.414
Phase 1 Build RT Design | Checksum: 82d4d387

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.965 ; gain = 104.414

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 82d4d387

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.965 ; gain = 104.414

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 82d4d387

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.793 ; gain = 106.242

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 121904b62

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1082.930 ; gain = 134.379

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 722c4131

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1082.930 ; gain = 134.379

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 722c4131

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1086.031 ; gain = 137.480
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 722c4131

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1086.031 ; gain = 137.480
Phase 2.5 Update Timing | Checksum: 722c4131

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1086.031 ; gain = 137.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.26   | TNS=0      | WHS=-0.371 | THS=-291   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 722c4131

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1086.691 ; gain = 138.141
Phase 2 Router Initialization | Checksum: 722c4131

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108e50e9f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 872
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 11c25459d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 11c25459d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.44   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 2e2d1899

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141
Phase 4.1 Global Iteration 0 | Checksum: 2e2d1899

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: d683d053

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: d683d053

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.44   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: d683d053

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141
Phase 4.2 Global Iteration 1 | Checksum: d683d053

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141
Phase 4 Rip-up And Reroute | Checksum: d683d053

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: d683d053

Time (s): cpu = 00:01:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.45   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: d683d053

Time (s): cpu = 00:01:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d683d053

Time (s): cpu = 00:01:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.45   | TNS=0      | WHS=0.025  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: d683d053

Time (s): cpu = 00:01:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1086.691 ; gain = 138.141
Phase 6 Post Hold Fix | Checksum: d683d053

Time (s): cpu = 00:01:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1086.691 ; gain = 138.141

Router Utilization Summary
  Global Vertical Wire Utilization    = 2.0379 %
  Global Horizontal Wire Utilization  = 2.56026 %
  Total Num Pips                      = 153053
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: d683d053

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 942d62ef

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1086.691 ; gain = 138.141

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=8.492  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 942d62ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 942d62ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1086.691 ; gain = 138.141

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1086.691 ; gain = 138.141
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/Z_system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1086.691 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1086.691 ; gain = 0.000
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Z_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.191 ; gain = 246.500
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 19:40:30 2013...
