Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec 17 19:21:13 2024
| Host         : maytinhcuahoang running 64-bit major release  (build 9200)
| Command      : report_drc -file design_5_wrapper_drc_routed.rpt -pb design_5_wrapper_drc_routed.pb -rpx design_5_wrapper_drc_routed.rpx
| Design       : design_5_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| UCIO-1    | Critical Warning | Unconstrained Logical Port                     | 1          |
| PLIO-3    | Warning          | Placement Constraints Check for IO constraints | 2          |
| RTSTAT-10 | Warning          | No routable loads                              | 1          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UCIO-1#1 Critical Warning
Unconstrained Logical Port  
66 out of 198 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: out_stream_V_0_wr_data[31], out_stream_V_0_wr_data[30], out_stream_V_0_wr_data[29], out_stream_V_0_wr_data[28], out_stream_V_0_wr_data[27], out_stream_V_0_wr_data[26], out_stream_V_0_wr_data[25], out_stream_V_0_wr_data[24], out_stream_V_0_wr_data[23], out_stream_V_0_wr_data[22], out_stream_V_0_wr_data[21], out_stream_V_0_wr_data[20], out_stream_V_0_wr_data[19], out_stream_V_0_wr_data[18], out_stream_V_0_wr_data[17] (the first 15 of 66 listed).
Related violations: <none>

PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus in_stream_V_0_rd_data[31:0] are not locked:  in_stream_V_0_rd_data[31] in_stream_V_0_rd_data[30] in_stream_V_0_rd_data[29] in_stream_V_0_rd_data[28] in_stream_V_0_rd_data[27] in_stream_V_0_rd_data[26] in_stream_V_0_rd_data[25] in_stream_V_0_rd_data[24] in_stream_V_0_rd_data[23] in_stream_V_0_rd_data[22] in_stream_V_0_rd_data[21] in_stream_V_0_rd_data[20] in_stream_V_0_rd_data[19] in_stream_V_0_rd_data[18] in_stream_V_0_rd_data[17] in_stream_V_0_rd_data[16] in_stream_V_0_rd_data[15] in_stream_V_0_rd_data[14] in_stream_V_0_rd_data[13] in_stream_V_0_rd_data[12] in_stream_V_0_rd_data[11] in_stream_V_0_rd_data[10] in_stream_V_0_rd_data[9] in_stream_V_0_rd_data[8] in_stream_V_0_rd_data[7] in_stream_V_0_rd_data[5] in_stream_V_0_rd_data[4] in_stream_V_0_rd_data[3] in_stream_V_0_rd_data[2] in_stream_V_0_rd_data[1] in_stream_V_0_rd_data[0]
Related violations: <none>

PLIO-3#2 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus out_stream_V_0_wr_data[31:0] are not locked:  out_stream_V_0_wr_data[31] out_stream_V_0_wr_data[30] out_stream_V_0_wr_data[29] out_stream_V_0_wr_data[28] out_stream_V_0_wr_data[27] out_stream_V_0_wr_data[26] out_stream_V_0_wr_data[25] out_stream_V_0_wr_data[24] out_stream_V_0_wr_data[23] out_stream_V_0_wr_data[22] out_stream_V_0_wr_data[21] out_stream_V_0_wr_data[20] out_stream_V_0_wr_data[19] out_stream_V_0_wr_data[18] out_stream_V_0_wr_data[17] out_stream_V_0_wr_data[16] out_stream_V_0_wr_data[15] out_stream_V_0_wr_data[14] out_stream_V_0_wr_data[12] out_stream_V_0_wr_data[11] out_stream_V_0_wr_data[10] out_stream_V_0_wr_data[9] out_stream_V_0_wr_data[8] out_stream_V_0_wr_data[7] out_stream_V_0_wr_data[6] out_stream_V_0_wr_data[5] out_stream_V_0_wr_data[4] out_stream_V_0_wr_data[3] out_stream_V_0_wr_data[2] out_stream_V_0_wr_data[1] out_stream_V_0_wr_data[0]
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
17 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ENA_I, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (the first 15 of 17 listed).
Related violations: <none>


