set_property PACKAGE_PIN BT35     [get_ports "CH0_DDR4_0_0_dqs_t[4]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M2P0_706
set_property PACKAGE_PIN BT36     [get_ports "CH0_DDR4_0_0_dqs_c[4]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M2P1_706
set_property PACKAGE_PIN BM34     [get_ports "CH0_DDR4_0_0_dqs_t[5]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M2P12_706
set_property PACKAGE_PIN BM35     [get_ports "CH0_DDR4_0_0_dqs_c[5]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M2P13_706
set_property PACKAGE_PIN BH34     [get_ports "CH0_DDR4_0_0_dqs_t[6]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M2P24_706
set_property PACKAGE_PIN BH35     [get_ports "CH0_DDR4_0_0_dqs_c[6]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M2P25_706
set_property PACKAGE_PIN BF40     [get_ports "CH0_DDR4_0_0_dqs_t[7]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M2P36_706
set_property PACKAGE_PIN BG41     [get_ports "CH0_DDR4_0_0_dqs_c[7]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M2P37_706
set_property PACKAGE_PIN BD36     [get_ports "CH0_DDR4_0_0_dqs_t[3]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M2P90_707
set_property PACKAGE_PIN BE37     [get_ports "CH0_DDR4_0_0_dqs_c[3]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M2P91_707
#set_property PACKAGE_PIN BR44     [get_ports "CH0_DDR4_0_0_dqs_t[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M2P108_708
#set_property PACKAGE_PIN BR45     [get_ports "CH0_DDR4_0_0_dqs_c[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M2P109_708
set_property PACKAGE_PIN BM49     [get_ports "CH0_DDR4_0_0_dqs_t[2]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M2P120_708
set_property PACKAGE_PIN BN49     [get_ports "CH0_DDR4_0_0_dqs_c[2]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M2P121_708
set_property PACKAGE_PIN BH45     [get_ports "CH0_DDR4_0_0_dqs_t[1]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M2P132_708
set_property PACKAGE_PIN BJ44     [get_ports "CH0_DDR4_0_0_dqs_c[1]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M2P133_708
set_property PACKAGE_PIN BG44     [get_ports "CH0_DDR4_0_0_dqs_t[0]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M2P144_708
set_property PACKAGE_PIN BG45     [get_ports "CH0_DDR4_0_0_dqs_c[0]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M2P145_708


set_property PACKAGE_PIN BU33     [get_ports "CH0_DDR4_0_0_dq[39]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M2P10_706
set_property PACKAGE_PIN BU34     [get_ports "CH0_DDR4_0_0_dq[38]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M2P11_706
set_property PACKAGE_PIN BN35     [get_ports "CH0_DDR4_0_0_dq[43]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M2P14_706
set_property PACKAGE_PIN BR34     [get_ports "CH0_DDR4_0_0_dq[42]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M2P15_706
set_property PACKAGE_PIN BP35     [get_ports "CH0_DDR4_0_0_dq[41]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M2P16_706
set_property PACKAGE_PIN BP36     [get_ports "CH0_DDR4_0_0_dq[40]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M2P17_706
set_property PACKAGE_PIN BV38     [get_ports "CH0_DDR4_0_0_dq[35]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M2P2_706
set_property PACKAGE_PIN BN36     [get_ports "CH0_DDR4_0_0_dq[45]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M2P20_706
set_property PACKAGE_PIN BR35     [get_ports "CH0_DDR4_0_0_dq[44]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M2P21_706
set_property PACKAGE_PIN BT34     [get_ports "CH0_DDR4_0_0_dq[47]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M2P22_706
set_property PACKAGE_PIN BR33     [get_ports "CH0_DDR4_0_0_dq[46]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M2P23_706
set_property PACKAGE_PIN BJ37     [get_ports "CH0_DDR4_0_0_dq[51]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M2P26_706
set_property PACKAGE_PIN BL35     [get_ports "CH0_DDR4_0_0_dq[50]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M2P27_706
set_property PACKAGE_PIN BH37     [get_ports "CH0_DDR4_0_0_dq[49]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M2P28_706
set_property PACKAGE_PIN BH38     [get_ports "CH0_DDR4_0_0_dq[48]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M2P29_706
set_property PACKAGE_PIN BU36     [get_ports "CH0_DDR4_0_0_dq[34]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M2P3_706
set_property PACKAGE_PIN BJ36     [get_ports "CH0_DDR4_0_0_dq[52]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M2P32_706
set_property PACKAGE_PIN BK35     [get_ports "CH0_DDR4_0_0_dq[53]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M2P33_706
set_property PACKAGE_PIN BK38     [get_ports "CH0_DDR4_0_0_dq[55]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M2P34_706
set_property PACKAGE_PIN BK37     [get_ports "CH0_DDR4_0_0_dq[54]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M2P35_706
set_property PACKAGE_PIN BG43     [get_ports "CH0_DDR4_0_0_dq[59]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M2P38_706
set_property PACKAGE_PIN BF42     [get_ports "CH0_DDR4_0_0_dq[58]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M2P39_706
set_property PACKAGE_PIN BU38     [get_ports "CH0_DDR4_0_0_dq[33]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M2P4_706
set_property PACKAGE_PIN BK42     [get_ports "CH0_DDR4_0_0_dq[56]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M2P40_706
set_property PACKAGE_PIN BJ43     [get_ports "CH0_DDR4_0_0_dq[57]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M2P41_706
set_property PACKAGE_PIN BH43     [get_ports "CH0_DDR4_0_0_dq[60]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M2P44_706
set_property PACKAGE_PIN BK43     [get_ports "CH0_DDR4_0_0_dq[61]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M2P45_706
set_property PACKAGE_PIN BL43     [get_ports "CH0_DDR4_0_0_dq[63]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M2P46_706
set_property PACKAGE_PIN BH42     [get_ports "CH0_DDR4_0_0_dq[62]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M2P47_706
set_property PACKAGE_PIN BU37     [get_ports "CH0_DDR4_0_0_dq[32]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M2P5_706
set_property PACKAGE_PIN BV34     [get_ports "CH0_DDR4_0_0_dq[37]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M2P8_706
set_property PACKAGE_PIN BV33     [get_ports "CH0_DDR4_0_0_dq[36]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M2P9_706
set_property PACKAGE_PIN BF37     [get_ports "CH0_DDR4_0_0_dq[24]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M2P92_707
set_property PACKAGE_PIN BE34     [get_ports "CH0_DDR4_0_0_dq[25]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M2P93_707
set_property PACKAGE_PIN BE35     [get_ports "CH0_DDR4_0_0_dq[26]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M2P94_707
set_property PACKAGE_PIN BG37     [get_ports "CH0_DDR4_0_0_dq[27]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M2P95_707
set_property PACKAGE_PIN BG36     [get_ports "CH0_DDR4_0_0_dq[28]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M2P98_707
set_property PACKAGE_PIN BF36     [get_ports "CH0_DDR4_0_0_dq[29]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M2P99_707
set_property PACKAGE_PIN BD35     [get_ports "CH0_DDR4_0_0_dq[30]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M2P100_707
set_property PACKAGE_PIN BD33     [get_ports "CH0_DDR4_0_0_dq[31]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M2P101_707
set_property PACKAGE_PIN BR48     [get_ports "CH0_DDR4_0_0_dq[19]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M2P122_708
set_property PACKAGE_PIN BN48     [get_ports "CH0_DDR4_0_0_dq[18]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M2P123_708
set_property PACKAGE_PIN BM45     [get_ports "CH0_DDR4_0_0_dq[17]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M2P124_708
set_property PACKAGE_PIN BN47     [get_ports "CH0_DDR4_0_0_dq[16]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M2P125_708
set_property PACKAGE_PIN BP47     [get_ports "CH0_DDR4_0_0_dq[20]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M2P128_708
set_property PACKAGE_PIN BR47     [get_ports "CH0_DDR4_0_0_dq[21]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M2P129_708
set_property PACKAGE_PIN BN45     [get_ports "CH0_DDR4_0_0_dq[23]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M2P130_708
set_property PACKAGE_PIN BP46     [get_ports "CH0_DDR4_0_0_dq[22]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M2P131_708
set_property PACKAGE_PIN BJ45     [get_ports "CH0_DDR4_0_0_dq[10]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M2P134_708
set_property PACKAGE_PIN BL44     [get_ports "CH0_DDR4_0_0_dq[11]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M2P135_708
set_property PACKAGE_PIN BK46     [get_ports "CH0_DDR4_0_0_dq[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M2P136_708
set_property PACKAGE_PIN BK47     [get_ports "CH0_DDR4_0_0_dq[9]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M2P137_708
set_property PACKAGE_PIN BJ48     [get_ports "CH0_DDR4_0_0_dq[13]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M2P140_708
set_property PACKAGE_PIN BJ47     [get_ports "CH0_DDR4_0_0_dq[12]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M2P141_708
set_property PACKAGE_PIN BK45     [get_ports "CH0_DDR4_0_0_dq[15]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M2P142_708
set_property PACKAGE_PIN BL45     [get_ports "CH0_DDR4_0_0_dq[14]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M2P143_708
set_property PACKAGE_PIN BF50     [get_ports "CH0_DDR4_0_0_dq[3]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M2P146_708
set_property PACKAGE_PIN BG48     [get_ports "CH0_DDR4_0_0_dq[2]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M2P147_708
set_property PACKAGE_PIN BH47     [get_ports "CH0_DDR4_0_0_dq[0]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M2P148_708
set_property PACKAGE_PIN BG47     [get_ports "CH0_DDR4_0_0_dq[1]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M2P149_708
set_property PACKAGE_PIN BG49     [get_ports "CH0_DDR4_0_0_dq[4]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M2P152_708
set_property PACKAGE_PIN BH49     [get_ports "CH0_DDR4_0_0_dq[5]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M2P153_708
set_property PACKAGE_PIN BJ49     [get_ports "CH0_DDR4_0_0_dq[7]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M2P154_708
set_property PACKAGE_PIN BH46     [get_ports "CH0_DDR4_0_0_dq[6]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M2P155_708

set_property PACKAGE_PIN BV41     [get_ports "CH0_DDR4_0_0_adr[8]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M2P65_707
set_property PACKAGE_PIN BR42     [get_ports "CH0_DDR4_0_0_adr[7]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M2P68_707
set_property PACKAGE_PIN BT41     [get_ports "CH0_DDR4_0_0_adr[9]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M2P70_707
set_property PACKAGE_PIN BU41     [get_ports "CH0_DDR4_0_0_adr[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M2P71_707
set_property PACKAGE_PIN BP40     [get_ports "CH0_DDR4_0_0_adr[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M2P56_707
set_property PACKAGE_PIN BU43     [get_ports "CH0_DDR4_0_0_adr[13]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M2P74_707
set_property PACKAGE_PIN BU44     [get_ports "CH0_DDR4_0_0_adr[2]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M2P76_707
set_property PACKAGE_PIN BE40     [get_ports "CH0_DDR4_0_0_adr[15]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M2P78_707
set_property PACKAGE_PIN BF39     [get_ports "CH0_DDR4_0_0_adr[11]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M2P81_707
set_property PACKAGE_PIN BG39     [get_ports "CH0_DDR4_0_0_adr[4]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M2P82_707
set_property PACKAGE_PIN BG40     [get_ports "CH0_DDR4_0_0_adr[3]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M2P83_707
set_property PACKAGE_PIN BJ40     [get_ports "CH0_DDR4_0_0_adr[14]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M2P85_707
set_property PACKAGE_PIN BK39     [get_ports "CH0_DDR4_0_0_adr[5]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M2P88_707
set_property PACKAGE_PIN BL39     [get_ports "CH0_DDR4_0_0_adr[6]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M2P89_707
set_property PACKAGE_PIN BM41     [get_ports "CH0_DDR4_0_0_adr[10]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M2P105_707
set_property PACKAGE_PIN BM42     [get_ports "CH0_DDR4_0_0_adr[12]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M2P106_707
set_property PACKAGE_PIN BV39     [get_ports "CH0_DDR4_0_0_adr[16]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M2P63_707


set_property PACKAGE_PIN BR37     [get_ports "CH0_DDR4_0_0_dm_n[5]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M2P18_706
set_property PACKAGE_PIN BJ35     [get_ports "CH0_DDR4_0_0_dm_n[6]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M2P30_706
set_property PACKAGE_PIN BJ41     [get_ports "CH0_DDR4_0_0_dm_n[7]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M2P42_706
set_property PACKAGE_PIN BV35     [get_ports "CH0_DDR4_0_0_dm_n[4]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M2P6_706
set_property PACKAGE_PIN BF34     [get_ports "CH0_DDR4_0_0_dm_n[3]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M2P96_707
set_property PACKAGE_PIN BN44     [get_ports "CH0_DDR4_0_0_dm_n[2]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M2P126_708
set_property PACKAGE_PIN BK49     [get_ports "CH0_DDR4_0_0_dm_n[1]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M2P138_708
set_property PACKAGE_PIN BG50     [get_ports "CH0_DDR4_0_0_dm_n[0]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M2P150_708
#set_property PACKAGE_PIN BU48     [get_ports "CH0_DDR4_0_0_dm_n[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M2P114_708

set_property PACKAGE_PIN BL36     [get_ports "CH0_DDR4_0_0_reset_n"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M2P50_706
set_property PACKAGE_PIN BN41     [get_ports "CH0_DDR4_0_0_ck_t[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M2P66_707
set_property PACKAGE_PIN BP41     [get_ports "CH0_DDR4_0_0_ck_c[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M2P67_707
set_property PACKAGE_PIN BT42     [get_ports "CH0_DDR4_0_0_bg[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M2P72_707
set_property PACKAGE_PIN BU42     [get_ports "CH0_DDR4_0_0_act_n"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L9N_GC_XCC_N3P1_M2P73_707
set_property PACKAGE_PIN BV44     [get_ports "CH0_DDR4_0_0_cke[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M2P77_707
set_property PACKAGE_PIN BR40     [get_ports "CH0_DDR4_0_0_ba[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M2P57_707
set_property PACKAGE_PIN BH39     [get_ports "CH0_DDR4_0_0_odt[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M2P86_707
set_property PACKAGE_PIN BM39     [get_ports "CH0_DDR4_0_0_ba[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M2P103_707
set_property PACKAGE_PIN BM43     [get_ports "CH0_DDR4_0_0_bg[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M2P107_707
set_property PACKAGE_PIN BU39     [get_ports "CH0_DDR4_0_0_cs_n[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M2P62_707

set_property PACKAGE_PIN BL33     [get_ports "sys_clk0_0_clk_p"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M2P48_706
set_property PACKAGE_PIN BM33     [get_ports "sys_clk0_0_clk_n"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M2P49_706
