L 1 "Src\Dma2d.cpp"
N#include <Dma2d.h>
L 1 ".\Inc\Dma2d.h" 1
N#ifndef DMA2D_H
N#define DMA2D_H
N
N#include <RB_DMA2D.h>
L 1 ".\Inc\Drivers\RB_DMA2D.h" 1
N//
N// RB_DMA2D.h
N//
N
N/// \file RB_DMA2D.h
N/// Deklaration der Registerbank für den Chrom-Art-Accelerator (DMA2D).
N
N#ifndef guard_RB_DMA2D_H
N# define guard_RB_DMA2D_H
N
N# include <RB.h>
L 1 ".\Inc\Drivers\RB.h" 1
N//
N// RB.h
N//
N
N/// \file RB.h
N/// Macros zur Definition der Register-Bits für STM32Fxxx.
N
N#ifndef guard_RB_H
N# define guard_RB_H
N
N# include <Compiler.h>
L 1 ".\Inc\Compiler.h" 1
N//
N// Compiler.h
N//
N
N/// \file Compiler.h
N/// Compiler-spezifische Definitions, Macros und Funktionen.
N/// Um die Quellen auch zu Testzwecken auch mit anderen Compilern (z.B. MSC) übersetzen zu können, müssten in dieser Datei
N/// mittels bedingter Kompilierung verschiedene Makros für die unterschiedlichen Compiler definiert werden.
N
N#if ! defined(guard_COMPILER_H) && defined(__arm__)
X#if ! 0L && 1L
N# define guard_COMPILER_H
N
N# if ! defined(__cplusplus)
X# if ! 1L
S#  error C++ only!
N# endif
N
N# if   defined(_DEBUG)  && ! defined(DEBUG)
X# if   0L  && ! 1L
S#  define DEBUG
N# endif
N
N# if   defined(RELEASE) &&   defined(DEBUG)
X# if   0L &&   1L
S#  error You cannot define RELEASE and DEBUG at the same time
N# endif
N# if ! defined(RELEASE) && ! defined(DEBUG)
X# if ! 0L && ! 1L
S#  error You must define ether RELEASE or DEBUG
N# endif
N
N# include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060037
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
N      namespace std {
N          #define __CLIBNS std::
N          extern "C" {
N    #else
S      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !1L || 0L
S
S    /* 7.18.2.1 */
S
S    /* minimum values of exact-width signed integer types */
S#define INT8_MIN                   -128
S#define INT16_MIN                -32768
S#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
S#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
S
S    /* maximum values of exact-width signed integer types */
S#define INT8_MAX                    127
S#define INT16_MAX                 32767
S#define INT32_MAX            2147483647
S#define INT64_MAX  __INT64_C(9223372036854775807)
S
S    /* maximum values of exact-width unsigned integer types */
S#define UINT8_MAX                   255
S#define UINT16_MAX                65535
S#define UINT32_MAX           4294967295u
S#define UINT64_MAX __UINT64_C(18446744073709551615)
S
S    /* 7.18.2.2 */
S
S    /* minimum values of minimum-width signed integer types */
S#define INT_LEAST8_MIN                   -128
S#define INT_LEAST16_MIN                -32768
S#define INT_LEAST32_MIN          (~0x7fffffff)
S#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
S
S    /* maximum values of minimum-width signed integer types */
S#define INT_LEAST8_MAX                    127
S#define INT_LEAST16_MAX                 32767
S#define INT_LEAST32_MAX            2147483647
S#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
S
S    /* maximum values of minimum-width unsigned integer types */
S#define UINT_LEAST8_MAX                   255
S#define UINT_LEAST16_MAX                65535
S#define UINT_LEAST32_MAX           4294967295u
S#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
S
S    /* 7.18.2.3 */
S
S    /* minimum values of fastest minimum-width signed integer types */
S#define INT_FAST8_MIN           (~0x7fffffff)
S#define INT_FAST16_MIN          (~0x7fffffff)
S#define INT_FAST32_MIN          (~0x7fffffff)
S#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
S
S    /* maximum values of fastest minimum-width signed integer types */
S#define INT_FAST8_MAX             2147483647
S#define INT_FAST16_MAX            2147483647
S#define INT_FAST32_MAX            2147483647
S#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
S
S    /* maximum values of fastest minimum-width unsigned integer types */
S#define UINT_FAST8_MAX            4294967295u
S#define UINT_FAST16_MAX           4294967295u
S#define UINT_FAST32_MAX           4294967295u
S#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
S
S    /* 7.18.2.4 */
S
S    /* minimum value of pointer-holding signed integer type */
S#if __sizeof_ptr == 8
S#define INTPTR_MIN INT64_MIN
S#else
S#define INTPTR_MIN INT32_MIN
S#endif
S
S    /* maximum value of pointer-holding signed integer type */
S#if __sizeof_ptr == 8
S#define INTPTR_MAX INT64_MAX
S#else
S#define INTPTR_MAX INT32_MAX
S#endif
S
S    /* maximum value of pointer-holding unsigned integer type */
S#if __sizeof_ptr == 8
S#define UINTPTR_MAX UINT64_MAX
S#else
S#define UINTPTR_MAX UINT32_MAX
S#endif
S
S    /* 7.18.2.5 */
S
S    /* minimum value of greatest-width signed integer type */
S#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
S
S    /* maximum value of greatest-width signed integer type */
S#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
S
S    /* maximum value of greatest-width unsigned integer type */
S#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
S
S    /* 7.18.3 */
S
S    /* limits of ptrdiff_t */
S#if __sizeof_ptr == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
S#else
S#define PTRDIFF_MIN INT32_MIN
S#define PTRDIFF_MAX INT32_MAX
S#endif
S
S    /* limits of sig_atomic_t */
S#define SIG_ATOMIC_MIN (~0x7fffffff)
S#define SIG_ATOMIC_MAX   2147483647
S
S    /* limit of size_t */
S#if __sizeof_ptr == 8
S#define SIZE_MAX UINT64_MAX
S#else
S#define SIZE_MAX UINT32_MAX
S#endif
S
S    /* limits of wchar_t */
S    /* NB we have to undef and redef because they're defined in both
S     * stdint.h and wchar.h */
S#undef WCHAR_MIN
S#undef WCHAR_MAX
S
S#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
S#else
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   65535
S#endif
S
S    /* limits of wint_t */
S#define WINT_MIN (~0x7fffffff)
S#define WINT_MAX 2147483647
S
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !1L || 0L
S
S    /* 7.18.4.1 macros for minimum-width integer constants */
S#define INT8_C(x)   (x)
S#define INT16_C(x)  (x)
S#define INT32_C(x)  (x)
S#define INT64_C(x)  __INT64_C(x)
S
S#define UINT8_C(x)  (x ## u)
S#define UINT16_C(x) (x ## u)
S#define UINT32_C(x) (x ## u)
S#define UINT64_C(x) __UINT64_C(x)
S
S    /* 7.18.4.2 macros for greatest-width integer constants */
S#define INTMAX_C(x)  __ESCAPE__(x ## ll)
S#define UINTMAX_C(x) __ESCAPE__(x ## ull)
S
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
N         }  /* extern "C" */
N      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
N    #ifndef __STDINT_NO_EXPORTS
N      using ::std::int8_t;
N      using ::std::int16_t;
N      using ::std::int32_t;
N      using ::std::int64_t;
N      using ::std::uint8_t;
N      using ::std::uint16_t;
N      using ::std::uint32_t;
N      using ::std::uint64_t;
N      using ::std::int_least8_t;
N      using ::std::int_least16_t;
N      using ::std::int_least32_t;
N      using ::std::int_least64_t;
N      using ::std::uint_least8_t;
N      using ::std::uint_least16_t;
N      using ::std::uint_least32_t;
N      using ::std::uint_least64_t;
N      using ::std::int_fast8_t;
N      using ::std::int_fast16_t;
N      using ::std::int_fast32_t;
N      using ::std::int_fast64_t;
N      using ::std::uint_fast8_t;
N      using ::std::uint_fast16_t;
N      using ::std::uint_fast32_t;
N      using ::std::uint_fast64_t;
N      using ::std::intptr_t;
N      using ::std::uintptr_t;
N      using ::std::intmax_t;
N      using ::std::uintmax_t;
N    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 29 ".\Inc\Compiler.h" 2
N# include <stdbool.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h" 1
N/* stdbool.h: ISO/IEC 9899:1999 (C99), section 7.16 */
N
N/* Copyright (C) ARM Ltd., 2002
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: drodgman $
N */
N
N#ifndef __bool_true_false_are_defined
N#define __bool_true_false_are_defined 1
N#define __ARMCLIB_VERSION 5060037
N
N  #ifndef __cplusplus /* In C++, 'bool', 'true' and 'false' and keywords */
S    #define bool _Bool
S    #define true 1
S    #define false 0
N  #else
N    #ifdef __GNUC__
S      /* GNU C++ supports direct inclusion of stdbool.h to provide C99
S         compatibility by defining _Bool */
S      #define _Bool bool
N    #endif
N  #endif
N
N#endif /* __bool_true_false_are_defined */
N
L 30 ".\Inc\Compiler.h" 2
N
N# define BYTE                   uint8_t               ///< Byte-Datentyp (8 Bits).
N# define WORD                   uint32_t              ///< Wort-Datentyp (nach ARM-Konvention 32 Bits, d.h. 4 Bytes).
N# define HWRD                   uint16_t              ///< Halbwort-Datentyp (nach ARM-Konvention 16 Bits, d.h. 2 Bytes).
N# define DWRD                   uint64_t              ///< Doppelwort-Datentyp (nach ARM-Konvention 8 Bytes).
N
N// Nomenklatur <s>INT<nn>:
N// <s> = U bzw. S für unsigned bzw. signed
N// <nn> = 08, 12, 32, 64 für 8 bis 64 Bits
N
N# define UINT64                 uint64_t              ///< 8 byte unsigned int.
N# define SINT64                 int64_t               ///< 8 byte signed int.
N
N# define UINT32                 uint32_t              ///< 4 byte unsigned int.
N# define SINT32                 int32_t               ///< 4 byte signed int.
N
N# define UINT16                 uint16_t              ///< 2 byte unsigned int.
N# define SINT16                 int16_t               ///< 2 byte signed int.
N
N# define UINT08                 uint8_t               ///< Single byte unsigned int.
N# define SINT08                 int8_t                ///< Single byte signed int.
N
N# include <stddef.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.h" 1
N/* stddef.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.1.4 */
N
N/* Copyright (C) ARM Ltd., 1999
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N/* Copyright (C) Codemist Ltd., 1988                            */
N/* Copyright 1991 ARM Limited. All rights reserved.             */
N/* version 0.05 */
N
N/*
N * The following types and macros are defined in several headers referred to in
N * the descriptions of the functions declared in that header. They are also
N * defined in this header file.
N */
N
N#ifndef __stddef_h
N#define __stddef_h
N#define __ARMCLIB_VERSION 5060037
N
N  #ifndef __STDDEF_DECLS
N  #define __STDDEF_DECLS
N    #undef __CLIBNS
N    #ifdef __cplusplus
N        namespace std {
N        #define __CLIBNS ::std::
N        extern "C" {
N    #else
S      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N#if __sizeof_ptr == 8
X#if 4 == 8
S  typedef signed long ptrdiff_t;
N#else
N  typedef signed int ptrdiff_t;
N#endif
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__)
X#if 1L || !0L
N /* unconditional in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N#elif !defined(__size_t)
S  #define __size_t 1
S  #if __sizeof_ptr == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
S  #else
S    typedef unsigned int size_t;   /* see <stddef.h> */
S  #endif
S   /* the unsigned integral type of the result of the sizeof operator. */
N#endif
N
N#ifndef __cplusplus  /* wchar_t is a builtin type for C++ */
S  #if !defined(__STRICT_ANSI__)
S  /* unconditional in non-strict C for consistency of debug info */
S    #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
S      typedef unsigned int wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #else
S      typedef unsigned short wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #endif
S  #elif !defined(__wchar_t)
S    #define __wchar_t 1
S    #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
S      typedef unsigned int wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #else
S      typedef unsigned short wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #endif
S   /*
S    * An integral type whose range of values can represent distinct codes for
S    * all members of the largest extended character set specified among the
S    * supported locales; the null character shall have the code value zero and
S    * each member of the basic character set shall have a code value when used
S    * as the lone character in an integer character constant.
S    */
S  #endif
N#endif
N
N#undef NULL  /* others (e.g. <stdio.h>) also define */
N#define NULL 0
N   /* null pointer constant. */
N
N#ifdef __clang__
S  #define offsetof(t, d) __builtin_offsetof(t, d)
N#else
N  /* EDG uses __INTADDR__ to avoid errors when strict */
N  #define offsetof(t, memb) ((__CLIBNS size_t)__INTADDR__(&(((t *)0)->memb)))
N#endif
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 201112L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (0L && 201112L <= __STDC_VERSION__) || (1L && 201103L <= 201103L)
N  typedef long double max_align_t;
N#endif
N
N    #ifdef __cplusplus
N         }  /* extern "C" */
N      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDDEF_DECLS */
N
N
N  #ifdef __cplusplus
N    #ifndef __STDDEF_NO_EXPORTS
N      using ::std::size_t;
N      using ::std::ptrdiff_t;
N      #if !defined(__STRICT_ANSI__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X      #if !0L || (1L && 201103L <= 201103L)
N        using ::std::max_align_t;
N      #endif
N    #endif 
N  #endif /* __cplusplus */
N
N#endif
N
N/* end of stddef.h */
N
L 53 ".\Inc\Compiler.h" 2
N
N# if __ARMCC_VERSION >= 6000000
X# if 5060750 >= 6000000
S#  pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
S#  pragma clang diagnostic ignored "-Wnested-anon-types"
S#  pragma clang diagnostic ignored "-Wc++17-compat-mangling"
S#  pragma clang diagnostic ignored "-Wc++98-compat-pedantic"
S#  pragma clang diagnostic ignored "-Wc++98-compat"
S#  pragma clang diagnostic ignored "-Wgcc-compat"
S
S#  define IMPORT(X)             asm(".global " #X);
S
Sstatic __attribute__((always_inline)) inline void ___barrier(void) { asm volatile("" ::: "memory", "cc"); }
S
S#  define SCHEDULE_BARRIER      ___barrier
S#  define FORCE_STORES          ___barrier
S#  define MEMORY_CHANGED        ___barrier
S
S#  define __weak                __attribute__((weak))
S#  define __svc(...)
S#  define __align(x)            __attribute__((aligned(x)))
S
S#  define __clrex               __builtin_arm_clrex
S#  define __dmb                 __builtin_arm_dmb
S#  define __dsb                 __builtin_arm_dsb
S#  define __isb                 __builtin_arm_isb
S#  define __wfi                 __builtin_arm_wfi
S#  define __wfe                 __builtin_arm_wfe
S#  define __rbit                __builtin_arm_rbit
S#  define __rev                 __builtin_bswap32
S#  define __clz                 __builtin_clz
S
S#  define ARM_RSR(NAME)         __builtin_arm_rsr(#NAME)
S#  define ARM_WSR(NAME, VALUE)  __builtin_arm_wsr(#NAME, VALUE)
S
S#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { return ARM_RSR(NAME); }
S#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { ARM_WSR(NAME, value); }
S
S#  define OFFSET_OF(S, M)       __builtin_offsetof(S, M)
S
S#  define BREAKPOINT(v)         asm volatile("bkpt %0" :: "i"(v))
S
S#  define WRITEONLY             /// not implemented
S#  define READONLY              const
S
S#  define __AT(ADDR)            __attribute__((section(".ARM.__at_" #ADDR)))
S#  define LOCATE_AT(ADDR)       __AT(ADDR)
S
S#  define FORCE_INLINE          __attribute__((always_inline)) inline
S
S#  define FILE                  __FILE__
S#  define FUNC                  __FUNCTION__
S#  define LINE                  __LINE__
N# else
N#  pragma anon_unions
N#  define PRAGMA(X)             _Pragma(#X)
N
N#  define IMPORT(X)             PRAGMA(import(X))
N
N#  define SCHEDULE_BARRIER()    __schedule_barrier() ///< Compiler-spezifische Pseudo-Anweisung, um die compiler-bedingte Umsortierung von Befehlen über diese Grenze hinaus zu unterbinden. 
N#  define FORCE_STORES()        __force_stores()
N#  define MEMORY_CHANGED()      __memory_changed()
N
N#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { register WORD NAME __asm(#NAME); return NAME; }
N#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { register WORD NAME __asm(#NAME); NAME = value; }
N
N#  define ARM_RSR(NAME)         ARM_RSR_ ## NAME()
N#  define ARM_WSR(NAME, VALUE)  ARM_WSR_ ## NAME(VALUE)
N
N#  define OFFSET_OF(S, M)       offsetof(S, M)
N
N#  define BREAKPOINT(n)         __breakpoint(n)
N
N#  define WRITEONLY             __writeonly
N#  define READONLY              const
N
N#  define LOCATE_AT(ADDR)       __attribute__((at(ADDR)))
N
N#  define FORCE_INLINE          __forceinline
N
N#  define FILE                  __MODULE__            ///< Name der aktuellen Datei.
N
N#  define FUNC                  __PRETTY_FUNCTION__   ///< Name der aktuellen Funktion.
N#  define LINE                  __LINE__              ///< Aktuelle Zeilennummer.
N# endif
N
Nnamespace std { using nullptr_t = decltype(nullptr); }
N
N# if defined(DEBUG) && ! defined(NO_BREAK)
X# if 1L && ! 0L
N#  define DEBUG_BREAK(n)        BREAKPOINT(n)
N# else
S#  define DEBUG_BREAK(n)
N# endif
N
N# define __CONCAT(A, B)         A##B
N# define CONCAT(A, B)           __CONCAT(A, B)
N
Ntemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayDim(TYPE const (&)[DIM]) noexcept { return DIM; }
Ntemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayMax(TYPE const (&)[DIM]) noexcept { return DIM - 1U; }
N
Ntemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixRows(TYPE const (&)[H][W]) noexcept { return H; }
Ntemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixCols(TYPE const (&)[H][W]) noexcept { return W; }
N
N/// Achtung: Die obigen Varianten zur Bestimmung von Feld oder Matrixdimensionen funktionieren nicht, wenn das Feld
N/// nicht-statische Member-Variable in einer Klasse ist, weil der this-Zeiger nicht constexpr ist.
N
Ninline void * operator new   (unsigned, void * const p) noexcept { return p; }
Ninline void   operator delete(void *, void *) noexcept { }
N
N#endif
N
L 12 ".\Inc\Drivers\RB.h" 2
N
N# define REG_BITMASK(N)         (1U << INDX_ ## N)
N
N# define SET_REG_BIT(RB, REG, BIT) ( rb ## RB.REG |=  MASK_ ## RB ## _ ## REG ## _ ## BIT)   
N# define RES_REG_BIT(RB, REG, BIT) ( rb ## RB.REG &= ~MASK_ ## RB ## _ ## REG ## _ ## BIT)   
N# define GET_REG_BIT(RB, REG, BIT) ((rb ## RB.REG &   MASK_ ## RB ## _ ## REG ## _ ## BIT) != 0)   
N
Ntypedef struct __regbank_MPU
N{
N  union {
N    WORD TYPE;
X    uint32_t TYPE;
N    struct {
N      BYTE res0;
X      uint8_t res0;
N      BYTE TYPE_DREGION;
X      uint8_t TYPE_DREGION;
N      BYTE TYPE_IREGION;
X      uint8_t TYPE_IREGION;
N      BYTE res3;
X      uint8_t res3;
N    };
N  };
N  WORD CTRL;                    
X  uint32_t CTRL;                    
N  WORD RNR;                     
X  uint32_t RNR;                     
N  WORD RBAR;                    
X  uint32_t RBAR;                    
N  WORD RASR;                    
X  uint32_t RASR;                    
N  WORD RBAR_A1;                 
X  uint32_t RBAR_A1;                 
N  WORD RASR_A1;                 
X  uint32_t RASR_A1;                 
N  WORD RBAR_A2;                 
X  uint32_t RBAR_A2;                 
N  WORD RASR_A2;
X  uint32_t RASR_A2;
N  WORD RBAR_A3;
X  uint32_t RBAR_A3;
N  WORD RASR_A3;
X  uint32_t RASR_A3;
N} RegbankTypeMPU;
N
Nextern RegbankTypeMPU volatile rbMPU;
N
N# define MASK_MPU_RASR_ENABLE   1U
N
N# define INDX_MPU_RASR_SIZE     1
N
N# define INDX_MPU_RASR_SRD      8
N
N# define INDX_MPU_RASR_B        16
N# define MASK_MPU_RASR_B        (1U << INDX_MPU_RASR_B)
N
N# define INDX_MPU_RASR_C        17
N# define MASK_MPU_RASR_C        (1U << INDX_MPU_RASR_C)
N
N# define INDX_MPU_RASR_S        18
N# define MASK_MPU_RASR_S        (1U << INDX_MPU_RASR_S)
N
N# define INDX_MPU_RASR_TEX      19
N
N# define INDX_MPU_RASR_AP       24
N
N# define INDX_MPU_RASR_XN       28
N
N/// The processor prevents instruction accesses (a fault exception is 
N/// generated on execution of an instruction executed from an XN region).
N# define MASK_MPU_RASR_XN       (1U << INDX_MPU_RASR_XN) 
N
N// Memory region sizes
N
N# define MASK_MPU_RASR_SIZE_001KB (0x09U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_002KB (0x0AU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_004KB (0x0BU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_008KB (0x0CU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_016KB (0x0DU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_032KB (0x0EU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_064KB (0x0FU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_128KB (0x10U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_256KB (0x11U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_512KB (0x12U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_001MB (0x13U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_002MB (0x14U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_004MB (0x15U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_008MB (0x16U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_016MB (0x17U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_032MB (0x18U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_064MB (0x19U << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_128MB (0x1AU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_256MB (0x1BU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_512MB (0x1CU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_001GB (0x1DU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_002GB (0x1EU << INDX_MPU_RASR_SIZE)
N# define MASK_MPU_RASR_SIZE_004GB (0x1FU << INDX_MPU_RASR_SIZE)
N
N// Memory region permissions (privileged, user; NA=no access)
N
N#define  MASK_MPU_RASR_AP_NA_NA  (0x0U << INDX_MPU_RASR_AP)
N#define  MASK_MPU_RASR_AP_RW_NA  (0x1U << INDX_MPU_RASR_AP)
N#define  MASK_MPU_RASR_AP_RW_RO  (0x2U << INDX_MPU_RASR_AP)
N#define  MASK_MPU_RASR_AP_RW_RW  (0x3U << INDX_MPU_RASR_AP) ///< Memory region full access (privileged: read/write, user: read/write).
N#define  MASK_MPU_RASR_AP_RO_NA  (0x5U << INDX_MPU_RASR_AP) 
N#define  MASK_MPU_RASR_AP_RO_RO  (0x6U << INDX_MPU_RASR_AP) 
N
N// Memory region types
N
N#define  MPU_REGION_STRONGLY_ORDERED 0x0
N#define  MPU_REGION_DEVICE      MASK_MPU_RASR_B
N#define  MPU_REGION_NORMAL_WB   (MASK_MPU_RASR_B | MASK_MPU_RASR_C) ///< Write-back, no write allocate
N#define  MPU_REGION_NORMAL_WT   MASK_MPU_RASR_C                     ///< Write-through, no write allocate
N#define  MPU_REGION_NORMAL_WBWA (MASK_MPU_RASR_B | MASK_MPU_RASR_C | (1U << INDX_MPU_RASR_TEX)) ///< Write-through, write and read allocate
N
N// Control regiszer values
N
N# define MASK_MPU_CTRL_ENABLE   0x1U
N
N# define MASK_MPU_CTRL_HFNMIENA 0x2U
N
N# define MASK_MPU_CTRL_PRIVDEFENA 0x4U              ///< Enables privileged software access to the default memory map
N
Ntypedef struct __regbank_DBG
N{
N  WORD DHCSR;
X  uint32_t DHCSR;
N  WORD DCRSR;
X  uint32_t DCRSR;
N  WORD DCRDR;
X  uint32_t DCRDR;
N  WORD DEMCR;
X  uint32_t DEMCR;
N} RegbankTypeDBG;
N
Nextern RegbankTypeDBG volatile rbDBG;
N
N/// \cond RB_DEFS
N
N// DEMCR definitions
N
N# define INDX_DBG_DEMCR_TRCENA  24
N# define MASK_DBG_DEMCR_TRCENA  (WORD)REG_BITMASK(DBG_DEMCR_TRCENA)
N
N/// \endcond
N
N// Die ersten drei Hexziffern der Adresse bilden den Prefix für die verschiedenene I/O-Bereiche.
N
N# define PERIPH_ADDR_PREFIX     0x400 ///< Cortex-Mx periphery start address prefix
N# define EXTPER_ADDR_PREFIX     0x500
N# define DEVICE_ADDR_PREFIX     0xA00 ///< Cortex-Mx external device start address prefix.
N# define PRVPER_ADDR_PREFIX     0xE00 ///< Cortex-Mx private peripheral bus (PPB, 1MB) address prefix (first 3 hex digits of address).
N
Nvoid TriggerWatchdog() noexcept;
N
N#endif
N
L 12 ".\Inc\Drivers\RB_DMA2D.h" 2
N
N/// Datentyp für DMA2D-Registerbank.
Ntypedef struct __regbank_DMA_2D
N{ 
N  WORD CR;                      ///< Control Register                        
X  uint32_t CR;                      
N  WORD ISR;                     ///< Interrupt Status Register               
X  uint32_t ISR;                     
N  WORD IFCR;                    ///< Interrupt Flag Clear Register           
X  uint32_t IFCR;                    
N  WORD FGMAR;                   ///< Foreground Memory Address Register      
X  uint32_t FGMAR;                   
N  WORD FGOR;                    ///< Foreground Offset Register              
X  uint32_t FGOR;                    
N  WORD BGMAR;                   ///< Background Memory Address Register      
X  uint32_t BGMAR;                   
N  WORD BGOR;                    ///< Background Offset Register              
X  uint32_t BGOR;                    
N  WORD FGPFCCR;                 ///< Foreground PFC Control Register         
X  uint32_t FGPFCCR;                 
N  WORD FGCOLR;                  ///< Foreground Color Register               
X  uint32_t FGCOLR;                  
N  WORD BGPFCCR;                 ///< Background PFC Control Register         
X  uint32_t BGPFCCR;                 
N  WORD BGCOLR;                  ///< Background Color Register               
X  uint32_t BGCOLR;                  
N  WORD FGCMAR;                  ///< Foreground CLUT Memory Address Register 
X  uint32_t FGCMAR;                  
N  WORD BGCMAR;                  ///< Background CLUT Memory Address Register 
X  uint32_t BGCMAR;                  
N  WORD OPFCCR;                  ///< Output PFC Control Register             
X  uint32_t OPFCCR;                  
N  WORD OCOLR;                   ///< Output Color Register                   
X  uint32_t OCOLR;                   
N  WORD OMAR;                    ///< Output Memory Address Register          
X  uint32_t OMAR;                    
N  WORD OOR;                     ///< Output Offset Register                  
X  uint32_t OOR;                     
N  WORD NLR;                     ///< Number of Line Register                 
X  uint32_t NLR;                     
N  WORD LWR;                     ///< Line Watermark Register                 
X  uint32_t LWR;                     
N  WORD AMTCR;                   ///< AHB Master Timer Configuration Register 
X  uint32_t AMTCR;                   
N  WORD reserved[236];
X  uint32_t reserved[236];
N  WORD FGCLUT[256];             ///< Foreground CLUT                         
X  uint32_t FGCLUT[256];             
N  WORD BGCLUT[256];             ///< Background CLUT                         
X  uint32_t BGCLUT[256];             
N} RegbankTypeDMA_2D;
N
Nstatic_assert(offsetof(RegbankTypeDMA_2D, FGCLUT) == 0x400, "Invalid RegbankTypeDMA_2D [FGCLUT]");
Xstatic_assert(((::std:: size_t)__INTADDR__(&(((RegbankTypeDMA_2D *)0)->FGCLUT))) == 0x400, "Invalid RegbankTypeDMA_2D [FGCLUT]");
Nstatic_assert(offsetof(RegbankTypeDMA_2D, BGCLUT) == 0x800, "Invalid RegbankTypeDMA_2D [BGCLUT]");
Xstatic_assert(((::std:: size_t)__INTADDR__(&(((RegbankTypeDMA_2D *)0)->BGCLUT))) == 0x800, "Invalid RegbankTypeDMA_2D [BGCLUT]");
N
N/// DMA2D-Registerbank.
Nextern RegbankTypeDMA_2D volatile rbDMA_2D;
N
N/// \cond RB_DEFS
N
N// CR
N
N# define INDX_DMA2D_CR_START    0
N# define MASK_DMA2D_CR_START    (WORD)REG_BITMASK(DMA2D_CR_START)
N
N# define INDX_DMA2D_CR_SUSP     1
N
N# define INDX_DMA2D_CR_ABORT    2
N
N# define INDX_DMA2D_CR_TEIE     8
N# define MASK_DMA2D_CR_TEIE     (WORD)REG_BITMASK(DMA2D_CR_TEIE)
N
N# define INDX_DMA2D_CR_TCIE     9
N# define MASK_DMA2D_CR_TCIE     (WORD)REG_BITMASK(DMA2D_CR_TCIE)
N
N# define INDX_DMA2D_CR_TWIE     10
N# define MASK_DMA2D_CR_TWIE     (WORD)REG_BITMASK(DMA2D_CR_TWIE)
N
N# define INDX_DMA2D_CR_MODE     16
N# define MASK_DMA2D_CR_MODE     (WORD)(3U << INDX_DMA2D_CR_MODE)
N# define MASK_DMA2D_CR_MODE_MEM2MEM (WORD)(0U << INDX_DMA2D_CR_MODE)
N# define MASK_DMA2D_CR_MODE_M2M_PFC (WORD)(1U << INDX_DMA2D_CR_MODE)
N# define MASK_DMA2D_CR_MODE_BLENDING (WORD)(2U << INDX_DMA2D_CR_MODE)
N# define MASK_DMA2D_CR_MODE_REG2MEM (WORD)(3U << INDX_DMA2D_CR_MODE)
N
N// ISR
N
N# define INDX_DMA2D_ISR_TEIF    0
N# define MASK_DMA2D_ISR_TEIF    (WORD)REG_BITMASK(DMA2D_ISR_TEIF)
N
N# define INDX_DMA2D_ISR_TCIF    1
N# define MASK_DMA2D_ISR_TCIF    (WORD)REG_BITMASK(DMA2D_ISR_TCIF)
N
N// IFCR
N
N# define INDX_DMA2D_IFCR_CTEIF  0
N# define MASK_DMA2D_IFCR_CTEIF  (WORD)REG_BITMASK(DMA2D_IFCR_CTEIF)
N
N# define INDX_DMA2D_IFCR_CTCIF  1
N# define MASK_DMA2D_IFCR_CTCIF  (WORD)REG_BITMASK(DMA2D_IFCR_CTCIF)
N
N// xPFCCR
N
N# define INDX_DMA2D_xPFCCR_CM    0
N# define MASK_DMA2D_xPFCCR_CM    (WORD)(0xFU << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_ARGB8888 (WORD)(0x0U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_RGB888 (WORD)(0x1U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_RGB565 (WORD)(0x2U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_ARGB1555 (WORD)(0x3U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_ARGB4444 (WORD)(0x4U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_L8 (WORD)(0x5U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_AL44 (WORD)(0x6U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_AL88 (WORD)(0x7U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_L4 (WORD)(0x8U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_A8 (WORD)(0x9U << INDX_DMA2D_xPFCCR_CM)
N# define MASK_DMA2D_xPFCCR_CM_A4 (WORD)(0xAU << INDX_DMA2D_xPFCCR_CM)
N
N# define INDX_DMA2D_xPFCCR_CCM   8
N
N# define INDX_DMA2D_xPFCCR_AM    16
N# define MASK_DMA2D_xPFCCR_AM    (WORD)(0x3U << INDX_DMA2D_xPFCCR_AM)
N# define MASK_DMA2D_xPFCCR_AM_PA (WORD)(0x0U << INDX_DMA2D_xPFCCR_AM)
N# define MASK_DMA2D_xPFCCR_AM_CA (WORD)(0x1U << INDX_DMA2D_xPFCCR_AM)
N# define MASK_DMA2D_xPFCCR_AM_PA_MUL_CA (WORD)(0x2U << INDX_DMA2D_xPFCCR_AM)
N
N# define INDX_DMA2D_xPFCCR_ALPHA 24
N# define MASK_DMA2D_xPFCCR_ALPHA (WORD)(0xFFU << INDX_DMA2D_xPFCCR_ALPHA)
N
N# define DMA2D_WORKING ((rbDMA_2D.CR & MASK_DMA2D_CR_START))
N# define DMA2D_WAIT do{while(DMA2D_WORKING); rbDMA_2D.IFCR = MASK_DMA2D_IFCR_CTCIF;}while(0);
N
N/// \endcond
N
N#endif
N
L 5 ".\Inc\Dma2d.h" 2
N#include <RB_RCC.h>
L 1 ".\Inc\Drivers\RB_RCC.h" 1
N //
N// RB_RCC.h
N//
N
N/// \file RB_RCC.h
N/// Reset and clock control (RCC).
N
N#ifndef guard_RB_RCC_H
N# define  guard_RB_RCC_H
N
N# include <RB.h>
N
N/// Registerbank für RCC
Ntypedef struct __regbank_RCC
N{
N  WORD CR;                                            ///< Control register.
X  uint32_t CR;                                            
N  WORD PLLCFGR;                                       ///< PLL configuration register.
X  uint32_t PLLCFGR;                                       
N  WORD CFGR;                                          ///< Configuration register.
X  uint32_t CFGR;                                          
N  WORD CIR;                                           ///< clock interrupt register.
X  uint32_t CIR;                                           
N  WORD AHB1RSTR;                                      ///< AHB1 peripheral reset register.
X  uint32_t AHB1RSTR;                                      
N  WORD AHB2RSTR;                                      ///< AHB2 peripheral reset register.
X  uint32_t AHB2RSTR;                                      
N  WORD AHB3RSTR;                                      ///< AHB3 peripheral reset register.
X  uint32_t AHB3RSTR;                                      
N
N  WORD reserved0;
X  uint32_t reserved0;
N
N  WORD APB1RSTR;                                      ///< APB1 peripheral reset register.
X  uint32_t APB1RSTR;                                      
N  WORD APB2RSTR;                                      ///< APB2 peripheral reset register.
X  uint32_t APB2RSTR;                                      
N
N  WORD reserved1[2];
X  uint32_t reserved1[2];
N
N  union {
N    struct {
N      WORD AHB1ENR;                                   ///< AHB1 enable register.
X      uint32_t AHB1ENR;                                   
N      WORD AHB2ENR;                                   ///< AHB2 enable register.
X      uint32_t AHB2ENR;                                   
N      WORD AHB3ENR;                                   ///< AHB3 enable register.
X      uint32_t AHB3ENR;                                   
N    };
N    WORD AHBENR[3];                                   ///< AHB1..3 enable registers.
X    uint32_t AHBENR[3];                                   
N  };
N
N  WORD reserved2;
X  uint32_t reserved2;
N
N  union {
N    struct {
N      WORD APB1ENR;                                   ///< APB1 enable registers.
X      uint32_t APB1ENR;                                   
N      WORD APB2ENR;                                   ///< APB2 enable registers.
X      uint32_t APB2ENR;                                   
N    };
N    WORD APBENR[2];                                   ///< APB1..2 enable registers.
X    uint32_t APBENR[2];                                   
N  };
N  
N  WORD reserved3[2];
X  uint32_t reserved3[2];
N  
N  WORD AHB1LPENR;
X  uint32_t AHB1LPENR;
N  WORD AHB2LPENR;
X  uint32_t AHB2LPENR;
N  WORD AHB3LPENR;
X  uint32_t AHB3LPENR;
N  WORD reserved4;
X  uint32_t reserved4;
N  WORD APB1LPENR;
X  uint32_t APB1LPENR;
N  WORD APB2LPENR;
X  uint32_t APB2LPENR;
N  WORD reserved5[2];
X  uint32_t reserved5[2];
N  
N  WORD BDCR;                                          ///< Backup domain control register.
X  uint32_t BDCR;                                          
N  WORD CSR;                                           ///< Control & status register.
X  uint32_t CSR;                                           
N
N  WORD reserved6[2];
X  uint32_t reserved6[2];
N
N  WORD SSCGR;                                         ///< Spread spectrum clock generation register.
X  uint32_t SSCGR;                                         
N  WORD PLLI2SCFGR;                                    ///< PLLI2S configuration register.
X  uint32_t PLLI2SCFGR;                                    
N  WORD PLLSAICFGR;
X  uint32_t PLLSAICFGR;
N  WORD DCKCFGR;
X  uint32_t DCKCFGR;
N} RegbankTypeRCC;
N
Nextern RegbankTypeRCC volatile 	rbRCC;                 ///< RCC-Registerbank.
N
Nstatic_assert(offsetof(RegbankTypeRCC, PLLSAICFGR) == 0x88, "Invalid RegbankTypeRCC [PLLSAICFGR]");
Xstatic_assert(((::std:: size_t)__INTADDR__(&(((RegbankTypeRCC *)0)->PLLSAICFGR))) == 0x88, "Invalid RegbankTypeRCC [PLLSAICFGR]");
Nstatic_assert(offsetof(RegbankTypeRCC, DCKCFGR) == 0x8C, "Invalid RegbankTypeRCC [DCKCFGR]");
Xstatic_assert(((::std:: size_t)__INTADDR__(&(((RegbankTypeRCC *)0)->DCKCFGR))) == 0x8C, "Invalid RegbankTypeRCC [DCKCFGR]");
N
N/// \cond RB_DEFS
N
N// CR
N
N# define INDX_RCC_CR_HSEON      16
N# define MASK_RCC_CR_HSEON      (WORD)REG_BITMASK(RCC_CR_HSEON)
N
N# define INDX_RCC_CR_HSERDY     17 
N# define MASK_RCC_CR_HSERDY     (WORD)REG_BITMASK(RCC_CR_HSERDY)
N
N# define INDX_RCC_CR_PLLON      24 
N# define MASK_RCC_CR_PLLON      (WORD)REG_BITMASK(RCC_CR_PLLON)
N
N# define INDX_RCC_CR_PLLRDY     25 
N# define MASK_RCC_CR_PLLRDY     (WORD)REG_BITMASK(RCC_CR_PLLRDY)
N
N# define INDX_RCC_CR_PLLI2SON   26 
N# define MASK_RCC_CR_PLLI2SON   (WORD)REG_BITMASK(RCC_CR_PLLI2SON)
N
N# define INDX_RCC_CR_PLLI2SRDY  27 
N# define MASK_RCC_CR_PLLI2SRDY  (WORD)REG_BITMASK(RCC_CR_PLLI2SRDY)
N
N# define INDX_RCC_CR_PLLSAION   28 
N# define MASK_RCC_CR_PLLSAION   (WORD)REG_BITMASK(RCC_CR_PLLSAION)
N
N# define INDX_RCC_CR_PLLSAIRDY  29
N# define MASK_RCC_CR_PLLSAIRDY  (WORD)REG_BITMASK(RCC_CR_PLLSAIRDY)
N
N// CFGR
N
N# define INDX_RCC_CFGR_SW       0 
N# define MASK_RCC_CFGR_SW       (WORD)0x3
N# define MASK_RCC_CFGR_SW_HSI   (WORD)0x0
N# define MASK_RCC_CFGR_SW_HSE   (WORD)0x1
N# define MASK_RCC_CFGR_SW_PLL   (WORD)0x2
N
N# define INDX_RCC_CFGR_SWS      2 
N# define MASK_RCC_CFGR_SWS      (WORD)(MASK_RCC_CFGR_SW     << INDX_RCC_CFGR_SWS)
N# define MASK_RCC_CFGR_SWS_HSI  (WORD)(MASK_RCC_CFGR_SW_HSI << INDX_RCC_CFGR_SWS)
N# define MASK_RCC_CFGR_SWS_HSE  (WORD)(MASK_RCC_CFGR_SW_HSE << INDX_RCC_CFGR_SWS)
N# define MASK_RCC_CFGR_SWS_PLL  (WORD)(MASK_RCC_CFGR_SW_PLL << INDX_RCC_CFGR_SWS)
N
N# define INDX_RCC_CFGR_HPRE     4                     /// AHB prescaler: HCLK = SYSCLK / HPRE.
N# define MASK_RCC_CFGR_HPRE     (WORD)(0xFU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_001 (WORD)(0x0U << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_002 (WORD)(0x8U << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_004 (WORD)(0x9U << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_008 (WORD)(0xAU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_016 (WORD)(0xBU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_064 (WORD)(0xCU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_128 (WORD)(0xDU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_256 (WORD)(0xEU << INDX_RCC_CFGR_HPRE)
N# define MASK_RCC_CFGR_HPRE_512 (WORD)(0xFU << INDX_RCC_CFGR_HPRE)
N
N# define INDX_RCC_CFGR_PPRE1    10                    ///< APB1 prescaler: PCLK1 = HCLK / PRE1.
N# define MASK_RCC_CFGR_PPRE1    (WORD)(0x7U << INDX_RCC_CFGR_PPRE1)
N# define MASK_RCC_CFGR_PPRE1_01 (WORD)(0x0U << INDX_RCC_CFGR_PPRE1)
N# define MASK_RCC_CFGR_PPRE1_02 (WORD)(0x4U << INDX_RCC_CFGR_PPRE1)
N# define MASK_RCC_CFGR_PPRE1_04 (WORD)(0x5U << INDX_RCC_CFGR_PPRE1)
N# define MASK_RCC_CFGR_PPRE1_08 (WORD)(0x6U << INDX_RCC_CFGR_PPRE1)
N# define MASK_RCC_CFGR_PPRE1_16 (WORD)(0x7U << INDX_RCC_CFGR_PPRE1)
N
N# define INDX_RCC_CFGR_PPRE2    13                    ///< APB2 prescaler: PCLK2 = HCLK / PRE2.
N# define MASK_RCC_CFGR_PPRE2    (WORD)(0x7U << INDX_RCC_CFGR_PPRE2)
N# define MASK_RCC_CFGR_PPRE2_01 (WORD)(0x0U << INDX_RCC_CFGR_PPRE2)
N# define MASK_RCC_CFGR_PPRE2_02 (WORD)(0x4U << INDX_RCC_CFGR_PPRE2)
N# define MASK_RCC_CFGR_PPRE2_04 (WORD)(0x5U << INDX_RCC_CFGR_PPRE2)
N# define MASK_RCC_CFGR_PPRE2_08 (WORD)(0x6U << INDX_RCC_CFGR_PPRE2)
N# define MASK_RCC_CFGR_PPRE2_16 (WORD)(0x7U << INDX_RCC_CFGR_PPRE2)
N
N# define INDX_RCC_CFGR_I2SSRC   23
N# define MASK_RCC_CFGR_I2SSRC   (WORD)REG_BITMASK(RCC_CFGR_I2SSRC)
N  
N// PLLCFGR
N
N# define INDX_RCC_PLLCFGR_PLLM  0
N# define MASK_RCC_PLLCFGR_PLLM  (WORD)(0x03FU << INDX_RCC_PLLCFGR_PLLM)  
N
N# define INDX_RCC_PLLCFGR_PLLN  6
N# define MASK_RCC_PLLCFGR_PLLN  (WORD)(0x1FFU << INDX_RCC_PLLCFGR_PLLN)  
N
N# define INDX_RCC_PLLCFGR_PLLP  16
N# define MASK_RCC_PLLCFGR_PLLP  (WORD)(0x003U << INDX_RCC_PLLCFGR_PLLP)  
N
N# define INDX_RCC_PLLCFGR_PLLQ  24
N# define MASK_RCC_PLLCFGR_PLLQ  (WORD)(0x00FU << INDX_RCC_PLLCFGR_PLLQ)  
N
N# define INDX_RCC_PLLCFGR_PLLSRC 22
N# define MASK_RCC_PLLCFGR_PLLSRC (WORD)REG_BITMASK(RCC_PLLCFGR_PLLSRC)
N
N# define MASK_RCC_PLLCFGR       (MASK_RCC_PLLCFGR_PLLM | MASK_RCC_PLLCFGR_PLLN | MASK_RCC_PLLCFGR_PLLP | MASK_RCC_PLLCFGR_PLLQ | MASK_RCC_PLLCFGR_PLLSRC)
N
N// BDCR
N
N# define INDX_RCC_BDCR_LSEON    0
N# define MASK_RCC_BDCR_LSEON    (WORD)REG_BITMASK(RCC_BDCR_LSEON)
N
N# define INDX_RCC_BDCR_LSERDY   1
N# define MASK_RCC_BDCR_LSERDY   (WORD)REG_BITMASK(RCC_BDCR_LSERDY)
N
N# define INDX_RCC_BDCR_RTCSEL   8
N# define MASK_RCC_BDCR_RTCSEL   (WORD)(0x3U << INDX_RCC_BDCR_RTCSEL)
N# define MASK_RCC_BDCR_RTCSEL_OFF (WORD)(0x0U << INDX_RCC_BDCR_RTCSEL)
N# define MASK_RCC_BDCR_RTCSEL_LSE (WORD)(0x1U << INDX_RCC_BDCR_RTCSEL)
N# define MASK_RCC_BDCR_RTCSEL_LSI (WORD)(0x2U << INDX_RCC_BDCR_RTCSEL)
N# define MASK_RCC_BDCR_RTCSEL_HSE (WORD)(0x3U << INDX_RCC_BDCR_RTCSEL)
N
N# define INDX_RCC_BDCR_RTCEN    15
N# define MASK_RCC_BDCR_RTCEN    (WORD)REG_BITMASK(RCC_BDCR_RTCEN)
N
N// SSCGR
N
N# define INDX_RCC_SSCGR_MODPER  0                     // MODPER = round(f_PLL_IN / (4 * f_mod))
N                                                      // f_mod = modulation frequency, max. 10 kHz
N
N# define INDX_RCC_SSCGR_INCSTEP 13                    // INCSTEP = round((0xFFFFU * md * PLLN) / (100 * 5 * MODPER))
N                                                      // md = peak modulation depth (in percent, max 2 %, min 0.25 %)
N                                                      // MODPER * INCSTEP <= 0xFFFFU
N
N# define INDX_RCC_SSCGR_SPREADSEL 30
N# define MASK_RCC_SSCGR_SPREADSEL (WORD)REG_BITMASK(RCC_SSCGR_SPREADSEL)
N
N# define INDX_RCC_SSCGR_SSCGEN  31
N# define MASK_RCC_SSCGR_SSCGEN  (WORD)REG_BITMASK(RCC_SSCGR_SSCGEN)
N
N// PLLI2SCFGR
N
N# define INDX_RCC_PLLI2SCFGR_N  6
N# define MASK_RCC_PLLI2SCFGR_N  (WORD)(0x1FFU << INDX_RCC_PLLI2SCFGR_N)
N
N# define INDX_RCC_PLLI2SCFGR_R  28
N# define MASK_RCC_PLLI2SCFGR_R  (WORD)(0x7U << INDX_RCC_PLLI2SCFGR_R)
N
N// PLLSAICFGR
N
N# define INDX_RCC_PLLSAICFGR_PLLSAIR 28
N
N# define INDX_RCC_PLLSAICFGR_PLLSAIQ 24
N
N# define INDX_RCC_PLLSAICFGR_PLLSAIP 16
N
N# define INDX_RCC_PLLSAICFGR_PLLSAIN 6
N
N// DCKCFGR
N
N# define INDX_RCC_DCKCFGR_PLLI2SDIVQ 0
N# define MASK_RCC_DCKCFGR_PLLI2SDIVQ (WORD)(0x1FU << INDX_RCC_DCKCFGR_PLLI2SDIVQ)
N
N# define INDX_RCC_DCKCFGR_PLLSAIDIVQ 8
N# define MASK_RCC_DCKCFGR_PLLSAIDIVQ (WORD)(0x1FU << INDX_RCC_DCKCFGR_PLLSAIDIVQ)
N
N# define INDX_RCC_DCKCFGR_PLLSAIDIVR 16
N# define MASK_RCC_DCKCFGR_PLLSAIDIVR (WORD)(0x3U << INDX_RCC_DCKCFGR_PLLSAIDIVR)
N
N# define INDX_RCC_DCKCFGR_SAI1ASRC 20
N# define MASK_RCC_DCKCFGR_SAI1ASRC (WORD)(3U << INDX_RCC_DCKCFGR_SAI1ASRC)
N
N# define INDX_RCC_DCKCFGR_SAI1BSRC 22
N# define MASK_RCC_DCKCFGR_SAI1BSRC (WORD)(3U << INDX_RCC_DCKCFGR_SAI1BSRC)
N
N# define INDX_RCC_DCKCFGR_TIMPRE 24
N# define MASK_RCC_DCKCFGR_TIMPRE (WORD)REG_BITMASK(RCC_DCKCFGR_TIMPRE)
N
N/// \endcond
N
N# include <RB_RCC_AHB.h>
L 1 ".\Inc\Drivers\RB_RCC_AHB.h" 1
N//
N// RB_RCC_AHB.h (STM32F2xx)
N//
N
N/// \file RB_RCC_AHB.h
N/// AHB definitions for  reset and clock control (RCC).
N
N#ifndef guard_RB_RCC_AHB_H
N# define  guard_RB_RCC_AHB_H
N
N# define INDX_RCC_AHB1_ETHPTP   28
N# define MASK_RCC_AHB1_ETHPTP   (WORD)REG_BITMASK(RCC_AHB1_ETHPTP)
N
N# define INDX_RCC_AHB1_ETHRX    27
N# define MASK_RCC_AHB1_ETHRX    (WORD)REG_BITMASK(RCC_AHB1_ETHRX)
N
N# define INDX_RCC_AHB1_ETHTX    26
N# define MASK_RCC_AHB1_ETHTX    (WORD)REG_BITMASK(RCC_AHB1_ETHTX)
N
N# define INDX_RCC_AHB1_ETHMAC   25
N# define MASK_RCC_AHB1_ETHMAC   (WORD)REG_BITMASK(RCC_AHB1_ETHMAC)
N
N# define INDX_RCC_AHB1_DMA_2D   23
N# define MASK_RCC_AHB1_DMA_2D   (WORD)REG_BITMASK(RCC_AHB1_DMA_2D)
N
N# define INDX_RCC_AHB1_DMA2     22
N# define MASK_RCC_AHB1_DMA2     (WORD)REG_BITMASK(RCC_AHB1_DMA2)
N
N# define INDX_RCC_AHB1_DMA1     21
N# define MASK_RCC_AHB1_DMA1     (WORD)REG_BITMASK(RCC_AHB1_DMA1)
N
N# define INDX_RCC_AHB1_CCM      20                    // STM32F4xx only (core coupled memory)
N# define MASK_RCC_AHB1_CCM      (WORD)REG_BITMASK(RCC_AHB1_CCM)
N
N# define INDX_RCC_AHB1_TCM      20                    // STM32F7xx only (tightly coupled memory)
N# define MASK_RCC_AHB1_TCM      (WORD)REG_BITMASK(RCC_AHB1_TCM)
N
N# define INDX_RCC_AHB1_BKPSRAM  18
N# define MASK_RCC_AHB1_BKPSRAM  (WORD)REG_BITMASK(RCC_AHB1_BKPSRAM)
N
N# define INDX_RCC_AHB1_CRC      12
N# define MASK_RCC_AHB1_CRC      (WORD)REG_BITMASK(RCC_AHB1_CRC)
N
N# define INDX_RCC_AHB1_GPIOK    10
N# define MASK_RCC_AHB1_GPIOK    (WORD)REG_BITMASK(RCC_AHB1_GPIOK)
N
N# define INDX_RCC_AHB1_GPIOJ    9
N# define MASK_RCC_AHB1_GPIOJ    (WORD)REG_BITMASK(RCC_AHB1_GPIOJ)
N
N# define INDX_RCC_AHB1_GPIOI    8
N# define MASK_RCC_AHB1_GPIOI    (WORD)REG_BITMASK(RCC_AHB1_GPIOI)
N
N# define INDX_RCC_AHB1_GPIOH    7
N# define MASK_RCC_AHB1_GPIOH    (WORD)REG_BITMASK(RCC_AHB1_GPIOH)
N
N# define INDX_RCC_AHB1_GPIOG    6
N# define MASK_RCC_AHB1_GPIOG    (WORD)REG_BITMASK(RCC_AHB1_GPIOG)
N
N# define INDX_RCC_AHB1_GPIOF    5
N# define MASK_RCC_AHB1_GPIOF    (WORD)REG_BITMASK(RCC_AHB1_GPIOF)
N
N# define INDX_RCC_AHB1_GPIOE    4
N# define MASK_RCC_AHB1_GPIOE    (WORD)REG_BITMASK(RCC_AHB1_GPIOE)
N
N# define INDX_RCC_AHB1_GPIOD    3
N# define MASK_RCC_AHB1_GPIOD    (WORD)REG_BITMASK(RCC_AHB1_GPIOD)
N
N# define INDX_RCC_AHB1_GPIOC    2
N# define MASK_RCC_AHB1_GPIOC    (WORD)REG_BITMASK(RCC_AHB1_GPIOC)
N
N# define INDX_RCC_AHB1_GPIOB    1
N# define MASK_RCC_AHB1_GPIOB    (WORD)REG_BITMASK(RCC_AHB1_GPIOB)
N
N# define INDX_RCC_AHB1_GPIOA    0
N# define MASK_RCC_AHB1_GPIOA    (WORD)REG_BITMASK(RCC_AHB1_GPIOA)
N
N# define INDX_RCC_AHB2_RNG      6
N# define MASK_RCC_AHB2_RNG      (WORD)REG_BITMASK(RCC_AHB2_RNG)
N
N# define INDX_RCC_AHB2_DCMI     0
N# define MASK_RCC_AHB2_DCMI     (WORD)REG_BITMASK(RCC_AHB2_DCMI)
N
N# define INDX_RCC_AHB3_FMC      0
N# define MASK_RCC_AHB3_FCM      (WORD)REG_BITMASK(RCC_AHB3_FMC)
N
N#endif
L 242 ".\Inc\Drivers\RB_RCC.h" 2
N
N# define PERIPHERY_INDX_POS     8U
N  
N# define PERIPHERY_APB_1        (0 << PERIPHERY_INDX_POS)
N# define PERIPHERY_APB_2        (1 << PERIPHERY_INDX_POS)
N
N# define PERIPHERY_APB_TIM02    (PERIPHERY_APB_1 |  0U)
N# define PERIPHERY_APB_TIM03    (PERIPHERY_APB_1 |  1U)
N# define PERIPHERY_APB_TIM04    (PERIPHERY_APB_1 |  2U)
N# define PERIPHERY_APB_TIM05    (PERIPHERY_APB_1 |  3U)
N# define PERIPHERY_APB_TIM06    (PERIPHERY_APB_1 |  4U)
N# define PERIPHERY_APB_TIM07    (PERIPHERY_APB_1 |  5U)
N# define PERIPHERY_APB_TIM12    (PERIPHERY_APB_1 |  6U)
N# define PERIPHERY_APB_TIM13    (PERIPHERY_APB_1 |  7U)
N# define PERIPHERY_APB_TIM14    (PERIPHERY_APB_1 |  8U)
N# define PERIPHERY_APB_SPI2     (PERIPHERY_APB_1 | 14U)
N# define PERIPHERY_APB_SPI3     (PERIPHERY_APB_1 | 15U)
N# define PERIPHERY_APB_USART2   (PERIPHERY_APB_1 | 17U)
N# define PERIPHERY_APB_USART3   (PERIPHERY_APB_1 | 18U)
N# define PERIPHERY_APB_UART4    (PERIPHERY_APB_1 | 19U)
N# define PERIPHERY_APB_UART5    (PERIPHERY_APB_1 | 20U)
N# define PERIPHERY_APB_I2C1     (PERIPHERY_APB_1 | 21U)
N# define PERIPHERY_APB_I2C2     (PERIPHERY_APB_1 | 22U)
N# define PERIPHERY_APB_I2C3     (PERIPHERY_APB_1 | 23U)
N# define PERIPHERY_APB_CAN1     (PERIPHERY_APB_1 | 25U)
N# define PERIPHERY_APB_CAN2     (PERIPHERY_APB_1 | 26U)
N# define PERIPHERY_APB_PWR      (PERIPHERY_APB_1 | 28U)
N# define PERIPHERY_APB_DAC      (PERIPHERY_APB_1 | 29U)
N
N# define PERIPHERY_APB_TIM01    (PERIPHERY_APB_2 |  0U)
N# define PERIPHERY_APB_TIM08    (PERIPHERY_APB_2 |  1U)
N# define PERIPHERY_APB_USART1   (PERIPHERY_APB_2 |  4U)
N# define PERIPHERY_APB_USART6   (PERIPHERY_APB_2 |  5U)
N# define PERIPHERY_APB_ADC1     (PERIPHERY_APB_2 |  8U)
N# define PERIPHERY_APB_ADC2     (PERIPHERY_APB_2 |  9U)
N# define PERIPHERY_APB_ASC3     (PERIPHERY_APB_2 | 10U)
N# define PERIPHERY_APB_SDIO     (PERIPHERY_APB_2 | 11U)
N# define PERIPHERY_APB_SPI1     (PERIPHERY_APB_2 | 12U)
N# define PERIPHERY_APB_SPI4     (PERIPHERY_APB_2 | 13U)
N# define PERIPHERY_APB_SYSCFG   (PERIPHERY_APB_2 | 14U)
N# define PERIPHERY_APB_TIM09    (PERIPHERY_APB_2 | 16U)
N# define PERIPHERY_APB_TIM10    (PERIPHERY_APB_2 | 17U)
N# define PERIPHERY_APB_TIM11    (PERIPHERY_APB_2 | 18U)
N# define PERIPHERY_APB_SPI5     (PERIPHERY_APB_2 | 20U)
N# define PERIPHERY_APB_SPI6     (PERIPHERY_APB_2 | 21U)
N# define PERIPHERY_APB_SAI1     (PERIPHERY_APB_2 | 22U)
N# define PERIPHERY_APB_LTDC     (PERIPHERY_APB_2 | 26U)
N
N# define PERIPHERY_AHB_1        (0 << PERIPHERY_INDX_POS)
N# define PERIPHERY_AHB_2        (1 << PERIPHERY_INDX_POS)
N# define PERIPHERY_AHB_3        (2 << PERIPHERY_INDX_POS)
N                                                                
N# define PERIPHERY_AHB_CCM      (PERIPHERY_AHB_1 | INDX_RCC_AHB1_CCM)
N# define PERIPHERY_AHB_TCM      (PERIPHERY_AHB_1 | INDX_RCC_AHB1_TCM)
N# define PERIPHERY_AHB_DMA2     (PERIPHERY_AHB_1 | INDX_RCC_AHB1_DMA2)
N# define PERIPHERY_AHB_DMA1     (PERIPHERY_AHB_1 | INDX_RCC_AHB1_DMA1)
N# define PERIPHERY_AHB_BKPSRAM  (PERIPHERY_AHB_1 | INDX_RCC_AHB1_BKPSRAM)
N# define PERIPHERY_AHB_CRC      (PERIPHERY_AHB_1 | INDX_RCC_AHB1_CRC)
N# define PERIPHERY_AHB_GPIOK    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOK)
N# define PERIPHERY_AHB_GPIOJ    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOJ)
N# define PERIPHERY_AHB_GPIOI    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOI)
N# define PERIPHERY_AHB_GPIOH    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOH)
N# define PERIPHERY_AHB_GPIOG    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOG)
N# define PERIPHERY_AHB_GPIOF    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOF)
N# define PERIPHERY_AHB_GPIOE    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOE)
N# define PERIPHERY_AHB_GPIOD    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOD)
N# define PERIPHERY_AHB_GPIOC    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOC)
N# define PERIPHERY_AHB_GPIOB    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOB)
N# define PERIPHERY_AHB_GPIOA    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_GPIOA)
N# define PERIPHERY_AHB_DMA_2D   (PERIPHERY_AHB_1 | INDX_RCC_AHB1_DMA_2D)
N# define PERIPHERY_AHB_ETHMAC   (PERIPHERY_AHB_1 | INDX_RCC_AHB1_ETHMAC)
N# define PERIPHERY_AHB_ETHTX    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_ETHTX)
N# define PERIPHERY_AHB_ETHRX    (PERIPHERY_AHB_1 | INDX_RCC_AHB1_ETHRX)
N# define PERIPHERY_AHB_ETHPTP   (PERIPHERY_AHB_1 | INDX_RCC_AHB1_ETHPTP)
N
N# define PERIPHERY_AHB_RNG      (PERIPHERY_AHB_2 | INDX_RCC_AHB2_RNG)
N# define PERIPHERY_AHB_DCMI     (PERIPHERY_AHB_2 | INDX_RCC_AHB2_DCMI)
N
N# define PERIPHERY_AHB_FMC      (PERIPHERY_AHB_3 | INDX_RCC_AHB3_FMC)
N
N# include <Atomic.h>
L 1 ".\Inc\Cortex\Atomic.h" 1
N//
N// Atomic.h
N//
N
N/// \file Atomic.h
N/// Klassen für atomare (thread/async-sichere) Operationen.
N
N#ifndef guard_ATOMIC_H
N# define guard_ATOMIC_H
N
N# include <Compiler.h>
L 1 ".\Inc\Compiler.h" 1
N//
N// Compiler.h
N//
N
N/// \file Compiler.h
N/// Compiler-spezifische Definitions, Macros und Funktionen.
N/// Um die Quellen auch zu Testzwecken auch mit anderen Compilern (z.B. MSC) übersetzen zu können, müssten in dieser Datei
N/// mittels bedingter Kompilierung verschiedene Makros für die unterschiedlichen Compiler definiert werden.
N
N#if ! defined(guard_COMPILER_H) && defined(__arm__)
X#if ! 1L && 1L
S# define guard_COMPILER_H
S
S# if ! defined(__cplusplus)
S#  error C++ only!
S# endif
S
S# if   defined(_DEBUG)  && ! defined(DEBUG)
S#  define DEBUG
S# endif
S
S# if   defined(RELEASE) &&   defined(DEBUG)
S#  error You cannot define RELEASE and DEBUG at the same time
S# endif
S# if ! defined(RELEASE) && ! defined(DEBUG)
S#  error You must define ether RELEASE or DEBUG
S# endif
S
S# include <stdint.h>
S# include <stdbool.h>
S
S# define BYTE                   uint8_t               ///< Byte-Datentyp (8 Bits).
S# define WORD                   uint32_t              ///< Wort-Datentyp (nach ARM-Konvention 32 Bits, d.h. 4 Bytes).
S# define HWRD                   uint16_t              ///< Halbwort-Datentyp (nach ARM-Konvention 16 Bits, d.h. 2 Bytes).
S# define DWRD                   uint64_t              ///< Doppelwort-Datentyp (nach ARM-Konvention 8 Bytes).
S
S// Nomenklatur <s>INT<nn>:
S// <s> = U bzw. S für unsigned bzw. signed
S// <nn> = 08, 12, 32, 64 für 8 bis 64 Bits
S
S# define UINT64                 uint64_t              ///< 8 byte unsigned int.
S# define SINT64                 int64_t               ///< 8 byte signed int.
S
S# define UINT32                 uint32_t              ///< 4 byte unsigned int.
S# define SINT32                 int32_t               ///< 4 byte signed int.
S
S# define UINT16                 uint16_t              ///< 2 byte unsigned int.
S# define SINT16                 int16_t               ///< 2 byte signed int.
S
S# define UINT08                 uint8_t               ///< Single byte unsigned int.
S# define SINT08                 int8_t                ///< Single byte signed int.
S
S# include <stddef.h>
S
S# if __ARMCC_VERSION >= 6000000
S#  pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
S#  pragma clang diagnostic ignored "-Wnested-anon-types"
S#  pragma clang diagnostic ignored "-Wc++17-compat-mangling"
S#  pragma clang diagnostic ignored "-Wc++98-compat-pedantic"
S#  pragma clang diagnostic ignored "-Wc++98-compat"
S#  pragma clang diagnostic ignored "-Wgcc-compat"
S
S#  define IMPORT(X)             asm(".global " #X);
S
Sstatic __attribute__((always_inline)) inline void ___barrier(void) { asm volatile("" ::: "memory", "cc"); }
S
S#  define SCHEDULE_BARRIER      ___barrier
S#  define FORCE_STORES          ___barrier
S#  define MEMORY_CHANGED        ___barrier
S
S#  define __weak                __attribute__((weak))
S#  define __svc(...)
S#  define __align(x)            __attribute__((aligned(x)))
S
S#  define __clrex               __builtin_arm_clrex
S#  define __dmb                 __builtin_arm_dmb
S#  define __dsb                 __builtin_arm_dsb
S#  define __isb                 __builtin_arm_isb
S#  define __wfi                 __builtin_arm_wfi
S#  define __wfe                 __builtin_arm_wfe
S#  define __rbit                __builtin_arm_rbit
S#  define __rev                 __builtin_bswap32
S#  define __clz                 __builtin_clz
S
S#  define ARM_RSR(NAME)         __builtin_arm_rsr(#NAME)
S#  define ARM_WSR(NAME, VALUE)  __builtin_arm_wsr(#NAME, VALUE)
S
S#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { return ARM_RSR(NAME); }
S#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { ARM_WSR(NAME, value); }
S
S#  define OFFSET_OF(S, M)       __builtin_offsetof(S, M)
S
S#  define BREAKPOINT(v)         asm volatile("bkpt %0" :: "i"(v))
S
S#  define WRITEONLY             /// not implemented
S#  define READONLY              const
S
S#  define __AT(ADDR)            __attribute__((section(".ARM.__at_" #ADDR)))
S#  define LOCATE_AT(ADDR)       __AT(ADDR)
S
S#  define FORCE_INLINE          __attribute__((always_inline)) inline
S
S#  define FILE                  __FILE__
S#  define FUNC                  __FUNCTION__
S#  define LINE                  __LINE__
S# else
S#  pragma anon_unions
S#  define PRAGMA(X)             _Pragma(#X)
S
S#  define IMPORT(X)             PRAGMA(import(X))
S
S#  define SCHEDULE_BARRIER()    __schedule_barrier() ///< Compiler-spezifische Pseudo-Anweisung, um die compiler-bedingte Umsortierung von Befehlen über diese Grenze hinaus zu unterbinden. 
S#  define FORCE_STORES()        __force_stores()
S#  define MEMORY_CHANGED()      __memory_changed()
S
S#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { register WORD NAME __asm(#NAME); return NAME; }
S#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { register WORD NAME __asm(#NAME); NAME = value; }
S
S#  define ARM_RSR(NAME)         ARM_RSR_ ## NAME()
S#  define ARM_WSR(NAME, VALUE)  ARM_WSR_ ## NAME(VALUE)
S
S#  define OFFSET_OF(S, M)       offsetof(S, M)
S
S#  define BREAKPOINT(n)         __breakpoint(n)
S
S#  define WRITEONLY             __writeonly
S#  define READONLY              const
S
S#  define LOCATE_AT(ADDR)       __attribute__((at(ADDR)))
S
S#  define FORCE_INLINE          __forceinline
S
S#  define FILE                  __MODULE__            ///< Name der aktuellen Datei.
S
S#  define FUNC                  __PRETTY_FUNCTION__   ///< Name der aktuellen Funktion.
S#  define LINE                  __LINE__              ///< Aktuelle Zeilennummer.
S# endif
S
Snamespace std { using nullptr_t = decltype(nullptr); }
S
S# if defined(DEBUG) && ! defined(NO_BREAK)
S#  define DEBUG_BREAK(n)        BREAKPOINT(n)
S# else
S#  define DEBUG_BREAK(n)
S# endif
S
S# define __CONCAT(A, B)         A##B
S# define CONCAT(A, B)           __CONCAT(A, B)
S
Stemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayDim(TYPE const (&)[DIM]) noexcept { return DIM; }
Stemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayMax(TYPE const (&)[DIM]) noexcept { return DIM - 1U; }
S
Stemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixRows(TYPE const (&)[H][W]) noexcept { return H; }
Stemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixCols(TYPE const (&)[H][W]) noexcept { return W; }
S
S/// Achtung: Die obigen Varianten zur Bestimmung von Feld oder Matrixdimensionen funktionieren nicht, wenn das Feld
S/// nicht-statische Member-Variable in einer Klasse ist, weil der this-Zeiger nicht constexpr ist.
S
Sinline void * operator new   (unsigned, void * const p) noexcept { return p; }
Sinline void   operator delete(void *, void *) noexcept { }
S
N#endif
N
L 12 ".\Inc\Cortex\Atomic.h" 2
N# include <Cortex.h>
L 1 ".\Inc\Cortex\Cortex.h" 1
N//
N// Cortex.H
N//
N
N/// \file Cortex.h
N/// %Cortex-spezifische Funktionen.
N
N#ifndef guard_CORTEX_H
N# define guard_CORTEX_H
N
N# include <Compiler.h>
L 1 ".\Inc\Compiler.h" 1
N//
N// Compiler.h
N//
N
N/// \file Compiler.h
N/// Compiler-spezifische Definitions, Macros und Funktionen.
N/// Um die Quellen auch zu Testzwecken auch mit anderen Compilern (z.B. MSC) übersetzen zu können, müssten in dieser Datei
N/// mittels bedingter Kompilierung verschiedene Makros für die unterschiedlichen Compiler definiert werden.
N
N#if ! defined(guard_COMPILER_H) && defined(__arm__)
X#if ! 1L && 1L
S# define guard_COMPILER_H
S
S# if ! defined(__cplusplus)
S#  error C++ only!
S# endif
S
S# if   defined(_DEBUG)  && ! defined(DEBUG)
S#  define DEBUG
S# endif
S
S# if   defined(RELEASE) &&   defined(DEBUG)
S#  error You cannot define RELEASE and DEBUG at the same time
S# endif
S# if ! defined(RELEASE) && ! defined(DEBUG)
S#  error You must define ether RELEASE or DEBUG
S# endif
S
S# include <stdint.h>
S# include <stdbool.h>
S
S# define BYTE                   uint8_t               ///< Byte-Datentyp (8 Bits).
S# define WORD                   uint32_t              ///< Wort-Datentyp (nach ARM-Konvention 32 Bits, d.h. 4 Bytes).
S# define HWRD                   uint16_t              ///< Halbwort-Datentyp (nach ARM-Konvention 16 Bits, d.h. 2 Bytes).
S# define DWRD                   uint64_t              ///< Doppelwort-Datentyp (nach ARM-Konvention 8 Bytes).
S
S// Nomenklatur <s>INT<nn>:
S// <s> = U bzw. S für unsigned bzw. signed
S// <nn> = 08, 12, 32, 64 für 8 bis 64 Bits
S
S# define UINT64                 uint64_t              ///< 8 byte unsigned int.
S# define SINT64                 int64_t               ///< 8 byte signed int.
S
S# define UINT32                 uint32_t              ///< 4 byte unsigned int.
S# define SINT32                 int32_t               ///< 4 byte signed int.
S
S# define UINT16                 uint16_t              ///< 2 byte unsigned int.
S# define SINT16                 int16_t               ///< 2 byte signed int.
S
S# define UINT08                 uint8_t               ///< Single byte unsigned int.
S# define SINT08                 int8_t                ///< Single byte signed int.
S
S# include <stddef.h>
S
S# if __ARMCC_VERSION >= 6000000
S#  pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
S#  pragma clang diagnostic ignored "-Wnested-anon-types"
S#  pragma clang diagnostic ignored "-Wc++17-compat-mangling"
S#  pragma clang diagnostic ignored "-Wc++98-compat-pedantic"
S#  pragma clang diagnostic ignored "-Wc++98-compat"
S#  pragma clang diagnostic ignored "-Wgcc-compat"
S
S#  define IMPORT(X)             asm(".global " #X);
S
Sstatic __attribute__((always_inline)) inline void ___barrier(void) { asm volatile("" ::: "memory", "cc"); }
S
S#  define SCHEDULE_BARRIER      ___barrier
S#  define FORCE_STORES          ___barrier
S#  define MEMORY_CHANGED        ___barrier
S
S#  define __weak                __attribute__((weak))
S#  define __svc(...)
S#  define __align(x)            __attribute__((aligned(x)))
S
S#  define __clrex               __builtin_arm_clrex
S#  define __dmb                 __builtin_arm_dmb
S#  define __dsb                 __builtin_arm_dsb
S#  define __isb                 __builtin_arm_isb
S#  define __wfi                 __builtin_arm_wfi
S#  define __wfe                 __builtin_arm_wfe
S#  define __rbit                __builtin_arm_rbit
S#  define __rev                 __builtin_bswap32
S#  define __clz                 __builtin_clz
S
S#  define ARM_RSR(NAME)         __builtin_arm_rsr(#NAME)
S#  define ARM_WSR(NAME, VALUE)  __builtin_arm_wsr(#NAME, VALUE)
S
S#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { return ARM_RSR(NAME); }
S#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { ARM_WSR(NAME, value); }
S
S#  define OFFSET_OF(S, M)       __builtin_offsetof(S, M)
S
S#  define BREAKPOINT(v)         asm volatile("bkpt %0" :: "i"(v))
S
S#  define WRITEONLY             /// not implemented
S#  define READONLY              const
S
S#  define __AT(ADDR)            __attribute__((section(".ARM.__at_" #ADDR)))
S#  define LOCATE_AT(ADDR)       __AT(ADDR)
S
S#  define FORCE_INLINE          __attribute__((always_inline)) inline
S
S#  define FILE                  __FILE__
S#  define FUNC                  __FUNCTION__
S#  define LINE                  __LINE__
S# else
S#  pragma anon_unions
S#  define PRAGMA(X)             _Pragma(#X)
S
S#  define IMPORT(X)             PRAGMA(import(X))
S
S#  define SCHEDULE_BARRIER()    __schedule_barrier() ///< Compiler-spezifische Pseudo-Anweisung, um die compiler-bedingte Umsortierung von Befehlen über diese Grenze hinaus zu unterbinden. 
S#  define FORCE_STORES()        __force_stores()
S#  define MEMORY_CHANGED()      __memory_changed()
S
S#  define DEFINE_ARM_RSR(NAME)  inline WORD ARM_RSR_ ## NAME()                 noexcept { register WORD NAME __asm(#NAME); return NAME; }
S#  define DEFINE_ARM_WSR(NAME)  inline void ARM_WSR_ ## NAME(WORD const value) noexcept { register WORD NAME __asm(#NAME); NAME = value; }
S
S#  define ARM_RSR(NAME)         ARM_RSR_ ## NAME()
S#  define ARM_WSR(NAME, VALUE)  ARM_WSR_ ## NAME(VALUE)
S
S#  define OFFSET_OF(S, M)       offsetof(S, M)
S
S#  define BREAKPOINT(n)         __breakpoint(n)
S
S#  define WRITEONLY             __writeonly
S#  define READONLY              const
S
S#  define LOCATE_AT(ADDR)       __attribute__((at(ADDR)))
S
S#  define FORCE_INLINE          __forceinline
S
S#  define FILE                  __MODULE__            ///< Name der aktuellen Datei.
S
S#  define FUNC                  __PRETTY_FUNCTION__   ///< Name der aktuellen Funktion.
S#  define LINE                  __LINE__              ///< Aktuelle Zeilennummer.
S# endif
S
Snamespace std { using nullptr_t = decltype(nullptr); }
S
S# if defined(DEBUG) && ! defined(NO_BREAK)
S#  define DEBUG_BREAK(n)        BREAKPOINT(n)
S# else
S#  define DEBUG_BREAK(n)
S# endif
S
S# define __CONCAT(A, B)         A##B
S# define CONCAT(A, B)           __CONCAT(A, B)
S
Stemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayDim(TYPE const (&)[DIM]) noexcept { return DIM; }
Stemplate<typename TYPE, unsigned DIM> constexpr unsigned ArrayMax(TYPE const (&)[DIM]) noexcept { return DIM - 1U; }
S
Stemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixRows(TYPE const (&)[H][W]) noexcept { return H; }
Stemplate<typename TYPE, unsigned H, unsigned W> constexpr unsigned MatrixCols(TYPE const (&)[H][W]) noexcept { return W; }
S
S/// Achtung: Die obigen Varianten zur Bestimmung von Feld oder Matrixdimensionen funktionieren nicht, wenn das Feld
S/// nicht-statische Member-Variable in einer Klasse ist, weil der this-Zeiger nicht constexpr ist.
S
Sinline void * operator new   (unsigned, void * const p) noexcept { return p; }
Sinline void   operator delete(void *, void *) noexcept { }
S
N#endif
N
L 12 ".\Inc\Cortex\Cortex.h" 2
N
Nextern "C" WORD _LdrExW(void const volatile * p            );
Xextern "C" uint32_t _LdrExW(void const volatile * p            );
Nextern "C" HWRD _LdrExH(void const volatile * p            );
Xextern "C" uint16_t _LdrExH(void const volatile * p            );
Nextern "C" BYTE _LdrExB(void const volatile * p            );
Xextern "C" uint8_t _LdrExB(void const volatile * p            );
N  
Nextern "C" WORD _StrExW(void       volatile * p, WORD value);
Xextern "C" uint32_t _StrExW(void       volatile * p, uint32_t value);
Nextern "C" WORD _StrExH(void       volatile * p, HWRD value); 
Xextern "C" uint32_t _StrExH(void       volatile * p, uint16_t value); 
Nextern "C" WORD _StrExB(void       volatile * p, BYTE value);
Xextern "C" uint32_t _StrExB(void       volatile * p, uint8_t value);
N
N# if   CORTEX_M == 4
X# if   4 == 4
N#  define IRAM2_START             0x10000000U // CCM
N#  define IRAM2_LENGTH            0x00010000U
N#  define IRAM1_START             0x20000000U
N#  define IRAM1_LENGTH            0x00020000U
N#  define IROM1_START             0x08000000U
N#  define IROM1_LENGTH            0x00100000U
N# elif CORTEX_M == 7
S#  define IRAM2_START             0x20000000U // TCM
S#  define IRAM2_LENGTH            0x00010000U
S#  define IRAM1_START             (IRAM2_START + IRAM2_LENGTH)
S#  define IRAM1_LENGTH            0x00040000U
S#  define IROM1_START             0x08000000U
S#  define IROM1_LENGTH            0x00100000U
S# else
S#  error Missing CORTEX_M definition (must be 4 or 7)
N# endif
N
NDEFINE_ARM_RSR(control)
Xinline uint32_t ARM_RSR_control() noexcept { register uint32_t control __asm("control"); return control; }
NDEFINE_ARM_WSR(control)
Xinline void ARM_WSR_control(uint32_t const value) noexcept { register uint32_t control __asm("control"); control = value; }
NDEFINE_ARM_RSR(basepri)
Xinline uint32_t ARM_RSR_basepri() noexcept { register uint32_t basepri __asm("basepri"); return basepri; }
NDEFINE_ARM_WSR(basepri)
Xinline void ARM_WSR_basepri(uint32_t const value) noexcept { register uint32_t basepri __asm("basepri"); basepri = value; }
NDEFINE_ARM_RSR(primask)
Xinline uint32_t ARM_RSR_primask() noexcept { register uint32_t primask __asm("primask"); return primask; }
NDEFINE_ARM_WSR(primask)
Xinline void ARM_WSR_primask(uint32_t const value) noexcept { register uint32_t primask __asm("primask"); primask = value; }
NDEFINE_ARM_RSR(faultmask)
Xinline uint32_t ARM_RSR_faultmask() noexcept { register uint32_t faultmask __asm("faultmask"); return faultmask; }
NDEFINE_ARM_WSR(faultmask)
Xinline void ARM_WSR_faultmask(uint32_t const value) noexcept { register uint32_t faultmask __asm("faultmask"); faultmask = value; }
N
NDEFINE_ARM_RSR(psp)
Xinline uint32_t ARM_RSR_psp() noexcept { register uint32_t psp __asm("psp"); return psp; }
NDEFINE_ARM_WSR(psp)
Xinline void ARM_WSR_psp(uint32_t const value) noexcept { register uint32_t psp __asm("psp"); psp = value; }
NDEFINE_ARM_RSR(msp)
Xinline uint32_t ARM_RSR_msp() noexcept { register uint32_t msp __asm("msp"); return msp; }
NDEFINE_ARM_WSR(msp)
Xinline void ARM_WSR_msp(uint32_t const value) noexcept { register uint32_t msp __asm("msp"); msp = value; }
N
NDEFINE_ARM_RSR(epsr)
Xinline uint32_t ARM_RSR_epsr() noexcept { register uint32_t epsr __asm("epsr"); return epsr; }
NDEFINE_ARM_RSR(apsr)
Xinline uint32_t ARM_RSR_apsr() noexcept { register uint32_t apsr __asm("apsr"); return apsr; }
NDEFINE_ARM_RSR(ipsr)
Xinline uint32_t ARM_RSR_ipsr() noexcept { register uint32_t ipsr __asm("ipsr"); return ipsr; }
N
N/// Spezifische Funktionen des %Cortex(-M3/M4/M7) bzw. des zugehörigen aktuellen Befehlssatzes (ARMv7-M).
Nnamespace Cortex 
N{
N  template<unsigned SIZE> struct ArmExclusive;
N
N  template<> struct ArmExclusive<sizeof(WORD)> final
X  template<> struct ArmExclusive<sizeof(uint32_t)> final
N  { 
N    ArmExclusive() = delete;
N    ArmExclusive(ArmExclusive const &) = delete;
N    ArmExclusive(ArmExclusive      &&) = delete;
N    
N    static WORD LdrEx(WORD const volatile & data)                   noexcept { return _LdrExW(&data); }
X    static uint32_t LdrEx(uint32_t const volatile & data)                   noexcept { return _LdrExW(&data); }
N    static bool StrEx(WORD       volatile & data, WORD const value) noexcept { return _StrExW(&data, value) != 0U; }
X    static bool StrEx(uint32_t       volatile & data, uint32_t const value) noexcept { return _StrExW(&data, value) != 0U; }
N
N    template<typename TYPE>
N    static TYPE * LdrEx(TYPE * const volatile & p)                  noexcept { return (TYPE *)_LdrExW(&p); }
N
N    template<typename TYPE>
N    static bool   StrEx(TYPE *       volatile & p, TYPE * const q)  noexcept { return _StrExW(&p, (WORD)q) != 0U; }
X    static bool   StrEx(TYPE *       volatile & p, TYPE * const q)  noexcept { return _StrExW(&p, (uint32_t)q) != 0U; }
N  };
N
N  template<> struct ArmExclusive<sizeof(HWRD)> final
X  template<> struct ArmExclusive<sizeof(uint16_t)> final
N  { 
N    ArmExclusive() = delete;
N    ArmExclusive(ArmExclusive const &) = delete;
N    ArmExclusive(ArmExclusive      &&) = delete;
N    
N    static HWRD LdrEx(HWRD const volatile & data)                   noexcept { return _LdrExH(&data); }
X    static uint16_t LdrEx(uint16_t const volatile & data)                   noexcept { return _LdrExH(&data); }
N    static bool StrEx(HWRD       volatile & data, HWRD const value) noexcept { return _StrExH(&data, value) != 0U; }
X    static bool StrEx(uint16_t       volatile & data, uint16_t const value) noexcept { return _StrExH(&data, value) != 0U; }
N  };
N
N  template<> struct ArmExclusive<sizeof(BYTE)> final
X  template<> struct ArmExclusive<sizeof(uint8_t)> final
N  { 
N    ArmExclusive() = delete;
N    ArmExclusive(ArmExclusive const &) = delete;
N    ArmExclusive(ArmExclusive      &&) = delete;
N    
N    static BYTE LdrEx(BYTE const volatile & data)                   noexcept { return _LdrExB(&data); }
X    static uint8_t LdrEx(uint8_t const volatile & data)                   noexcept { return _LdrExB(&data); }
N    static bool StrEx(BYTE       volatile & data, BYTE const value) noexcept { return _StrExB(&data, value) != 0U; }
X    static bool StrEx(uint8_t       volatile & data, uint8_t const value) noexcept { return _StrExB(&data, value) != 0U; }
N  };
N
N  // This are the (core) numbers of the current exception, see Cortex-M3/M4/M7 PSR
N
N  constexpr unsigned const isrNum_THREAD_MODE =  0U; ///< ISR-Nummer in PSR für Thread-Modus
N  constexpr unsigned const isrNum_RESET       =  1U;
N  constexpr unsigned const isrNum_NMI         =  2U;
N  constexpr unsigned const isrNum_HRD_FAULT   =  3U; ///< ISR-Nummer in PSR für Hard-Fault
N  constexpr unsigned const isrNum_MEM_FAULT   =  4U; ///< ISR-Nummer in PSR für Memory-Fault
N  constexpr unsigned const isrNum_BUS_FAULT   =  5U; ///< ISR-Nummer in PSR für Bus-Fault
N  constexpr unsigned const isrNum_USG_FAULT   =  6U; ///< ISR-Nummer in PSR für Usage-Fault
N  constexpr unsigned const isrNum_SVC         = 11U; ///< ISR-Nummer in PSR für SVC
N  constexpr unsigned const isrNum_DEBMON      = 12U; 
N  constexpr unsigned const isrNum_PSV         = 14U; ///< ISR-Nummer in PSR für PSV
N  constexpr unsigned const isrNum_STK         = 15U; ///< ISR-Nummer in PSR für STK (System tick)
N  constexpr unsigned const isrNum_EXTERN0     = 16U; // ab 16 beginnen die externen ISRs
N
N  FORCE_INLINE constexpr unsigned isrNum_EXTERN(unsigned const n) noexcept { return n + isrNum_EXTERN0; }
X  __forceinline constexpr unsigned isrNum_EXTERN(unsigned const n) noexcept { return n + isrNum_EXTERN0; }
N
N  constexpr WORD const excReturnNonFp = 0xFFFFFFFDU; ///< Exception return code (thumb mode, return to thread mode, use PSP after return, non-FP state).
X  constexpr uint32_t const excReturnNonFp = 0xFFFFFFFDU; 
N  constexpr WORD const excReturnUseFp = 0xFFFFFFEDU; ///< Exception return code (thumb mode, return to thread mode, use PSP after return, use FP state).
X  constexpr uint32_t const excReturnUseFp = 0xFFFFFFEDU; 
N
N  [[noreturn]] void Reset() noexcept;
N
N  [[noreturn]] void Reset_privileged() noexcept;
N
N  FORCE_INLINE void DMB() noexcept { SCHEDULE_BARRIER(); __dmb(0xF); SCHEDULE_BARRIER(); }  
X  __forceinline void DMB() noexcept { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); }  
N  FORCE_INLINE void DSB() noexcept { SCHEDULE_BARRIER(); __dsb(0xF); SCHEDULE_BARRIER(); }
X  __forceinline void DSB() noexcept { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); }
N  FORCE_INLINE void ISB() noexcept { SCHEDULE_BARRIER(); __isb(0xF); SCHEDULE_BARRIER(); }
X  __forceinline void ISB() noexcept { __schedule_barrier(); __isb(0xF); __schedule_barrier(); }
N
N  FORCE_INLINE WORD RBIT(WORD w) noexcept { return __rbit(w); }
X  __forceinline uint32_t RBIT(uint32_t w) noexcept { return __rbit(w); }
N  
N  FORCE_INLINE WORD REV(WORD w) noexcept { return __rev(w); }
X  __forceinline uint32_t REV(uint32_t w) noexcept { return __rev(w); }
N  
N  FORCE_INLINE void WFI() noexcept { __wfi(); }
X  __forceinline void WFI() noexcept { __wfi(); }
N  FORCE_INLINE void WFE() noexcept { __wfe(); }
X  __forceinline void WFE() noexcept { __wfe(); }
N
N  /// Anzahl der (linksseitig) führenden 0-Bits (beginnend bei Bit 31) bestimmen.
N  /// \param value ist der zu analysierende Wert.
N  /// \return Anzahl der 'linksbündigen' 0-en (0 bis 32)
N  FORCE_INLINE int CLZ(WORD const value) { return __clz( value); }
X  __forceinline int CLZ(uint32_t const value) { return __clz( value); }
N
N  /// Anzahl der (linksseitig) führenden 1-Bits (beginnend bei Bit 31) bestimmen.
N  /// \param value ist der zu analysierende Wert.
N  /// \return Anzahl der 'linksbündigen' 1-en (0 bis 32)
N  FORCE_INLINE int CLO(WORD const value) { return __clz(~value); }
X  __forceinline int CLO(uint32_t const value) { return __clz(~value); }
N
N  BYTE GetPSVPrio() noexcept;
X  uint8_t GetPSVPrio() noexcept;
N  BYTE GetSVCPrio() noexcept;
X  uint8_t GetSVCPrio() noexcept;
N  BYTE GetSTKPrio() noexcept;
X  uint8_t GetSTKPrio() noexcept;
N  BYTE GetMinPrio() noexcept;
X  uint8_t GetMinPrio() noexcept;
N  
N  constexpr unsigned const CONTROL_usermode = 1U;
N  constexpr unsigned const CONTROL_altstack = 2U;
N  constexpr unsigned const CONTROL_fpucntxt = 4U;
N
N  /// CONTROL-Register auslesen.
N  /// \return Wert des CONTROL-Registers
N  FORCE_INLINE WORD GetCONTROL() noexcept { return ARM_RSR(control); }
X  __forceinline uint32_t GetCONTROL() noexcept { return ARM_RSR_control(); }
N
N  /// CONTROL-Register einstellen.
N  /// \param[in] value ist der neue Wert des CONTROL-Registers
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  FORCE_INLINE void SetCONTROL_privileged(WORD const value) noexcept { ARM_WSR(control, value); }
X  __forceinline void SetCONTROL_privileged(uint32_t const value) noexcept { ARM_WSR_control(value); }
N
N  void SetCONTROL(WORD value) noexcept;
X  void SetCONTROL(uint32_t value) noexcept;
N
N  /// BASEPRI-Register auslesen.
N  /// \return Wert des BASEPRI-Registers
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  FORCE_INLINE WORD GetBASEPRI_privileged() noexcept { return ARM_RSR(basepri); }
X  __forceinline uint32_t GetBASEPRI_privileged() noexcept { return ARM_RSR_basepri(); }
N
N  /// BASEPRI-Register einstellen.
N  /// \param[in] basePri ist der neue Wert des BASEPRI-Registers
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  /// BASEPRI-Register auslesen.
N  /// \return Wert des BASEPRI-Registers.
N  WORD GetBASEPRI() noexcept;
X  uint32_t GetBASEPRI() noexcept;
N
N  FORCE_INLINE void SetBASEPRI_privileged(WORD const value) noexcept { ARM_WSR(basepri, value); }
X  __forceinline void SetBASEPRI_privileged(uint32_t const value) noexcept { ARM_WSR_basepri(value); }
N
N  /// BASEPRI-Register einstellen.
N  /// \param[in] value ist der neue Wert des BASEPRI-Registers
N  void SetBASEPRI(WORD value) noexcept;
X  void SetBASEPRI(uint32_t value) noexcept;
N
N  /// PRIMASK-Register auslesen im privilegierten Modus.
N  /// \copydetails Cortex::GetPRIMASK()
N  /// \return Wert des PRIMASK-Registers.
N  /// \warning Der Prozessor muss sich im privilegierten Modus befinden, damit diese Funktion ausgeführt werden kann.
N  /// Befindet sich der Prozessor nicht im privilegierten Modus, wird ein Usage-Fault ausgelöst.
N  WORD GetPRIMASK_privileged() noexcept;
X  uint32_t GetPRIMASK_privileged() noexcept;
N
N  /// PRIMASK-Register auslesen.
N  /// Das PRIMASK-Register besteht aus einem Bit. Ist es gesetzt, so werden \b alle IRQs (Exceptions) mit einstellbarer 
N  /// Priorität gesperrt. Achtung, dies betrifft auch den SVC-IRQ.
N  /// Wenn dieses Bit gesetzt ist, können folglich auch keine SVC-IRQs mehr bedient werden. Ein SVC-Aufruf ist dann verboten.
N  /// Es muss deshalb sichergestellt werden, dass immer dann, wenn das PRIMASK-Register gesetzt wird auch gleichzeitig
N  /// das System in den Exception-Modus versetzt wird, weil sonst keine privilegierten Befehle mehr ausgeführt werden können.
N  /// Ist das PRIMASK-Register gelöscht, so können auch nicht-privilegierte Befehle indirekt via SVC-Aufruf implementiert werden.
N  /// Hierzu löst man einen SVC aus, der dann in dem zugehörigen Handler (immer im Exception-Modus) die entsprechenden 
N  /// Operationen ausführt. 
N  /// \return Wert des PRIMASK-Registers.
N  WORD GetPRIMASK() noexcept;
X  uint32_t GetPRIMASK() noexcept;
N
N  /// PRIMASK aktivieren (alle Interrupts bis auf NMI und Hard-fault sperren).
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  /// \note Der Prozessor wird zusätzlich auch außerhalb einer IRQ in den privilegierten Modus versetzt, damit man ein Möglichkeit hat, die
N  /// Exception wieder zu erlauben, da man auf das PRIMASK-Register nur im privilegierten Modus zugreifen kann.
N  /// \warning
N  /// Ist das PRIMASK-Register gesetzt und befindet sich der Controller gleichzeitig im User-Modus, 
N  /// so gibt es somit keine generelle Möglichkeit mehr, privilegierte Operationen auszuführen, weil dann auch der
N  /// SVC-IRQ nicht mehr verwendbar ist. Da das Ändern der PRIMASK-Register eine privilegierte Anweisung darstellt, könnte man
N  /// dann das PRIMASK-Register nie mehr ändern.
N  /// \warning Diese Funktion sperrt auch die Ausführung aller Exceptions mit programmierbarer Priorität, also \b auch den SVC
N  /// und ebenfalls Usage-/Bus- und Memory-Faults!
N  void SetPRIMASK_privileged() noexcept;
N
N  /// PRIMASK löschen.
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  /// \warning Es gibt keine User-Mode-Variante dieser Funktion. 
N  void ClrPRIMASK_privileged() noexcept;
N
N  /// PRIMASK setzen.
N  void SetPRIMASK() noexcept;
N
N  FORCE_INLINE WORD GetIPSR() noexcept { return ARM_RSR(ipsr); }
X  __forceinline uint32_t GetIPSR() noexcept { return ARM_RSR_ipsr(); }
N  FORCE_INLINE WORD GetAPSR() noexcept { return ARM_RSR(apsr); }
X  __forceinline uint32_t GetAPSR() noexcept { return ARM_RSR_apsr(); }
N  FORCE_INLINE WORD GetEPSR() noexcept { return ARM_RSR(epsr); }
X  __forceinline uint32_t GetEPSR() noexcept { return ARM_RSR_epsr(); }
N
N  /// FAULTMASK auslesen.
N  /// \return Wert des FAULTMASK-Registers
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  FORCE_INLINE WORD GetFLTMASK_privileged() noexcept { return ARM_RSR(faultmask); }
X  __forceinline uint32_t GetFLTMASK_privileged() noexcept { return ARM_RSR_faultmask(); }
N
N  /// FAULTMASK einstellen.
N  /// \param[in] value ist der neue Wert des FAULTMASK-Registers
N  /// \note Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  FORCE_INLINE void SetFLTMASK_privileged(WORD const value) { ARM_WSR(faultmask, value); }
X  __forceinline void SetFLTMASK_privileged(uint32_t const value) { ARM_WSR_faultmask(value); }
N
N  void FpuEnable() noexcept;
N
N  void FpuDisable() noexcept;
N
N  /// Load-linked-Befehl.
N  /// Diese Funktion lädt ein Datum (1, 2 oder 4 Bytes breit) und markiert die Ownership des Datums. 
N  /// \param data ist eine Referenz auf das zu lesende Datum
N  /// \return Es wird der gelesene Wert zurückgegeben
N  /// \tparam TYPE ist der Typ des zu lesenden Datums
N  /// \warning Ein weiterer Aufruf dieser Funktion mit einem anderen Argument, löscht die Ownership des vorangegangenen 
N  /// Aufrufs; ein verschachtelter Aufruf ist nicht erlaubt.
N  /// \sa Cortex::SaveConditional()
N  template<typename TYPE>
N  FORCE_INLINE TYPE LoadLinked(TYPE const volatile & data) noexcept { DMB(); return ArmExclusive<sizeof(TYPE)>::LdrEx(data); }
X  __forceinline TYPE LoadLinked(TYPE const volatile & data) noexcept { DMB(); return ArmExclusive<sizeof(TYPE)>::LdrEx(data); }
N  
N  /// Store-conditional-Befehl.  
N  /// Diese Funktion überschreibt ein Datum (1, 2 oder 4 Bytes breit) dessen Ownership zuvor belegt wurde.
N  /// Die Speicherung scheitert, wenn die Ownership nicht belegt ist. 
N  /// \param data ist eine Referenz auf das zu Datum, das überschrieben werden soll.
N  /// \param value ist der Wert, mit dem das Datum überschrieben wird.
N  /// \return \c false bei Erfolg; \c true, wenn der Vorgang wiederholt werden muss. 
N  /// \tparam TYPE ist der Typ des zu speichernden Datums
N  /// \sa Cortex::LoadLinked()
N  template<typename TYPE>
N  FORCE_INLINE bool SaveConditional(TYPE volatile & data, TYPE const value) noexcept
X  __forceinline bool SaveConditional(TYPE volatile & data, TYPE const value) noexcept
N  {
N    if ( ArmExclusive<sizeof(TYPE)>::StrEx(data, value) )
N      return true;
N
N    DSB();
N      
N    return false;
N  }
N  
N  /// Ownership entfernen.
N  /// \sa Cortex::SaveConditional()
N  /// \sa Cortex::LoadLinked()
N  FORCE_INLINE void ClearOwnership() noexcept { __clrex(); ISB(); }
X  __forceinline void ClearOwnership() noexcept { __clrex(); ISB(); }
N
N  /// Nummer der aktuellen Exception zurückgeben.
N  /// Die Nummer der aktuellen Exception (bzw. der aktiven Interrupt-Service-Routine) wird vom Cortex-M3 im (I)PSR zur Verfügung
N  /// gestellt. Diese Nummer ist 0-relativ (0 = thread mode, d.h. keine Exception). Werte größer als 15 geben externe
N  /// Exceptions an.
N  /// \return Nummer der aktiven Exception.
N  FORCE_INLINE WORD GetCurrentIsrNum() noexcept { return GetIPSR(); }
X  __forceinline uint32_t GetCurrentIsrNum() noexcept { return GetIPSR(); }
N
N  /// Abfrage, ob sich der Prozessor im Thread-Modus befindet.
N  /// \return \c true, wenn sich der Prozessor im Thread-Mode befindet und somit zurzeit keine IRQ bedient wird.
N  /// \note Die Bestimmung, ob sich der Prozessor im Thread-Modus befindet, erfolgt anhand der aktuellen ISR-Nummer.
N  FORCE_INLINE bool IsThreadMode() noexcept { return GetCurrentIsrNum() == isrNum_THREAD_MODE; }
X  __forceinline bool IsThreadMode() noexcept { return GetCurrentIsrNum() == isrNum_THREAD_MODE; }
N
N  /// Abfrage, ob sich der Prozessor im aktuellen Kontext privilegierte Befehle ausführen kann.
N  /// \return \c true, wenn privilegierte Befehle ausführbar sind.
N  /// \note Exception mode ist immer privilegiert, unabhängig von CONTROL[0]!
N  FORCE_INLINE bool IsPrivileged() noexcept { return (GetCONTROL() & CONTROL_usermode) == 0U || ! IsThreadMode(); }
X  __forceinline bool IsPrivileged() noexcept { return (GetCONTROL() & CONTROL_usermode) == 0U || ! IsThreadMode(); }
N  
N  bool IsInterruptable(BYTE prio) noexcept;
X  bool IsInterruptable(uint8_t prio) noexcept;
N
N  inline bool IsInterruptableByPSV() noexcept { return IsInterruptable(GetPSVPrio()); }
N  inline bool IsInterruptableBySVC() noexcept { return IsInterruptable(GetSVCPrio()); }
N  inline bool IsInterruptableBySTK() noexcept { return IsInterruptable(GetSTKPrio()); }
N
N  /// Anzahl der System-Ticks zurückgeben.
N  /// Da der Cortex-Core einen System-Timer beinhaltet (Modul STK), kann man diesen dazu verwenden, um eine Systemzeit 
N  /// zu implementieren.
N  /// \return Anzahl der System-Ticks (Zyklusdauer normalerweise 1 ms) seit Systemstart.
N  WORD GetTicks() noexcept;
X  uint32_t GetTicks() noexcept;
N
N  /// Anzahl der System-Ticks als 64-Bit-Zahl zurückgeben, um Probleme bei tagelanger Betriebsdauer zu vermeiden.
N  /// \return Anzahl der System-Ticks (Zyklusdauer normalerweise 1 ms) seit Systemstart.
N  UINT64 GetWideTicks() noexcept;
X  uint64_t GetWideTicks() noexcept;
N
N  /// Systemzeit (Anzal der System-Ticks) mit erhöhter Auflösung bzw. Genauigkeit zurückgeben.
N  UINT64 GetFineTime(UINT32 const scf) noexcept;
X  uint64_t GetFineTime(uint32_t const scf) noexcept;
N
N  /// Alternativen Stack einrichten.
N  /// \param[in] stack ist die \b Endadresse des Stack-Speicherbereiches. \b Achtung: Must be 8-byte-aligned!
N  /// \param[in] num gibt die Anzahl der Wörter des Stacks an.
N  /// \warning Der Prozessor muss sich im privilegierten Modus befinden. Es findet keine Prüfung statt, ob diese Voraussetzung zutrifft.
N  /// Wird die Voraussetzung verletzt, wird ein Usage-Fault ausgelöst.
N  void SwitchStack(WORD * stack, unsigned num) noexcept;
X  void SwitchStack(uint32_t * stack, unsigned num) noexcept;
N
N  template<unsigned DIM>
N  FORCE_INLINE void SwitchStack(WORD (& stack)[DIM]) noexcept { return SwitchStack(stack, DIM); } 
X  __forceinline void SwitchStack(uint32_t (& stack)[DIM]) noexcept { return SwitchStack(stack, DIM); } 
N
N  bool AltStackIsOk() noexcept;
N}
N
N#endif
L 13 ".\Inc\Cortex\Atomic.h" 2
N
N/// Helper-Klasse für thread-sichere Operationen, die somit als atomar angesehen werden können.
N/// Mit Hilfe der Load-linked/Store-conditional-Befehle des Prozessors (LDREX, STREX) können BYTE-, HWRD- und WORD-Daten
N/// thread-sicher manipuliert werden. Diese Klasse implementiert die hierzu notwendigen statischen Funktionen.
N/// \sa Cortex::LoadLinked()
N/// \sa Cortex::SaveConditional()
Nnamespace  Atomic
N{
N  /// Typendefinition zur Beschreibung binärer Operationen.
N  enum class BinOpType
N  {
N    opSet,                      ///< Kennzeichnung der Zuweisung.
N    opAdd,                      ///< Kennzeichnung der Addition.
N    opSub,                      ///< Kennzeichnung der Subtraktion.
N    opMul,                      ///< Kennzeichnung der Multiplikation.
N    opAnd,                      ///< Kennzeichnung der Und-Operation für einzelnen Bits (bitweise).
N    opOrr                       ///< Kennzeichnung der Oder-Operation für einzelnen Bits (bitweise).  
N  };
N  
N  /// Hilfsklasse mit statischer Funktion, um unterschiedliche Rechenoperation durch Spezialisierung zu definieren (statischer Polymorphismus).
N  /// \tparam OP gibt die Art der binären Rechenoperation an.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE, BinOpType OP> struct BinOp { static constexpr TYPE Calc(TYPE l, TYPE r) noexcept; };
N
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opSet> { static constexpr TYPE Calc(TYPE        , TYPE const r) noexcept { return     r; } };
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opAdd> { static constexpr TYPE Calc(TYPE const l, TYPE const r) noexcept { return l + r; } };
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opSub> { static constexpr TYPE Calc(TYPE const l, TYPE const r) noexcept { return l - r; } };
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opMul> { static constexpr TYPE Calc(TYPE const l, TYPE const r) noexcept { return l * r; } };
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opAnd> { static constexpr TYPE Calc(TYPE const l, TYPE const r) noexcept { return l & r; } };
N  template<typename TYPE> struct BinOp<TYPE, BinOpType::opOrr> { static constexpr TYPE Calc(TYPE const l, TYPE const r) noexcept { return l | r; } };
N  
N  /// Funktion um generische Read/Modify/Wtite-Operationen zu implementieren.
N  /// Beim Ändern von Variablen wird nach folgendem Schema vorgegangen. Zuerst wird der aktuelle Wert via LDREX geladen (read).
N  /// Dann wird anhand dieses Wertes und dem Operanden ein neuer Wert berechnet (modify).
N  /// Dieser Wert wird anschließend via STREX gespeichert (write). Falls die Schreiboperation nicht ausgeführt werden kann, werden alle
N  /// drei Schritte von Anfang an wiederholt.
N  /// \param[in, out] data gibt den (ersten) Zieloperand sowie das Ergebsnis der (binären) Rechenoperation an.
N  /// \param[in] operand ist der (zweite) Operand den (binären) Rechenoperation.
N  /// \return Wert des Zieloperanden \b vor der Operation.
N  /// \tparam OP gibt die Art der binären Rechenoperation an (Addition, Subtraktion etc.).
N  /// \tparam TYPE ist der Datentyp der atomaren Operation (WORD, HWRD oder BYTE).
N  template<typename TYPE, BinOpType OP> 
N  inline TYPE Modify(TYPE volatile & data, TYPE const operand) noexcept
N  {
N    TYPE result;
N    
N    do 
N    {
N      result = Cortex::LoadLinked(data);
N    } while ( Cortex::SaveConditional(data, BinOp<TYPE, OP>::Calc(result, operand)) );
N    
N    return result;
N  }
N
N  template<typename TYPE, typename FNC> 
N  inline TYPE RMW(TYPE volatile & data, FNC const lambda) noexcept
N  {
N    TYPE result;
N    
N    do 
N    {
N      result = Cortex::LoadLinked(data);
N    } while ( Cortex::SaveConditional(data, lambda(result)) );
N    
N    return result;
N  }
N
N  template<typename TYPE, typename FNC> 
N  inline bool RMWCond(TYPE volatile & data, FNC const lambda) noexcept
N  {
N    TYPE value;
N    
N    do 
N    {
N      value = Cortex::LoadLinked(data);
N
N      if ( ! lambda(value) )
N      {
N        Cortex::ClearOwnership();
N        
N        return false;
N      }
N    } while ( Cortex::SaveConditional(data, value) );
N    
N    return true;
N  }
N
N  /// Typendefinition für Vergleichsoperationen.
N  enum class CmpOpType
N  {
N    opEq,                       ///< Prüfung auf Gleichheit.
N    opNe,                       ///< Prüfung auf Ungleichheit.
N    opLt,                       ///< Prüfung ob das linke Argument kleiner ist, als das rechte Argument der Überprüfungsfunktion.
N    opLe,                       ///< Prüfung ob das linke Argument kleiner oder gleich dem rechten Argument der Überprüfungsfunktion ist.
N    opGt,                       ///< Prüfung ob das linke Argument größer ist, als das rechte Argument der Überprüfungsfunktion.
N    opGe                        ///< Prüfung ob das linke Argument größer oder gleich dem rechten Argument der Überprüfungsfunktion ist.
N  };
N
N  /// Hilfsklasse mit statischer Funktion, um unterschiedliche Vergleichsoperation durch Spezialisierung zu definieren (statischer Polymorphismus).
N  template<typename TYPE, CmpOpType CO> struct CmpOp { static constexpr bool Chck(TYPE l, TYPE r) noexcept; };
N
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opEq > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l == r; } };
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opNe > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l != r; } };
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opLt > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l <  r; } };
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opLe > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l <= r; } };
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opGt > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l >  r; } };
N  template<typename TYPE> struct CmpOp<TYPE, CmpOpType::opGe > { static constexpr bool Chck(TYPE const l, TYPE const r) noexcept { return l >= r; } };
N
N  /// Funktion um \b bedingte, generische Read/Modify/Write-Operationen zu implementieren.
N  /// Die Vorgehensweise ist im Prinzip wie bei Atomic::BinOp<TYPE, OP>, jedoch die Rechenoperation und die Zuweisung
N  /// nur dann ausgeführt, wenn die geforderte Bedingung erfüllt ist. Ist die Bedingung nicht erfüllt, so 
N  /// wird der Zieloperand nicht modifiziert.
N  /// \param[in, out] data gibt den (ersten) Zieloperand sowie das Ergebsnis der (binären) Rechenoperation an.
N  /// \param[in] operand ist der (zweite) Operand den (binären) Rechenoperation.
N  /// \param[in] cmp ist der Wert, mit dem verglichen wird; er wird bei der Vergleichsoperation verwendet.
N  /// \param[out] old beinhaltet nach Return den Wert des Zieloperanden vor der Operation.
N  /// \return \c true, wenn die Operation ausgeführt wurde (Bedingung erfüllt) oder \c false, wenn die
N  /// Operation nicht ausgeführt werden konnte (Bedingung nicht erfüllt).
N  /// \tparam OP gibt die Art der binären Rechenoperation an (Addition, Subtraktion etc.).
N  /// \tparam CO gibt die Art der Ausführungsbedingung an (Gleichheit, Ungleichheit etc.).
N  /// \tparam TYPE ist der Datentyp der atomaren Operation (WORD, HWRD oder BYTE).
N  template<typename TYPE, BinOpType OP, CmpOpType CO> 
N  inline bool CmpAndMod(TYPE volatile & data, TYPE const operand, TYPE const cmp, TYPE & old) noexcept 
N  {
N    do 
N    {
N      if ( ! CmpOp<TYPE, CO>::Chck(old = Cortex::LoadLinked(data), cmp) )
N      {
N        Cortex::ClearOwnership();
N
N        return false;
N      }
N    } while ( Cortex::SaveConditional(data, BinOp<TYPE, OP>::Calc(old, operand)) );
N
N    return true;
N  }
N  
N  /// Atomare Addition.
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung die Summe der Operanden.
N  /// \param[in] value ist der zweite Operand.
N  /// \return Wert des ersten Operanden \b vor der Addition.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Add(TYPE volatile & data, TYPE const value) noexcept { return Modify<TYPE, BinOpType::opAdd>(data, value); }
N
N  /// Atomare Subtraktion.
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung die Differenz der Operanden.
N  /// \param[in] value ist der zweite Operand.
N  /// \return Wert des ersten Operanden \b vor der Subtraktion.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Sub(TYPE volatile & data, TYPE const value) noexcept { return Modify<TYPE, BinOpType::opSub>(data, value); }
N
N  /// Atomare Multiplikation.
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung das Produkt der Operanden.
N  /// \param[in] value ist der zweite Operand.
N  /// \return Wert des ersten Operanden \b vor der Multiplikation.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Mul(TYPE volatile & data, TYPE const value) noexcept { return Modify<TYPE, BinOpType::opMul>(data, value); }
N
N  /// Atomare Und-Operation (bitweise).
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung das Produkt der Operanden.
N  /// \param[in] mask ist der zweite Operand.
N  /// \return Wert des Zieloperanden \b vor der Und-Operation.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE And(TYPE volatile & data, TYPE const mask ) noexcept { return Modify<TYPE, BinOpType::opAnd>(data, mask); }
N
N  /// Atomare Oder-Operation (bitweise).
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung das Produkt der Operanden.
N  /// \param[in] mask ist der zweite Operand.
N  /// \return Wert des Zieloperanden \b vor der Oder-Operation.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Orr(TYPE volatile & data, TYPE const mask ) noexcept { return Modify<TYPE, BinOpType::opOrr>(data, mask); }
N
N  /// Atomare Nand-Operation (bitweise).
N  /// \param[in, out] data ist der erste Operand, nach der Ausführung das Produkt der Operanden.
N  /// \param[in] mask ist der zweite Operand.
N  /// \return Wert des Zieloperanden \b vor der Nand-Operation.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Bic(TYPE volatile & data, TYPE const mask ) noexcept { return And(data, (TYPE)(~mask)); }
N
N  template<typename TYPE> inline TYPE Mod(TYPE volatile & data, TYPE const mask, bool const flag) 
N  noexcept {
N    return flag ? Orr(data, mask) : Bic(data, mask);
N  }
N  
N  /// Atomare Set-Anweisung (Zuweisungsoperation).
N  /// \param[in, out] data ist der Zieloperand, nach der Ausführung der nuene Wert.
N  /// \param[in] value ist der Wert der Zuweisung.
N  /// \return Wert des Zieloperanden \b vor der Zuweisungsoperation.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline TYPE Set(TYPE volatile & data, TYPE const value) noexcept { return Modify<TYPE, BinOpType::opSet>(data, value); }
N
N  /// Set if equal.
N  template<typename TYPE> inline bool SetEQ(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSet, CmpOpType::opEq>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SetEQ(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SetEQ                                             (data, value, cmp, old); }
N
N  /// Set if not equal.
N  template<typename TYPE> inline bool SetNE(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSet, CmpOpType::opNe>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SetNE(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SetNE                                             (data, value, cmp, old); }
N  template<typename TYPE> inline bool SetNE(TYPE volatile & data, TYPE const value)                   noexcept {           return SetNE                                             (data, value, value);           }
N
N  /// Set if greater then.
N  template<typename TYPE> inline bool SetGT(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSet, CmpOpType::opGt>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SetGT(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SetGT                                             (data, value, cmp, old); }
N  template<typename TYPE> inline bool SetGT(TYPE volatile & data, TYPE const value)                   noexcept {           return SetGT                                             (data, value, value); }
N
N  /// Set if less then.
N  template<typename TYPE> inline bool SetLT(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSet, CmpOpType::opLt>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SetLT(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SetLT                                             (data, value, cmp, old); }
N  template<typename TYPE> inline bool SetLT(TYPE volatile & data, TYPE const value)                   noexcept {           return SetLT                                             (data, value, value); }
N
N  /// Add if equal.
N  template<typename TYPE> inline bool AddEQ(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opAdd, CmpOpType::opEq>(data, value, cmp, old); }
N  template<typename TYPE> inline bool AddEQ(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return AddEQ                                             (data, value, cmp, old); }
N
N  /// Add if less then.
N  template<typename TYPE> inline bool AddLT(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opAdd, CmpOpType::opLt>(data, value, cmp, old); }
N  template<typename TYPE> inline bool AddLT(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return AddLT                                             (data, value, cmp, old); }
N
N  /// Add if less then or equal.
N  template<typename TYPE> inline bool AddLE(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opAdd, CmpOpType::opLe>(data, value, cmp, old); }
N  template<typename TYPE> inline bool AddLE(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return AddLE                                             (data, value, cmp, old); }
N
N  /// Sub if greater then.
N  template<typename TYPE> inline bool SubGT(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSub, CmpOpType::opGt>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SubGT(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SubGT                                             (data, value, cmp, old); }
N
N  /// Sub if greater equal.
N  template<typename TYPE> inline bool SubGE(TYPE volatile & data, TYPE const value, TYPE const cmp, TYPE & old) noexcept { return CmpAndMod<TYPE, BinOpType::opSub, CmpOpType::opGe>(data, value, cmp, old); }
N  template<typename TYPE> inline bool SubGE(TYPE volatile & data, TYPE const value, TYPE const cmp)   noexcept { TYPE old; return SubGE                                             (data, value, cmp, old); }
N  template<typename TYPE> inline bool SubGE(TYPE volatile & data, TYPE const value)                   noexcept {           return SubGE                                             (data, value, value          ); }
N  
N  template<typename TYPE> inline TYPE SubClipped(TYPE volatile & data, TYPE const value) noexcept
N  {
N    TYPE result;
N    constexpr TYPE const zero = 0;
N    
N    do
N    {
N      if ( (result = Cortex::LoadLinked(data)) > value )
N        result -= value;
N      else
N        result  = zero;
N    } while ( Cortex::SaveConditional(data, result) );
N    
N    return result;
N  }
N
N  template<typename TYPE> inline TYPE Incr(TYPE volatile & data) noexcept { constexpr TYPE const one = 1; return Add(data, one); }
N  template<typename TYPE> inline TYPE Decr(TYPE volatile & data) noexcept { constexpr TYPE const one = 1; return Sub(data, one); }
N
N  template<typename TYPE> inline TYPE * XchgPtr(TYPE * volatile & ptr, TYPE * const value = nullptr) noexcept { return Set(ptr, value); }
N
N  /// Werte austauschen.
N  /// Dem Zieloperand wird ein neuer Wert zugewiesen und der ursprüngliche Wert des Zieloperanden wird zurückgegeben.
N  /// \param[in, out] data ist der Zieloperand.
N  /// \param[out] old enthält nach Ausführung den ursprünglichen Wert des Zieloperanden.
N  /// \param[in] value ist der neue Wert für den Zieloperanden.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline void Swap(TYPE volatile & data, TYPE volatile & old, TYPE const value) noexcept
N  {
N    do 
N    {
N      old = Cortex::LoadLinked(data);
N    } while ( Cortex::SaveConditional(data, value) );
N  }
N  
N  /// Werte austauschen.
N  /// Dem Zieloperand wird ein neuer Wert zugewiesen und der ursprüngliche Wert des Zieloperanden wird zurückgegeben.
N  /// \param[in, out] data ist der Zieloperand.
N  /// \param[in, out] value ist der neue Wert für den Zieloperanden und enthält nach Ausführung den ursprünglichen Wert des Zieloperanden.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline void Swap(TYPE volatile & data, TYPE volatile & value) noexcept { Swap(data, value, value); }
N
N  /// Prüfen, ob ein noch mindestens ein beliebiges Bit im Zieloperand gesetzt ist, dieses Bit löschen und die Nummer des Bits rückmelden.
N  /// \param[in, out] data ist der Zieloperand.
N  /// \return Nummer des zu Bits oder -1, wenn kein Bit gefunden wurde.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline int  Find(TYPE volatile & data) noexcept
N  {
N    TYPE value;    
N    constexpr TYPE const one = 1;
N    int indx;
N    
N    do
N    { 
N      int const n(Cortex::CLZ(value = Cortex::LoadLinked(data)));
N      
N      if ( n > 31 )
N      {
N        Cortex::ClearOwnership();
N        
N        return -1;
N      } 
N        
N      indx = 31 - n;        
N    } while ( Cortex::SaveConditional(data, (TYPE)(value & ~(one << indx))) );
N    
N    return indx;
N  }
N
N  /// Prüfen, ob ein bestimmtes Bit im Zieloperand gesetzt ist und dieses Bit löschen.
N  /// \param[in, out] data ist der Zieloperand.
N  /// \param[in] indx ist die Nummer des zu prüfenden Bits.
N  /// \return \c true, wenn das angegebene Bit gesetzt war.
N  /// \tparam TYPE ist der Datentyp der atomaren Operation.
N  template<typename TYPE> inline bool Test(TYPE volatile & data, int const indx) noexcept
N  {
N    constexpr TYPE const zero = 0;
N    constexpr TYPE const one = 1;
N    TYPE const mask(one << indx);
N    
N    return (Bic(data, mask) & mask) != zero;
N  }
N  
N  template<typename TYPE> inline TYPE Bfld(TYPE volatile & data, TYPE const set, TYPE const res) noexcept
N  {
N    TYPE value;
N    
N    do 
N    {
N      value = Cortex::LoadLinked(data);
N    } while ( Cortex::SaveConditional(data, (TYPE)(set | (value & ~res))) );
N    
N    return value;
N  }
N};
N
N#endif
N
L 323 ".\Inc\Drivers\RB_RCC.h" 2
N
Ninline void AHB1ClockEnableByMask(WORD const mask) noexcept
Xinline void AHB1ClockEnableByMask(uint32_t const mask) noexcept
N{
N  Atomic::Orr(rbRCC.AHBENR[0], mask);
N}
N
N# define AHB1_ENABLE(M)         AHB1ClockEnableByMask(1U << INDX_RCC_AHB1_ ## M)
N
N/// Takt einer AHB-Peripherie einschalten.
N/// \param[in] num kennzeichnet die AHB-Periphery.
Ninline void AHBClockEnable(WORD const num) noexcept
Xinline void AHBClockEnable(uint32_t const num) noexcept
N{
N  auto const i = num >> PERIPHERY_INDX_POS;
X  auto const i = num >> 8U;
N  auto const n = num % 32U;
N  
N  Atomic::Orr(rbRCC.AHBENR[i], 1U << n);
N}
N
N/// Takt einer APB-Peripherie einschalten.
N/// \param[in] num kennzeichnet die APB-Periphery.
Ninline void APBClockEnable(WORD const num) noexcept
Xinline void APBClockEnable(uint32_t const num) noexcept
N{
N  auto const i = num >> PERIPHERY_INDX_POS;
X  auto const i = num >> 8U;
N  auto const n = num % 32U;
N  
N  Atomic::Orr(rbRCC.APBENR[i], 1U << n);
N}
N
N#endif
L 6 ".\Inc\Dma2d.h" 2
N
Nclass Dma2d{
N	public:
N		Dma2d();
N		Dma2d(Dma2d const &) = delete;
N		Dma2d(Dma2d &) = delete;
N	
N		/// Zeichnet das Rechteck
N		/// \param[in] xp Koordinate in der Weite
N		/// \param[in] yp Koordinate in der Hhe
N		/// \param[in] width die Weite der Zeichnung
N		/// \param[in] height die Hhe der Zeichnung
N		/// \param[in] color Farbe der Zeichnung
N		/// \param[in] memory Angabe der Speicheradresse
N		/// \param[in] displayWidth Angabe der Layerbreite
N		void drawRectangle(uint16_t xp, uint16_t yp, uint16_t width, uint16_t height, uint32_t color, uint32_t memory, uint32_t layerWidth);
N	
N		/// Zeichnet den Kreis
N		/// \param[in] x Koordinate in der Weite
N		/// \param[in] y Koordinate in der Hhe
N		/// \param[in] radius Radius des Kreises
N		/// \param[in] color Farbe der Zeichnung
N		/// \param[in] memory Angabe der Speicheradresse
N		/// \param[in] displayWidth Angabe der Layerbreite
N		void drawCircle( uint32_t radius,uint32_t color, uint32_t memory, uint32_t layerWidth);	
N		
N		/// Setzt den Memory fr den DMA
N		/// \param[in] memoryAddr legt den Speicher fr die Zeichnung fest
N		/// \param[in] offset setzt den Output Offset Register
N		/// \param[in] width die Weite der Zeichnung
N		/// \param[in] height die Hhe der Zeichnung
N		void SetMemory(uint32_t memoryAddr, uint32_t offset, uint32_t width, uint16_t height);
N		
N		/// Wartet so lange bis der Kanal wieder frei ist
N		void waitToInit();
N	private:
N		
N		static constexpr HWRD const width = 240U;
X		static constexpr uint16_t const width = 240U;
N		static constexpr HWRD const height = 320U;
X		static constexpr uint16_t const height = 320U;
N};
N
N#endif
L 2 "Src\Dma2d.cpp" 2
N
NDma2d::Dma2d(){}
N		
Nvoid Dma2d::drawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint32_t color, uint32_t memory, uint32_t displayWidth){
N	rbDMA_2D.CR |= MASK_DMA2D_CR_MODE_REG2MEM;
X	rbDMA_2D.CR |= (uint32_t)(3U << 16);
N	rbDMA_2D.OCOLR = color;
N	
N	Dma2d::SetMemory(memory + ((x + y * displayWidth)*4),displayWidth - width, width, height);
N	
N	rbDMA_2D.CR |= MASK_DMA2D_CR_START;
X	rbDMA_2D.CR |= (uint32_t)(1U << 0);
N	
N	Dma2d::waitToInit();
N}
N
N		
Nvoid Dma2d::SetMemory(uint32_t memoryAddr, uint32_t offset, uint32_t width, uint16_t height){
N	rbDMA_2D.OMAR = memoryAddr;
N	rbDMA_2D.OOR = offset;
N	rbDMA_2D.NLR = ((width) << 16) | (height);
N}
N
Nvoid Dma2d::drawCircle( uint32_t radius, uint32_t color, uint32_t memory, uint32_t layerWidth)
N{	
N	for(uint32_t i = 0; i < (radius * 2); i++)
N		for(uint32_t j = 0; j< (radius * 2); j++)
N		{
N			if(((i - radius) * (i - radius) + (j - radius) * (j - radius)) <= radius * radius)
N			{
N				drawRectangle(j, i, 1, 1, color, memory, layerWidth);
N			}
N		}
N}
N
Nvoid Dma2d::waitToInit(){
N	DMA2D_WAIT;
X	do{while(((rbDMA_2D . CR & (uint32_t)(1U << 0)))); rbDMA_2D . IFCR = (uint32_t)(1U << 1);}while(0);;
N	
N	rbRCC.AHB1RSTR |= MASK_RCC_AHB1_DMA1;
X	rbRCC.AHB1RSTR |= (uint32_t)(1U << 21);
N	rbRCC.AHB1RSTR &= ~MASK_RCC_AHB1_DMA1;
X	rbRCC.AHB1RSTR &= ~(uint32_t)(1U << 21);
N	
N	rbDMA_2D.CR |= (WORD)INDX_DMA2D_CR_START;
X	rbDMA_2D.CR |= (uint32_t)0;
N	
N	DMA2D_WAIT;
X	do{while(((rbDMA_2D . CR & (uint32_t)(1U << 0)))); rbDMA_2D . IFCR = (uint32_t)(1U << 1);}while(0);;
N}
