+++
title = "Thomas Mastromonaco"
slug = "resume"
+++

# Education 
---
### Bachelors of Engineering; The University of Victoria
**Victoria, BC** - _2014-Present_

Studying computer engineering with a biomedical engineering minor. Currently specializing in digital signal processing.

# Experience
--- 
### Wearable Device Developer; J. Giles Ortho Tech & Biomech Lab
**Victoria, BC** - _Spring 2020_

* Wrote firmware in C for an ARM target to provide Bluetooth Low Energy (BLE) communication
* Created a simple and UI for clinicians and patients to record and view their data
* Authenticated users and stored data using Firebase

### Software Engineering Intern; [eSight Eyewear](https://esighteyewear.com/)
**Ottawa, ON** - _Fall 2019_

* Developed **Android** applications and services in Java to run on the eSight glasses hardware
* Wrote applications using MVVM design pattern to create modular, testable and maintainable code
* Gained development experience as part of an Agaile team; participating in daily stand-ups and weekly sprints


### Test Engineering Intern; [HGST (A Western Digital Company)](https://www.westerndigital.com/) 
**Prachin Buri, Thailand** - _Summer 2018_

* Worked with the test engineering team to automate hardware debugging using **computer vision**. 
* Built tools using **Python** and interfaced with hardware using TCP/IP

Check out the article I wrote for the World Association of Cooperative Education (WACE) Best of Co-op Guide [here](https://www.waceinc.org/eGuides/eGuide2020/BestofCoop2020_EGuide.html)!
{{< figure src="/images/resume/coOpFeature.PNG" caption="">}}



### Junior Electrical Designer; [Smith + Andersen](http://smithandandersen.com/)
**Burnaby, BC** - _September 2016 - August 2017_

* Designed electrical, communications, and security systems for institutional and commercial buildings using AutoCAD and Revit
* Collaborated with engineers, designers and contractors to create functional and intelligent designs
* Managed task deadlines on multiple concurrent projects

## Awards 

**_1st Place_** - [Third Year Engineering Design Project](https://www.uvic.ca/engineering/ece/home/home/news/current/20171207-399.php)