Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed May 18 16:21:53 2022
| Host         : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file rocketchip_wrapper_control_sets_placed.rpt
| Design       : rocketchip_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   571 |
| Unused register locations in slices containing registers |   648 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4991 |         1417 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             354 |          130 |
| Yes          | No                    | No                     |           12195 |         2825 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2388 |          599 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  host_clk    |                                                                                               | top/target/plic/_T_461                                                                        |                1 |              1 |
|  host_clk    |                                                                                               | top/target/plic/_T_494                                                                        |                1 |              1 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/E[0]                                                | top/target/bh/TLBroadcastTracker_1/o_data/_T_1079_reg[0][0]                                   |                1 |              2 |
|  host_clk    | top/target/pbus/sync_xing/Queue/_T_261_0_state                                                | top/target/pbus/sync_xing/Queue/SR[0]                                                         |                1 |              2 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_718                                                        | top/adapter/core/_T_1205_0_reg                                                                |                1 |              2 |
|  host_clk    | top/target/controller/trackers/value_reg                                                      |                                                                                               |                1 |              2 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/_T_208_reg[0]                                               |                                                                                               |                2 |              2 |
|  host_clk    | top/target/tile/core/mem_reg_store_i_1_n_0                                                    | top/target/tile/core/csr/mem_ctrl_fence_i                                                     |                0 |              2 |
|  host_clk    | top/target/tile/frontend/icache/refill_fire                                                   |                                                                                               |                2 |              2 |
|  host_clk    | top/target/adapter/state[2]_i_2__0_n_0                                                        | top/target/adapter/state[2]_i_1__0_n_0                                                        |                0 |              2 |
|  host_clk    | top/target/adapter/bodyValid[1]_i_1_n_0                                                       |                                                                                               |                2 |              2 |
|  host_clk    | top/target/plic/Queue/priority_1_reg[0][0]                                                    |                                                                                               |                0 |              2 |
|  host_clk    | top/target/plic/Queue/priority_2_reg[0][0]                                                    |                                                                                               |                2 |              2 |
|  host_clk    | top/target/plic/Queue/priority_3_reg[0][0]                                                    |                                                                                               |                0 |              2 |
|  host_clk    | top/target/plic/Queue/threshold_0_reg[1][0]                                                   |                                                                                               |                0 |              2 |
|  host_clk    | top/target/plic/Queue/threshold_1_reg[1][0]                                                   |                                                                                               |                0 |              2 |
|  host_clk    | top/target/tile/core/csr/ex_ctrl_sel_alu1_reg[0]                                              | top/target/tile/frontend/fq/ex_ctrl_sel_alu1                                                  |                2 |              2 |
|  host_clk    | top/target/tile/core/csr/reg_mstatus_mxr                                                      | top/adapter/core/_T_1205_0_reg                                                                |                0 |              2 |
|  host_clk    | top/target/tile/core/csr/reg_mstatus_mpp[1]_i_1_n_0                                           |                                                                                               |                0 |              2 |
|  host_clk    | top/target/tile/core/csr/reg_mip_seip                                                         |                                                                                               |                0 |              2 |
|  host_clk    | top/target/tile/core/csr/reg_dcsr_prv[1]_i_1_n_0                                              | top/adapter/core/_T_1205_0_reg                                                                |                1 |              2 |
|  host_clk    | top/target/tile/core/csr/reg_dcsr_prv                                                         | top/target/tile/core/csr/reg_dcsr_cause[1]_i_1_n_0                                            |                0 |              2 |
|  host_clk    | top/target/controller/trackers_1/p_1_in                                                       |                                                                                               |                1 |              2 |
|  host_clk    | top/target/tile/dcache/_T_1110_reg[0][0]                                                      | top/adapter/core/_T_1205_0_reg                                                                |                0 |              2 |
|  host_clk    | top/target/tile/frontend/BTB/_T_382                                                           | top/target/tile/frontend/BTB/nextPageRepl[2]_i_1_n_0                                          |                1 |              2 |
|  host_clk    | top/target/tile/dcache/release_state[2]_i_2_n_0                                               | top/target/tile/dcache/release_state[2]_i_1_n_0                                               |                0 |              2 |
|  host_clk    | top/target/tile/frontend/fq/fpuOpt_io_valid                                                   | top/target/tile/frontend/fq/ex_ctrl_fma_reg                                                   |                1 |              2 |
|  host_clk    | top/adapter/core/bdev_resp_fifo/value_1_reg_rep[3]_0                                          | top/adapter/core/bdev_serdes/value_2[1]_i_1__1_n_0                                            |                1 |              2 |
|  host_clk    | top/target/tile/fpuOpt/mem_ctrl_toint                                                         |                                                                                               |                0 |              2 |
|  host_clk    | top/target/tile/frontend/i___547_n_0                                                          | top/target/tile/ptw/state_reg[0]_2[0]                                                         |                0 |              2 |
|  host_clk    | top/target/tile/dcache/tlb/state[1]_i_2__1_n_0                                                | top/target/tile/ptw/SR[0]                                                                     |                0 |              2 |
|  host_clk    |                                                                                               | top/adapter/core/grantInProgress                                                              |                1 |              2 |
|  host_clk    | top/adapter/core/bdev_data_fifo/value_reg[3]_0                                                | top/adapter/core/bdev_serdes/value_1[1]_i_1__5_n_0                                            |                0 |              2 |
|  host_clk    | top/adapter/core/bdev_req_fifo/value_reg[3]_0                                                 | top/adapter/core/bdev_serdes/value[1]_i_1__6_n_0                                              |                1 |              2 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_1__2_n_0                     | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/ex_ctrl_decomp_reg                                                   | top/target/tile/frontend/fq/ex_ctrl_csr_reg[2]_1[0]                                           |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_1_cfg_l                                                      |                                                                                               |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_1_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_2_cfg_l                                                      |                                                                                               |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_2_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_3_cfg_l                                                      |                                                                                               |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_3_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_4_cfg_l                                                      |                                                                                               |                3 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_4_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_mstatus_spp0                                                     | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_5_cfg_l                                                      |                                                                                               |                1 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_247_reg[0]_2[0]                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_247_reg[0]_2[0]                                         |                                                                                               |                0 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_247_reg[0]_1[0]                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_247_reg[0]_1[0]                                         |                                                                                               |                0 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2]_0[0]                                         |                                                                                               |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_mcounteren[2]_i_1_n_0                                            |                                                                                               |                1 |              3 |
|  host_clk    | top/target/controller/trackers/p_4_in                                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/controller/trackers/p_3_in                                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/controller/trackers/p_0_in                                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/dcache/blockProbeAfterGrantCount[2]_i_1_n_0                                   | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    |                                                                                               | top/target/pbus/coupler_from_sbus/atomics/_T_1161[2]_i_1_n_0                                  |                1 |              3 |
|  host_clk    | top/target/controller/trackers_1/p_0_in                                                       | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/adapter/core/bdev_serdes/value_reg[2][0]                                                  | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_frm[2]_i_1_n_0                                                   |                                                                                               |                1 |              3 |
|  host_clk    | top/target/controller/trackers_1/p_2_in                                                       | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_0_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/controller/trackers_1/p_3_in                                                       | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_mideleg                                                          |                                                                                               |                1 |              3 |
|  host_clk    | top/target/controller/trackers_1/p_4_in                                                       | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/controller/trackers_1/state[2]_i_2__1_n_0                                          | top/target/controller/trackers_1/state[2]_i_1__1_n_0                                          |                0 |              3 |
|  host_clk    | top/target/tile/frontend/_T_1512                                                              |                                                                                               |                1 |              3 |
|  host_clk    | top/target/tile/frontend/_T_1510                                                              |                                                                                               |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/do_deq                                              | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_0_cfg_l                                                      |                                                                                               |                0 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2][0]                                           |                                                                                               |                0 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/_T_1238_reg[0]_0[0]                                 | top/target/bh/TLBroadcastTracker_1/o_data/SR[0]                                               |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_1__0_n_0                     | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/E[0]                                                  | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/p_1_in                                                | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue_1/_T_1348_reg[0]_0[0]                          | top/target/pbus/coupler_from_sbus/atomics/_T_1348[2]_i_1_n_0                                  |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/do_deq                                                | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/sbus/system_bus_xbar/E[0]                                                          | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/div/state                                                                |                                                                                               |                0 |              3 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_4830                                                       | top/adapter/core/_T_1205_0_reg                                                                |                2 |              3 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/_T_401_reg[2]_0[0]                             | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/controller/trackers/state[2]_i_2__2_n_0                                            | top/target/controller/router/completeQueue/SR[0]                                              |                2 |              3 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_4603                                                       | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_4149                                                       | top/adapter/core/_T_1205_0_reg                                                                |                3 |              3 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/_T_401_reg[2][0]                               | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_1__1_n_0                     | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/do_deq                                              | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_6_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_7_cfg_l                                                      |                                                                                               |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_6_cfg_l                                                      |                                                                                               |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_7_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_5_cfg_l                                                      | top/adapter/core/_T_1205_0_reg                                                                |                0 |              3 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2]_1[0]                                         |                                                                                               |                0 |              3 |
|  host_clk    | top/target/tile/core/csr/reg_scounteren[2]_i_1_n_0                                            |                                                                                               |                1 |              3 |
|  host_clk    | top/target/adapter/E[0]                                                                       | top/adapter/core/_T_1205_0_reg                                                                |                1 |              3 |
|  host_clk    | top/target/tile/ptw/count[1]_i_2_n_0                                                          | top/target/tile/ptw/_T_1494                                                                   |                0 |              4 |
|  host_clk    | top/adapter/core/Queue/value_reg[0]                                                           | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              4 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/E[0]                    | top/adapter/core/_T_1205_0_reg                                                                |                1 |              4 |
|  host_clk    | top/target/controller/trackers/_T_3102_reg[0]_0[0]                                            | top/adapter/core/_T_1205_0_reg                                                                |                2 |              4 |
|  host_clk    | top/target/Queue/value_reg[3][0]                                                              | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                0 |              4 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/_T_30                                               | top/target/bh/TLBroadcastTracker_1/o_data/opcode_reg[1]                                       |                0 |              4 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/_T_30                                                 | top/target/bh/TLBroadcastTracker/o_data/opcode_reg[1]                                         |                1 |              4 |
|  host_clk    | top/target/tile/fpuOpt/sfma/fma/E[0]                                                          | top/target/tile/fpuOpt/sfma/in_in1[31]_i_1__0_n_0                                             |                2 |              4 |
|  host_clk    | top/target/tile/core/csr/reg_dcsr_step_i_1_n_0                                                | top/adapter/core/_T_1205_0_reg                                                                |                0 |              4 |
|  host_clk    | top/target/tile/frontend/icache/BTB_io_btb_update_valid                                       | top/target/tile/frontend/i___604_n_0                                                          |                2 |              4 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/opcode_reg[2]                                       | top/target/bh/TLBroadcastTracker_3/o_data/opcode_reg[1]                                       |                0 |              4 |
|  host_clk    | top/target/tile/sync_xing/Queue/_T_3788_reg[0]_0[0]                                           | top/adapter/core/_T_1205_0_reg                                                                |                2 |              4 |
|  host_clk    | top/target/tile/core/csr/reg_stvec[38]_i_1_n_0                                                | top/target/tile/core/csr/reg_stvec[5]_i_1_n_0                                                 |                0 |              4 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_3358                                                       | top/adapter/core/_T_1205_0_reg                                                                |                3 |              4 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/opcode_reg[2]                                       | top/target/bh/TLBroadcastTracker_2/o_data/opcode_reg[1]                                       |                0 |              4 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_3774                                                       | top/adapter/core/_T_1205_0_reg                                                                |                0 |              4 |
|  host_clk    | top/target/tile/sync_xing/Queue/_T_3372_reg[0]_0[0]                                           | top/adapter/core/_T_1205_0_reg                                                                |                1 |              4 |
|  host_clk    | top/target/tile/fpuOpt/fpiu/entering_normalCase                                               | top/target/tile/fpuOpt/fpiu/SS[0]                                                             |                2 |              4 |
|  host_clk    | top/target/tile/core/csr/reg_mstatus_tsr                                                      | top/adapter/core/_T_1205_0_reg                                                                |                1 |              4 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_0_reg[125]_0                                          |                                                                                               |                1 |              4 |
|  host_clk    | top/target/sbus/system_bus_xbar/_T_3242_0_reg_0                                               | top/adapter/core/_T_1205_0_reg                                                                |                1 |              4 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_259                          |                                                                                               |                2 |              4 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_1_reg[125]                                            |                                                                                               |                1 |              4 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/entering_normalCase             | top/target/tile/fpuOpt/fpiu/SR[0]                                                             |                2 |              4 |
|  host_clk    | top/adapter/core/bdev_data_fifo/value_reg[3]_0                                                | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              4 |
|  host_clk    | top/adapter/core/bdev_req_fifo/value_reg[3]_0                                                 | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              4 |
|  host_clk    | top/adapter/core/Queue/p_0_in2_out                                                            | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                2 |              4 |
|  host_clk    | top/target/tile/dcache/tlb/s2_req_typ                                                         | top/target/tile/sync_xing/Queue_1/doUncachedResp_reg                                          |                1 |              5 |
|  host_clk    | top/target/tile/dcache/lrscCount[4]_i_2_n_0                                                   | top/target/tile/dcache/lrscCount[4]_i_1_n_0                                                   |                1 |              5 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/fma_io_validout                                         | top/target/tile/fpuOpt/FPUFMAPipe/_T_35_data[59]_i_1_n_0                                      |                2 |              5 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/reg_fflags_reg[4]_0[0]            |                                                                                               |                2 |              5 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_144                            | top/adapter/core/_T_1205_0_reg                                                                |                3 |              5 |
|  host_clk    | top/target/tile/core/div/count[5]_i_1_n_0                                                     | top/target/tile/core/div/_T_31810                                                             |                1 |              5 |
|  host_clk    | top/target/tile/core/csr/reg_bp_0_control_dmode                                               |                                                                                               |                3 |              5 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue_1/E[0]                                         | top/adapter/core/_T_1205_0_reg                                                                |                2 |              5 |
|  host_clk    | top/target/tile/core/csr/reg_misa                                                             | top/adapter/core/_T_1205_0_reg                                                                |                0 |              5 |
|  host_clk    | top/target/tile/core/csr/reg_bp_0_control_dmode                                               | top/adapter/core/_T_1205_0_reg                                                                |                0 |              5 |
|  host_clk    | top/target/tile/frontend/fq/ex_ra_0_reg[4][0]                                                 |                                                                                               |                2 |              5 |
|  host_clk    | top/target/tile/frontend/fq/E[0]                                                              |                                                                                               |                0 |              5 |
|  host_clk    |                                                                                               | top/adapter/core/fq_reset                                                                     |                2 |              5 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/E[0]                            |                                                                                               |                4 |              6 |
|  host_clk    | top/target/tile/frontend/BTB/r_btb_update_valid                                               | top/adapter/core/_T_1205_0_reg                                                                |                4 |              6 |
|  host_clk    | top/target/tile/dcache/s1_probe_reg_n_0                                                       |                                                                                               |                1 |              6 |
|  host_clk    | top/target/tile/frontend/BTB/BTB_io_resp_valid                                                |                                                                                               |                2 |              6 |
|  host_clk    | top/target/tile/core/mem_reg_pc[39]_i_1_n_0                                                   | top/target/tile/core/mem_reg_cause                                                            |                2 |              6 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/p_11_in                         |                                                                                               |                4 |              6 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_144                          | top/adapter/core/_T_1205_0_reg                                                                |                2 |              6 |
|  host_clk    | top/target/tile/dcache/probe_bits_address[31]_i_1_n_0                                         | top/target/tile/dcache/probe_bits_address[5]_i_1_n_0                                          |                1 |              6 |
|  host_clk    | top/target/tile/core/csr/reg_mcause[63]_i_1_n_0                                               |                                                                                               |                1 |              6 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/valid                                                       | top/target/tile/fpuOpt/FPUFMAPipe/fma/_T_22_CDom_CAlignDist[5]_i_1_n_0                        |                1 |              6 |
|  host_clk    | top/target/tile/ptw/r_pte_r_reg_0                                                             | top/target/tile/r_pte_a_i_1_n_0                                                               |                0 |              6 |
|  host_clk    | top/target/tile/core/csr/reg_mie                                                              |                                                                                               |                1 |              6 |
|  host_clk    | top/target/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                  |                                                                                               |                2 |              6 |
|  host_clk    | top/target/tile/core/csr/reg_scause[63]_i_1_n_0                                               |                                                                                               |                0 |              6 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2][0]                                           | top/adapter/core/_T_1205_0_reg                                                                |                0 |              6 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2]_0[0]                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              6 |
|  host_clk    | top/target/tile/frontend/fq/s1_valid_reg                                                      |                                                                                               |                2 |              6 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_259                            |                                                                                               |                3 |              6 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/p_11_in                           |                                                                                               |                1 |              6 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/_T_245_reg[2]_1[0]                                         | top/adapter/core/_T_1205_0_reg                                                                |                1 |              6 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/opcode_reg[2]                                       |                                                                                               |                2 |              7 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/opcode_reg[2]                                       |                                                                                               |                0 |              7 |
|  host_clk    | top/target/tile/ptw/_T_504                                                                    |                                                                                               |                3 |              7 |
|  host_clk    | top/target/tile/core/div/_T_31810                                                             |                                                                                               |                5 |              7 |
|  host_clk    | top/target/tile/sync_xing/Queue_2/E[0]                                                        |                                                                                               |                3 |              7 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/_T_30                                               |                                                                                               |                3 |              7 |
|  host_clk    |                                                                                               | top/adapter/core/SR[0]                                                                        |                1 |              7 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/_T_30                                                 |                                                                                               |                3 |              7 |
|  host_clk    | top/target/tile/fpuOpt/wbInfo_2_rd                                                            |                                                                                               |                1 |              7 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_2[0]       |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_22[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_20[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_21[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_17[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_16[0]      |                                                                                               |                4 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_18[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_19[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_15[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/E[0]                  |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_60[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/tile/fpuOpt/wbInfo_0_pipeid                                                        |                                                                                               |                1 |              8 |
|  host_clk    | top/target/tile/fpuOpt/wbInfo_1_pipeid                                                        |                                                                                               |                0 |              8 |
|  host_clk    | top/target/tile/frontend/i___136_n_0                                                          |                                                                                               |                1 |              8 |
|  host_clk    | top/adapter/core/bdev_resp_fifo/value_1_reg_rep[3]_0                                          | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              8 |
|  host_clk    | top/adapter/core/Queue/value_1_reg[0][0]                                                      | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              8 |
|  host_clk    | top/adapter/core/Queue/value_1_reg[0]_0[0]                                                    | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                0 |              8 |
|  host_clk    | top/adapter/core/Queue/value_1_reg[0]_1[0]                                                    | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                2 |              8 |
|  host_clk    | top/target/tile/core/s2_btb_resp_bits_bht_value_reg                                           |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7][0]         |                                                                                               |                6 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_0[0]       |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_1[0]       |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_10[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_11[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_12[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_13[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_14[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_8[0]       |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_44[0]      |                                                                                               |                4 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_45[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_46[0]      |                                                                                               |                4 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_47[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_48[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_49[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_5[0]       |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_50[0]      |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_9[0]       |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_51[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_52[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_43[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_53[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_54[0]      |                                                                                               |                6 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_55[0]      |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_7[0]       |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_56[0]      |                                                                                               |                4 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_57[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_58[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_59[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_61[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_6[0]       |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_33[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_24[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_25[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_26[0]      |                                                                                               |                2 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_27[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_28[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_29[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_3[0]       |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_30[0]      |                                                                                               |                7 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_31[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/tile/core/csr/reg_medeleg[17]_i_1_n_0                                              |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_32[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_23[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_34[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_35[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_36[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_37[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_38[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_39[0]      |                                                                                               |                0 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_4[0]       |                                                                                               |                3 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_40[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_41[0]      |                                                                                               |                5 |              8 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_42[0]      |                                                                                               |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][5]         |                                                                                               |                0 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][0]             | top/adapter/core/_T_1205_0_reg                                                                |                3 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][1]             | top/adapter/core/_T_1205_0_reg                                                                |                4 |              8 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/ram_read_reg[0][0]                             | top/target/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/ram_mask_reg[0]_0             |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/ram_mask_reg[0][0]                             | top/target/pbus/coupler_to_slave_named_blkdevcontroller/fragmenter/Repeater/ram_mask_reg[7]_0 |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][2]             | top/adapter/core/_T_1205_0_reg                                                                |                5 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][3]             | top/adapter/core/_T_1205_0_reg                                                                |                3 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][4]             | top/adapter/core/_T_1205_0_reg                                                                |                3 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][5]             | top/adapter/core/_T_1205_0_reg                                                                |                3 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][7]         |                                                                                               |                2 |              8 |
|  host_clk    | top/target/Queue_1/value_1_reg_rep[0][0]                                                      | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][6]             | top/adapter/core/_T_1205_0_reg                                                                |                4 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][7]             | top/adapter/core/_T_1205_0_reg                                                                |                2 |              8 |
|  host_clk    | top/target/tile/dcache/_T_389_reg[7]_1[0]                                                     | top/target/tile/core/_T_389_reg[7][0]                                                         |                1 |              8 |
|  host_clk    |                                                                                               | top/target/tile/sync_xing/Queue/SR[0]                                                         |                1 |              8 |
|  host_clk    | top/target/tile/dcache/resetting                                                              | top/adapter/core/_T_1205_0_reg                                                                |                2 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][0]         |                                                                                               |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][4]         |                                                                                               |                1 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][1]         |                                                                                               |                3 |              8 |
|  host_clk    | top/target/tile/core/csr/ex_ctrl_decomp_reg                                                   | top/target/tile/core/csr/ex_reg_xcpt_reg                                                      |                7 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][2]         |                                                                                               |                1 |              8 |
|  host_clk    | top/target/tile/core/ibuf/E[0]                                                                |                                                                                               |                3 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][3]         |                                                                                               |                0 |              8 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][6]         |                                                                                               |                0 |              8 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/entering_normalCase             |                                                                                               |                7 |              9 |
|  host_clk    | top/target/tile/sync_xing/Queue_3/p_0_in2_out                                                 | top/adapter/core/_T_1205_0_reg                                                                |                5 |              9 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/_T_3744_reg[8][0]                                           | top/adapter/core/_T_1205_0_reg                                                                |                5 |              9 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/_T_197_reg[0][0]                                            | top/adapter/core/_T_1205_0_reg                                                                |                3 |              9 |
|  host_clk    | top/target/tile/frontend/icache/_GEN_149                                                      |                                                                                               |                2 |              9 |
|  host_clk    | top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_50                                   |                                                                                               |                3 |              9 |
|  host_clk    | top/target/tile/frontend/fq/_GEN_125                                                          |                                                                                               |                5 |              9 |
|  host_clk    | top/target/error/a/E[0]                                                                       | top/adapter/core/_T_1205_0_reg                                                                |                4 |              9 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/fma_io_validout                                         |                                                                                               |                5 |             10 |
|  host_clk    | top/target/sbus/coupler_to_slave_named_Error/buffer/Queue/ram_source_reg[0][0]                |                                                                                               |                3 |             10 |
|  host_clk    | top/target/tile/fpuOpt/fpiu/entering_normalCase                                               |                                                                                               |                3 |             12 |
|  host_clk    | top/target/tile/dcache/s0_clk_en                                                              | top/target/tile/ptw/s1_req_cmd_reg[4]                                                         |                1 |             12 |
|  host_clk    | top/target/tile/dcache/uncachedReqs_0_addr_reg[2]_3[0]                                        |                                                                                               |                0 |             13 |
|  host_clk    | top/target/tile/fpuOpt/ex_reg_valid                                                           |                                                                                               |                2 |             14 |
|  host_clk    | top/target/tile/frontend/icache/s2_partial_insn_reg[2][0]                                     |                                                                                               |                2 |             14 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/_T_208_reg[0]                                               | top/adapter/core/_T_1205_0_reg                                                                |                4 |             16 |
|  host_clk    | top/target/tile/frontend/fq/ex_ra_2                                                           |                                                                                               |                1 |             16 |
|  host_clk    | top/target/tile/frontend/icache/refill_fire                                                   | top/adapter/core/_T_1205_0_reg                                                                |                1 |             16 |
|  host_clk    | top/target/tile/sync_xing/Queue_4/ram_sink_reg_0_1_0_2_i_1_n_0                                |                                                                                               |                1 |             16 |
|  host_clk    | top/target/tile/core/mem_reg_store_i_1_n_0                                                    |                                                                                               |                7 |             17 |
|  host_clk    | top/target/tile/fpuOpt/sfma/fma/E[0]                                                          |                                                                                               |                7 |             18 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/saved_opcode_reg[2]_0[0]                       |                                                                                               |                1 |             18 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_24                        |                                                                                               |                4 |             18 |
|  host_clk    | top/target/pbus/periphery_bus_xbar/saved_size_reg[2]_0[0]                                     |                                                                                               |               10 |             19 |
|  host_clk    | top/target/tile/ptw/_T_393_3                                                                  | top/target/tile/ptw/_T_407_3[19]_i_1_n_0                                                      |                6 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_2                                                                  | top/target/tile/ptw/_T_407_2[19]_i_1_n_0                                                      |                6 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_1                                                                  | top/target/tile/ptw/_T_407_1[19]_i_1_n_0                                                      |                7 |             20 |
|  host_clk    | top/target/tile/core/csr/reg_sptbr_ppn                                                        |                                                                                               |                0 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_0                                                                  | top/target/tile/dcache/_T_407_0_reg[19]                                                       |                4 |             20 |
|  host_clk    | top/target/tile/ptw/r_pte_ppn[19]_i_1_n_0                                                     |                                                                                               |                4 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_4                                                                  | top/target/tile/ptw/_T_407_4[19]_i_1_n_0                                                      |                5 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_7                                                                  | top/target/tile/ptw/_T_407_7[19]_i_1_n_0                                                      |                3 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_5                                                                  | top/target/tile/ptw/_T_407_5[19]_i_1_n_0                                                      |                3 |             20 |
|  host_clk    | top/target/tile/ptw/_T_393_6                                                                  | top/target/tile/ptw/_T_407_6[19]_i_1_n_0                                                      |                3 |             20 |
|  host_clk    | top/target/tile/frontend/icache/E[0]                                                          |                                                                                               |                5 |             21 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_259                            | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/sigX_Z[22]_i_1__0_n_0             |                5 |             21 |
|  host_clk    | top/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_24                        |                                                                                               |                6 |             22 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/fractB_Z_reg[0]_0[0]            |                                                                                               |                8 |             23 |
|  host_clk    | top/target/tile/frontend/BTB/pages_1                                                          |                                                                                               |               10 |             25 |
|  host_clk    | top/target/tile/frontend/BTB/pages_2                                                          |                                                                                               |                2 |             25 |
|  host_clk    | top/target/tile/frontend/BTB/pages_0                                                          |                                                                                               |               19 |             25 |
|  host_clk    | top/target/tile/frontend/fq/fpuOpt_io_valid                                                   |                                                                                               |                3 |             25 |
|  host_clk    | top/target/tile/frontend/BTB/pages_3                                                          |                                                                                               |                0 |             25 |
|  host_clk    | top/target/tile/frontend/BTB/pages_4[24]_i_1_n_0                                              |                                                                                               |                1 |             25 |
|  host_clk    | top/target/tile/frontend/BTB/pages_5[24]_i_1_n_0                                              |                                                                                               |                0 |             25 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/E[0]                                                |                                                                                               |                4 |             26 |
|  host_clk    | top/target/tile/frontend/i___0_n_0                                                            |                                                                                               |                5 |             26 |
|  host_clk    | top/target/tile/frontend/BTB/_T_453                                                           |                                                                                               |                8 |             26 |
|  host_clk    | top/target/tile/dcache/probe_bits_address[31]_i_1_n_0                                         |                                                                                               |                5 |             26 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_253                            |                                                                                               |               11 |             26 |
|  host_clk    | top/target/tile/dcache/_T_1583                                                                |                                                                                               |                6 |             26 |
|  host_clk    | top/target/tile/dcache/tlb/_T_1614                                                            |                                                                                               |                5 |             27 |
|  host_clk    |                                                                                               | top/adapter/core/bdev_resp_fifo/value_reg[0]_0                                                |               14 |             27 |
|  host_clk    | top/target/tile/dcache/tlb/r_req_addr_reg[26]                                                 |                                                                                               |                5 |             28 |
|  host_clk    | top/target/tile/frontend/BTB/p_1_in[0]                                                        | top/target/tile/frontend/icache/SR[0]                                                         |               11 |             28 |
|  host_clk    | top/target/tile/ptw/_T_393_2                                                                  |                                                                                               |                4 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_3                                                                  |                                                                                               |                4 |             29 |
|  host_clk    | top/target/adapter/addr[31]_i_1_n_0                                                           |                                                                                               |                8 |             29 |
|  host_clk    | top/adapter/axi4frag/Queue/E[0]                                                               |                                                                                               |                2 |             29 |
|  host_clk    | top/adapter/axi4frag/Queue/_T_239_reg[6]_bret__4                                              |                                                                                               |                3 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_1                                                                  |                                                                                               |                4 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_4                                                                  |                                                                                               |                3 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_7                                                                  |                                                                                               |                3 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_5                                                                  |                                                                                               |                2 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_6                                                                  |                                                                                               |                4 |             29 |
|  host_clk    | top/target/tile/ptw/_T_393_0                                                                  |                                                                                               |                3 |             29 |
|  host_clk    | top/target/tile/frontend/fq/ex_reg_rs_msb_0_reg[61][0]                                        |                                                                                               |                8 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                           |                                                                                               |                7 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                           |                                                                                               |                6 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                           |                                                                                               |                9 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                           |                                                                                               |               11 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                           |                                                                                               |                7 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                           |                                                                                               |                2 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                           |                                                                                               |                2 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                           |                                                                                               |                6 |             30 |
|  host_clk    | top/target/tile/core/csr/reg_mtvec[31]_i_1_n_0                                                | top/adapter/core/_T_1205_0_reg                                                                |                8 |             31 |
|  host_clk    | top/target/tile/frontend/tlb/_T_3370                                                          |                                                                                               |                6 |             31 |
|  host_clk    | top/target/tile/core/div/E[0]                                                                 | top/adapter/core/_T_1205_0_reg                                                                |               10 |             31 |
|  host_clk    | top/target/tile/dcache/tlb/_T_3370                                                            |                                                                                               |                7 |             31 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/E[0]                                                    | top/target/tile/fpuOpt/FPUFMAPipe/fma/SR[0]                                                   |                8 |             31 |
|  host_clk    | top/target/tile/fpuOpt/sfma/fma/E[0]                                                          | top/target/tile/fpuOpt/sfma/in_in3[31]_i_1__0_n_0                                             |               11 |             32 |
|  host_clk    | top/target/controller/frontend/Queue/len_reg[0][0]                                            |                                                                                               |                0 |             32 |
|  host_clk    | top/target/adapter/body_1[31]_i_1_n_0                                                         |                                                                                               |                2 |             32 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_3674_reg[31]                   | top/adapter/core/_T_1205_0_reg                                                                |               19 |             32 |
|  host_clk    | top/adapter/core/Queue/bdev_info_nsectors_reg[0][0]                                           |                                                                                               |                5 |             32 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/_T_30                                                 | top/adapter/core/_T_1205_0_reg                                                                |               14 |             32 |
|  host_clk    | top/adapter/core/Queue/bdev_info_max_req_len_reg[0][0]                                        |                                                                                               |               15 |             32 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/_T_30                                               | top/adapter/core/_T_1205_0_reg                                                                |                4 |             32 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/saved_opcode_reg[2]_1[0]                       |                                                                                               |                7 |             32 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/opcode_reg[2]                                       | top/adapter/core/_T_1205_0_reg                                                                |                2 |             32 |
|  host_clk    | top/target/tile/frontend/fq/ex_reg_rs_msb_0_reg[61][0]                                        | top/target/tile/core/csr/SR[0]                                                                |               14 |             32 |
|  host_clk    | top/target/tile/frontend/tlb/_T_3830                                                          |                                                                                               |               17 |             32 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/opcode_reg[2]                                       | top/adapter/core/_T_1205_0_reg                                                                |                3 |             32 |
|  host_clk    | top/target/controller/frontend/Queue/offset_reg[0]_0[0]                                       |                                                                                               |                0 |             32 |
|  host_clk    | top/target/controller/trackers/req_addr[0]_i_1__0_n_0                                         |                                                                                               |                7 |             32 |
|  host_clk    | top/target/controller/trackers_1/req_addr[0]_i_1_n_0                                          |                                                                                               |                4 |             32 |
|  host_clk    | top/target/tile/core/wb_reg_rs2                                                               |                                                                                               |                2 |             32 |
|  host_clk    | top/target/tile/dcache/tlb/_T_3830                                                            |                                                                                               |                3 |             32 |
|  host_clk    | top/target/adapter/body_0[31]_i_1_n_0                                                         |                                                                                               |               17 |             32 |
|  host_clk    | top/target/adapter/_T_549                                                                     |                                                                                               |                2 |             32 |
|  host_clk    | top/target/tile/frontend/tlb/p_1_in[6]                                                        | top/target/tile/core/valid_reg[6][0]                                                          |                0 |             33 |
|  host_clk    | top/target/tile/fpuOpt/sfma/fma/E[0]                                                          | top/target/tile/fpuOpt/sfma/in_in2                                                            |                4 |             33 |
|  host_clk    | top/target/tile/dcache/tlb/p_1_in[6]                                                          | top/target/tile/dcache/tlb/valid[32]_i_1__0_n_0                                               |                2 |             33 |
|  host_clk    | top/target/tile/frontend/idxs_7                                                               |                                                                                               |                5 |             34 |
|  host_clk    | top/target/tile/frontend/idxs_27                                                              |                                                                                               |                2 |             34 |
|  host_clk    | top/target/tile/frontend/idxs_23                                                              |                                                                                               |                5 |             34 |
|  host_clk    | top/target/tile/frontend/idxs_19                                                              |                                                                                               |                4 |             34 |
|  host_clk    | top/target/tile/frontend/idxs_15                                                              |                                                                                               |                4 |             34 |
|  host_clk    | top/target/tile/frontend/idxs_11                                                              |                                                                                               |                7 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_9                                                           |                                                                                               |                2 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_2                                                           |                                                                                               |                3 |             34 |
|  host_clk    | top/target/tile/core/csr/reg_stvec[38]_i_1_n_0                                                |                                                                                               |                0 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_0                                                           |                                                                                               |               16 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_1                                                           |                                                                                               |               11 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_10                                                          |                                                                                               |               15 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_12                                                          |                                                                                               |                4 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_13                                                          |                                                                                               |               17 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_14                                                          |                                                                                               |                3 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_16                                                          |                                                                                               |                2 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_17                                                          |                                                                                               |               11 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_18                                                          |                                                                                               |                3 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_8                                                           |                                                                                               |                1 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_20                                                          |                                                                                               |                4 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_21                                                          |                                                                                               |               15 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_22                                                          |                                                                                               |                7 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_24                                                          |                                                                                               |                2 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_25                                                          |                                                                                               |                3 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_26                                                          |                                                                                               |                3 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_3                                                           |                                                                                               |                5 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_4                                                           |                                                                                               |                2 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_5                                                           |                                                                                               |                7 |             34 |
|  host_clk    | top/target/tile/frontend/BTB/idxs_6                                                           |                                                                                               |                3 |             34 |
|  host_clk    | top/target/adapter/addr[31]_i_1_n_0                                                           | top/target/adapter/addr[63]_i_1__0_n_0                                                        |               11 |             35 |
|  host_clk    | top/adapter/axi4frag/Queue_2/maybe_full                                                       |                                                                                               |                8 |             36 |
|  host_clk    | top/target/tile/dcache/tlb/_T_4227_ae_st_reg                                                  |                                                                                               |               13 |             37 |
|  host_clk    | top/adapter/axi4frag/Queue/maybe_full                                                         |                                                                                               |               19 |             37 |
|  host_clk    | top/adapter/axi4frag/Queue_1/maybe_full                                                       |                                                                                               |               14 |             37 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/ram_read_reg[0][0]                             |                                                                                               |                4 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_0                                                            |                                                                                               |                5 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_1                                                            |                                                                                               |                0 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_2                                                            |                                                                                               |               18 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_3                                                            |                                                                                               |                0 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_4                                                            |                                                                                               |                1 |             38 |
|  host_clk    | top/target/tile/frontend/_T_1516_5                                                            |                                                                                               |                0 |             38 |
|  host_clk    | top/target/tile/core/csr/reg_sepc[39]_i_1_n_0                                                 |                                                                                               |                0 |             39 |
|  host_clk    | top/target/tile/core/csr/reg_mepc[39]_i_1_n_0                                                 |                                                                                               |                8 |             39 |
|  host_clk    | top/target/tile/core/csr/reg_bp_0_address                                                     |                                                                                               |               20 |             39 |
|  host_clk    | top/target/tile/core/csr/reg_dpc[39]_i_1_n_0                                                  |                                                                                               |               28 |             39 |
|  host_clk    | top/target/tile/core/csr/reg_sbadaddr[39]_i_1_n_0                                             |                                                                                               |               15 |             40 |
|  host_clk    | top/target/tile/core/csr/reg_mbadaddr[39]_i_1_n_0                                             |                                                                                               |               13 |             40 |
|  host_clk    | top/target/tile/frontend/icache/E[0]                                                          | top/adapter/core/_T_1205_0_reg                                                                |                8 |             40 |
|  host_clk    | top/target/tile/frontend/icache/BTB_io_btb_update_valid                                       |                                                                                               |                5 |             42 |
|  host_clk    | top/target/tile/dcache/tlb/s2_req_typ                                                         |                                                                                               |                4 |             42 |
|  host_clk    | top/target/tile/dcache/s0_clk_en                                                              |                                                                                               |                8 |             43 |
|  host_clk    | top/target/tile/fpuOpt/sfma/fma/valid_stage0                                                  |                                                                                               |               19 |             45 |
|  host_clk    | top/target/sbus/coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg_0_1_0_2_i_1__6_n_0   |                                                                                               |                3 |             48 |
|  host_clk    | top/target/tile/core/csr/ex_ctrl_decomp_reg                                                   |                                                                                               |               26 |             48 |
|  host_clk    | top/target/Queue/ram_reg_0_1_0_5_i_1__0_n_0                                                   |                                                                                               |                3 |             48 |
|  host_clk    | top/adapter/core/bdev_data_fifo/value_reg[3]_0                                                |                                                                                               |                3 |             48 |
|  host_clk    | top/target/Queue/value_reg[3][0]                                                              |                                                                                               |                3 |             48 |
|  host_clk    | top/target/Queue_1/ram_reg_0_1_0_5_i_1_n_0                                                    |                                                                                               |                3 |             48 |
|  host_clk    | top/adapter/core/Queue/p_0_in2_out                                                            |                                                                                               |                3 |             48 |
|  host_clk    | top/adapter/core/Queue/value_reg[0]                                                           |                                                                                               |                3 |             48 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/maybe_full_0          |                                                                                               |                8 |             48 |
|  host_clk    | top/adapter/core/bdev_req_fifo/value_reg[3]_0                                                 |                                                                                               |                3 |             48 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_259                          | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/sigX_Z[51]_i_1_n_0              |                4 |             52 |
|  host_clk    | top/target/tile/ptw/reg_entries_32_reg[8]_30[0]                                               |                                                                                               |                7 |             52 |
|  host_clk    | top/target/tile/fpuOpt/fpiu/fractB_Z_reg[0][0]                                                |                                                                                               |               26 |             52 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_20                                                   |                                                                                               |               11 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_26                                                   |                                                                                               |                5 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_21                                                   |                                                                                               |               10 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_23                                                   |                                                                                               |               13 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_24                                                   |                                                                                               |                9 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_25                                                   |                                                                                               |                6 |             54 |
|  host_clk    | top/target/tile/frontend/i___108_n_0                                                          |                                                                                               |                8 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_19                                                   |                                                                                               |               11 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_18                                                   |                                                                                               |               17 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_16                                                   |                                                                                               |               20 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_15                                                   |                                                                                               |               16 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_14                                                   |                                                                                               |               17 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_13                                                   |                                                                                               |               21 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_12                                                   |                                                                                               |               22 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_11                                                   |                                                                                               |               21 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_10                                                   |                                                                                               |               25 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_1                                                    |                                                                                               |               18 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_29                                                   |                                                                                               |                3 |             54 |
|  host_clk    | top/target/tile/frontend/i___103_n_0                                                          |                                                                                               |                3 |             54 |
|  host_clk    | top/target/tile/frontend/i___104_n_0                                                          |                                                                                               |                3 |             54 |
|  host_clk    | top/target/tile/frontend/i___102_n_0                                                          |                                                                                               |                9 |             54 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/fma_io_validout                                         | top/target/tile/fpuOpt/FPUFMAPipe/_T_35_data[57]_i_1_n_0                                      |               17 |             54 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_32                                                     |                                                                                               |                9 |             54 |
|  host_clk    | top/target/tile/frontend/i___105_n_0                                                          |                                                                                               |               20 |             54 |
|  host_clk    | top/target/tile/frontend/i___106_n_0                                                          |                                                                                               |                5 |             54 |
|  host_clk    | top/target/tile/frontend/i___107_n_0                                                          |                                                                                               |                4 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_8                                                    |                                                                                               |                2 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_7                                                    |                                                                                               |                2 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_5                                                    |                                                                                               |                4 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_3                                                    |                                                                                               |                4 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_28                                                   |                                                                                               |                7 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_4                                                    |                                                                                               |                3 |             54 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_30                                                   |                                                                                               |                3 |             54 |
|  host_clk    | top/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_253                          |                                                                                               |               18 |             55 |
|  host_clk    | top/target/tile/frontend/tlb/reg_entries_0                                                    |                                                                                               |               29 |             55 |
|  host_clk    | top/target/tile/core/csr/_T_307[0]_i_1_n_0                                                    | top/adapter/core/_T_1205_0_reg                                                                |                8 |             58 |
|  host_clk    | top/target/tile/core/csr/_T_294[0]_i_1_n_0                                                    | top/adapter/core/_T_1205_0_reg                                                                |                8 |             58 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_20                                                     |                                                                                               |               16 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_21                                                     |                                                                                               |                9 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_26                                                     |                                                                                               |                8 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_25                                                     |                                                                                               |               10 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_24                                                     |                                                                                               |                8 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_23                                                     |                                                                                               |               13 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_9[61]_i_1_n_0                                          |                                                                                               |                2 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_22[61]_i_1_n_0                                         |                                                                                               |                8 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_27[61]_i_1_n_0                                         |                                                                                               |                4 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_30[61]_i_1__0_n_0                                      |                                                                                               |                3 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_28                                                     |                                                                                               |                3 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_3                                                      |                                                                                               |                3 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_31[61]_i_1_n_0                                         |                                                                                               |                5 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_4                                                      |                                                                                               |                5 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_5                                                      |                                                                                               |                2 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_6[61]_i_1_n_0                                          |                                                                                               |                1 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_8                                                      |                                                                                               |                2 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_2[61]_i_1_n_0                                          |                                                                                               |                4 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_29                                                     |                                                                                               |                4 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_7                                                      |                                                                                               |                0 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_18                                                     |                                                                                               |               16 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_19[61]_i_1__0_n_0                                      |                                                                                               |               11 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_1                                                      |                                                                                               |               10 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_10                                                     |                                                                                               |               19 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_11                                                     |                                                                                               |               20 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_12                                                     |                                                                                               |               32 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_13                                                     |                                                                                               |               24 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_14                                                     |                                                                                               |               21 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_15                                                     |                                                                                               |               19 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_16                                                     |                                                                                               |               18 |             59 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_17[61]_i_1_n_0                                         |                                                                                               |                7 |             59 |
|  host_clk    | top/adapter/axi4frag/Queue_1/E[0]                                                             |                                                                                               |                3 |             60 |
|  host_clk    | top/target/tile/dcache/tlb/reg_entries_0                                                      |                                                                                               |               28 |             60 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_1__0                                                  | top/target/tile/core/csr/ex_reg_brs_msb_1_reg[0]                                              |               30 |             62 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_0__0                                                  | top/target/tile/core/csr/ex_reg_brs_msb_0_reg[125]                                            |               24 |             62 |
|  host_clk    | top/target/tile/core/csr/E[0]                                                                 |                                                                                               |               16 |             62 |
|  host_clk    | top/target/adapter/len[63]_i_1_n_0                                                            |                                                                                               |               13 |             64 |
|  host_clk    | top/target/controller/trackers_1/req_len                                                      |                                                                                               |                8 |             64 |
|  host_clk    | top/target/tile/core/mem_reg_rs2[63]_i_1_n_0                                                  |                                                                                               |               25 |             64 |
|  host_clk    | top/target/tile/dcache/tlb/_T_1614                                                            | top/target/tile/dcache/tlb/a_data_reg[63]                                                     |               21 |             64 |
|  host_clk    | top/target/tile/dcache/_T_899                                                                 |                                                                                               |               14 |             64 |
|  host_clk    | top/adapter/core/bdev_resp_fifo/value_1_reg_rep[3]_0                                          | top/adapter/core/bdev_serdes/resp_data[63]_i_1_n_0                                            |               21 |             64 |
|  host_clk    | top/target/tile/core/bypass_mux_1                                                             |                                                                                               |               43 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_ubounds_bnden                                                    | top/adapter/core/_T_1205_0_reg                                                                |                0 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_sscratch                                                         |                                                                                               |                2 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_sbounds_bnden                                                    | top/adapter/core/_T_1205_0_reg                                                                |                2 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_dscratch                                                         |                                                                                               |               45 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_mbounds_bnden                                                    | top/adapter/core/_T_1205_0_reg                                                                |               40 |             64 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_0__0                                                  |                                                                                               |               18 |             64 |
|  host_clk    | top/target/tile/core/csr/reg_mscratch                                                         |                                                                                               |               15 |             64 |
|  host_clk    | top/target/controller/trackers/req_len                                                        |                                                                                               |                8 |             64 |
|  host_clk    | top/target/tile/core/div/remainder[63]_i_1_n_0                                                |                                                                                               |               37 |             64 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_1__0                                                  |                                                                                               |               12 |             64 |
|  host_clk    | top/target/controller/frontend/Queue/addr_reg[0]_3[0]                                         |                                                                                               |                1 |             64 |
|  host_clk    | top/target/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                  | top/target/tile/fpuOpt/fpmu/in_bits_in2[64]_i_1_n_0                                           |                5 |             65 |
|  host_clk    | top/target/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                  | top/target/tile/fpuOpt/fpmu/in_bits_in1[64]_i_1_n_0                                           |                8 |             65 |
|  host_clk    | top/target/controller/trackers/data_tag_reg_0[0]                                              |                                                                                               |               49 |             65 |
|  host_clk    | top/target/tile/core/div/divisor[64]_i_1_n_0                                                  |                                                                                               |               16 |             65 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue_1/_T_279_0_data                                |                                                                                               |                5 |             65 |
|  host_clk    | top/target/tile/core/div/remainder[63]_i_1_n_0                                                | top/target/tile/core/div/_T_31810                                                             |               20 |             66 |
|  host_clk    | top/adapter/core/Queue_1/ram_read_reg_0_1_0_0_i_1_n_0                                         |                                                                                               |                5 |             66 |
|  host_clk    | top/target/controller/trackers_1/req_len_reg[0]_0[0]                                          |                                                                                               |               14 |             66 |
|  host_clk    | top/target/sbus/coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg_0_1_0_2_i_1__7_n_0 |                                                                                               |                5 |             68 |
|  host_clk    | top/target/tile/fpuOpt/fpmu/in_valid                                                          |                                                                                               |               37 |             69 |
|  host_clk    | top/target/tile/sync_xing/Queue_2/ram_size_reg_0_1_0_3_i_1__1_n_0                             |                                                                                               |                5 |             70 |
|  host_clk    | top/target/tile/frontend/fq/buf__pc                                                           |                                                                                               |               23 |             71 |
|  host_clk    | top/target/tile/fpuOpt/ifpu/ifpu_io_in_valid                                                  |                                                                                               |               18 |             71 |
|  host_clk    | top/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/maybe_full              |                                                                                               |               10 |             73 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/valid_stage0                                            |                                                                                               |               24 |             77 |
|  host_clk    | top/target/tile/core/mem_reg_pc[39]_i_1_n_0                                                   |                                                                                               |               21 |             82 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue/ram_mask_reg[0][0]                             |                                                                                               |               25 |             82 |
|  host_clk    | top/target/tile/frontend/fq/ex_reg_cause_reg[63][0]                                           |                                                                                               |               26 |             82 |
|  host_clk    | top/target/tile/dcache/advance_pstore1                                                        |                                                                                               |               30 |             85 |
|  host_clk    | top/target/tile/frontend/fq/_T_168                                                            |                                                                                               |                3 |             89 |
|  host_clk    | top/target/tile/frontend/fq/_T_147                                                            |                                                                                               |               13 |             89 |
|  host_clk    | top/target/tile/frontend/fq/_T_189                                                            |                                                                                               |                3 |             89 |
|  host_clk    | top/target/tile/frontend/fq/_T_104                                                            |                                                                                               |               17 |             89 |
|  host_clk    | top/target/tile/frontend/fq/_T_126                                                            |                                                                                               |                8 |             89 |
|  host_clk    | top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_1__1_n_0                     |                                                                                               |                6 |             96 |
|  host_clk    | top/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_1__0_n_0                     |                                                                                               |                6 |             96 |
|  host_clk    | top/target/bh/TLBroadcastTracker/o_data/p_1_in                                                |                                                                                               |                6 |             96 |
|  host_clk    | top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_1__2_n_0                     |                                                                                               |                6 |             96 |
|  host_clk    | top/target/tile/fpuOpt/ifpu/in_valid                                                          |                                                                                               |               44 |             99 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/fma/E[0]                                                    |                                                                                               |               49 |            101 |
|  host_clk    | top/target/tile/dcache/fpuOpt_io_dmem_resp_val                                                |                                                                                               |               32 |            104 |
|  host_clk    | top/target/tile/fpuOpt/sfma/valid                                                             |                                                                                               |               23 |            106 |
|  host_clk    | top/target/pbus/sync_xing/Queue/_T_261_0_state                                                |                                                                                               |               48 |            113 |
|  host_clk    | top/target/tile/core/bnd_bypass_mux_1                                                         |                                                                                               |              114 |            129 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue_1/p_1_in                                       |                                                                                               |                9 |            130 |
|  host_clk    | top/target/pbus/coupler_from_sbus/buffer/Queue_1/value_reg_1                                  |                                                                                               |                9 |            132 |
|  host_clk    | top/target/tile/frontend/icache/s1_valid                                                      |                                                                                               |               19 |            135 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/ram_size_reg_0_1_0_3_i_1__0_n_0                             |                                                                                               |                9 |            138 |
|  host_clk    | top/target/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                  |                                                                                               |               38 |            143 |
|  host_clk    | top/target/tile/core/div/ex_reg_rs_lsb_1_reg[0]                                               |                                                                                               |               10 |            160 |
|  host_clk    | top/target/tile/core/csr/I42                                                                  |                                                                                               |               10 |            160 |
|  host_clk    | top/target/tile/core/csr/ex_reg_brs_msb_1_reg[118]_3                                          |                                                                                               |               10 |            160 |
|  host_clk    | top/target/tile/sync_xing/Queue_3/p_0_in2_out                                                 |                                                                                               |               11 |            164 |
|  host_clk    | top/target/pbus/coupler_from_sbus/atomics/ram_data_reg[1]                                     |                                                                                               |               12 |            192 |
|  host_clk    | top/target/tile/tlMasterXbar/p_1_in                                                           |                                                                                               |               13 |            196 |
|  host_clk    | top/target/pbus/sync_xing/Queue/p_1_in                                                        |                                                                                               |               13 |            208 |
|  host_clk    | top/target/tile/sync_xing/Queue_1/vb_array_reg[0]_0                                           | top/target/tile/core/SR[0]                                                                    |               57 |            256 |
|  host_clk    | top/target/tile/core/mem_pc_valid                                                             |                                                                                               |               90 |            273 |
|  host_clk    | top/target/tile/fpuOpt/FPUFMAPipe/valid                                                       |                                                                                               |               63 |            298 |
|  host_clk    |                                                                                               | top/adapter/core/_T_1205_0_reg                                                                |              110 |            304 |
|  host_clk    |                                                                                               |                                                                                               |             1417 |           4991 |
+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                    32 |
| 3      |                    61 |
| 4      |                    27 |
| 5      |                    13 |
| 6      |                    20 |
| 7      |                     9 |
| 8      |                    97 |
| 9      |                     8 |
| 10     |                     2 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                   295 |
+--------+-----------------------+


