INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Multiplier 3X3/Multiplier 3X3.srcs/sources_1/new/adder_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Multiplier 3X3/Multiplier 3X3.srcs/sources_1/new/mult_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Multiplier 3X3/Multiplier 3X3.srcs/sim_1/new/mult3x3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult3x3_tb
