#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 21:22:35 2024
# Process ID: 2588734
# Current directory: /home/sg05060/VPU_Design/actions/sim_vivado
# Command line: vivado -mode tcl -source ./sim.tcl
# Log file: /home/sg05060/VPU_Design/actions/sim_vivado/vivado.log
# Journal file: /home/sg05060/VPU_Design/actions/sim_vivado/vivado.jou
# Running On        :SALfpga
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :135006 MB
# Swap memory       :2147 MB
# Total Virtual     :137153 MB
# Available Virtual :127890 MB
#-----------------------------------------------------------
source ./sim.tcl
# global env_map
# proc get_filename_arr {filelists env} {
#     global search_path
#     global defines 
#     set results {}
# 
#     foreach filelist $filelists {
#         set fp [open $filelist r]
#         set lines [split [read $fp] "\n"]
#         foreach line $lines {
#             set line2 [string map $env $line]
#             if {[string first "+incdir" $line] != -1} {
#                 # incdir
#                 set words [split $line2 "+"]
#                 set inc_path [lindex $words 2]
#                 lappend search_path $inc_path
#             } elseif {[string first "+define" $line] != -1} {
#                 # define
#                 set words [split $line2 "+"]
#                 lappend defines [lindex $words 2]
#             } elseif {[string first ".sv" $line2] != -1} {
#                 # SystemVerilog
#                 lappend results $line2
#             } elseif {[string first ".v" $line2] != -1} {
#                 # Verilog
#                 lappend results $line2
#             }  elseif {[string first ".xci" $line2] != -1} {
#                 # Xilinx IP
#                 lappend results $line2
#             }
#         }
#     }
#     return $results
# }
# create_project -force sim $env(VPU_HOME)/vivado/sim_project -part xcvh1582-vsva3697-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.770 ; gain = 18.867 ; free physical = 50062 ; free virtual = 121597
# set_property board_part xilinx.com:vhk158:part0:1.1 [current_project]
# set_property target_language Verilog [current_project]
# set_property simulator_language Verilog [current_project]
# set env_map {}
# lappend env_map "\${VPU_HOME}"         $env(VPU_HOME)
# lappend env_map "\${VPU_SIM_HOME}"     $env(VPU_HOME)/sim
# set design_filelists "$env(VPU_HOME)/design/filelist.f"
# set sim_filelists "$env(VPU_HOME)/sim/filelist.f"
# add_files -fileset sources_1 [get_filename_arr $design_filelists $env_map]
# update_compile_order -fileset sources_1
# source $env(VPU_HOME)/design/xilinx_ip/gen_ip.tcl
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_add_sub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Custom} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {8} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Has_INVALID_OP {true} \
##   CONFIG.C_Has_OVERFLOW {true} \
##   CONFIG.C_Has_UNDERFLOW {true} \
##   CONFIG.C_Latency {2} \
##   CONFIG.C_Mult_Usage {No_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {8} \
##   CONFIG.C_Result_Fraction_Width {8} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Result_Precision_Type {Custom} \
## ] [get_ips floating_point_add_sub]
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_cmp
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Custom} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {8} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Compare_Operation {Greater_Than_Or_Equal} \
##   CONFIG.C_Has_INVALID_OP {true} \
##   CONFIG.C_Latency {1} \
##   CONFIG.C_Mult_Usage {No_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {1} \
##   CONFIG.C_Result_Fraction_Width {0} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Operation_Type {Compare} \
##   CONFIG.Result_Precision_Type {Custom} \
## ] [get_ips floating_point_cmp]
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_div
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Custom} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {8} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Has_DIVIDE_BY_ZERO {true} \
##   CONFIG.C_Has_INVALID_OP {true} \
##   CONFIG.C_Has_OVERFLOW {true} \
##   CONFIG.C_Has_UNDERFLOW {true} \
##   CONFIG.C_Latency {2} \
##   CONFIG.C_Mult_Usage {No_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {8} \
##   CONFIG.C_Result_Fraction_Width {8} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Operation_Type {Divide} \
##   CONFIG.Result_Precision_Type {Custom} \
## ] [get_ips floating_point_div]
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_mul
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Custom} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {8} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Has_INVALID_OP {true} \
##   CONFIG.C_Has_OVERFLOW {true} \
##   CONFIG.C_Has_UNDERFLOW {true} \
##   CONFIG.C_Latency {2} \
##   CONFIG.C_Mult_Usage {Full_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {8} \
##   CONFIG.C_Result_Fraction_Width {8} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Operation_Type {Multiply} \
##   CONFIG.Result_Precision_Type {Custom} \
## ] [get_ips floating_point_mul]
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_exp
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Single} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {24} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Has_OVERFLOW {true} \
##   CONFIG.C_Has_UNDERFLOW {true} \
##   CONFIG.C_Latency {5} \
##   CONFIG.C_Mult_Usage {Medium_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {8} \
##   CONFIG.C_Result_Fraction_Width {24} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Operation_Type {Exponential} \
##   CONFIG.Result_Precision_Type {Single} \
## ] [get_ips floating_point_exp]
## create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_sqrt
## set_property -dict [list \
##   CONFIG.A_Precision_Type {Custom} \
##   CONFIG.C_A_Exponent_Width {8} \
##   CONFIG.C_A_Fraction_Width {8} \
##   CONFIG.C_Accum_Input_Msb {32} \
##   CONFIG.C_Accum_Lsb {-31} \
##   CONFIG.C_Accum_Msb {32} \
##   CONFIG.C_Has_INVALID_OP {true} \
##   CONFIG.C_Latency {2} \
##   CONFIG.C_Mult_Usage {No_Usage} \
##   CONFIG.C_Rate {1} \
##   CONFIG.C_Result_Exponent_Width {8} \
##   CONFIG.C_Result_Fraction_Width {8} \
##   CONFIG.Flow_Control {NonBlocking} \
##   CONFIG.Has_RESULT_TREADY {false} \
##   CONFIG.Maximum_Latency {false} \
##   CONFIG.Operation_Type {Square_root} \
##   CONFIG.Result_Precision_Type {Custom} \
## ] [get_ips floating_point_sqrt]
## update_compile_order -fileset sources_1
## generate_target all [get_files  $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_add_sub/floating_point_add_sub.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_add_sub'...
## catch { config_ip_cache -export [get_ips -all floating_point_add_sub] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_add_sub
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_add_sub/floating_point_add_sub.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_add_sub/floating_point_add_sub.xci]
## launch_runs floating_point_add_sub_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_add_sub
[Thu Oct  3 21:22:46 2024] Launched floating_point_add_sub_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/runme.log
## wait_on_run floating_point_add_sub_synth_1
[Thu Oct  3 21:22:46 2024] Waiting for floating_point_add_sub_synth_1 to finish...

*** Running vivado
    with args -log floating_point_add_sub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_add_sub.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:22:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_add_sub.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.809 ; gain = 19.867 ; free physical = 49468 ; free virtual = 121014
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_add_sub
Command: synth_design -top floating_point_add_sub -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2589105
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3408.465 ; gain = 385.691 ; free physical = 47208 ; free virtual = 118762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_add_sub' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/synth/floating_point_add_sub.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_add_sub' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/synth/floating_point_add_sub.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[7] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[6] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[5] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[4] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[1] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[0] in module shift_msb_first__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[7] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[6] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[5] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[4] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[3] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[2] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[1] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIST_IN[0] in module lead_zero_encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.402 ; gain = 519.629 ; free physical = 47052 ; free virtual = 118607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3548.340 ; gain = 525.566 ; free physical = 47052 ; free virtual = 118607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3548.340 ; gain = 525.566 ; free physical = 47052 ; free virtual = 118607
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3562.277 ; gain = 0.000 ; free physical = 47040 ; free virtual = 118595
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3854.363 ; gain = 75.562 ; free physical = 46879 ; free virtual = 118441
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3860.301 ; gain = 0.000 ; free physical = 46875 ; free virtual = 118438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3869.207 ; gain = 8.906 ; free physical = 46875 ; free virtual = 118437
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3869.207 ; gain = 846.434 ; free physical = 46869 ; free virtual = 118431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3877.211 ; gain = 854.438 ; free physical = 46869 ; free virtual = 118431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3877.211 ; gain = 854.438 ; free physical = 46869 ; free virtual = 118431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3877.211 ; gain = 854.438 ; free physical = 46867 ; free virtual = 118431
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3885.211 ; gain = 862.438 ; free physical = 46845 ; free virtual = 118409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5082.828 ; gain = 2060.055 ; free physical = 45592 ; free virtual = 117156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5110.859 ; gain = 2088.086 ; free physical = 45566 ; free virtual = 117129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is 95.610 ns and worst slack after retiming is 95.610 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is 95.610 ns and worst slack after retiming is 95.610 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_add_sub`
   Worst Slack before retiming is 95.610 ns and worst slack after retiming is 95.610 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_add_sub' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45556 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |    20|
|3     |LUT3  |    28|
|4     |LUT4  |    46|
|5     |LUT5  |    29|
|6     |LUT6  |    55|
|8     |MUXCY |    51|
|9     |XORCY |    28|
|10    |FDRE  |    46|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 5121.883 ; gain = 1778.242 ; free physical = 45555 ; free virtual = 117119
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5121.883 ; gain = 2099.109 ; free physical = 45555 ; free virtual = 117119
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5121.883 ; gain = 0.000 ; free physical = 45701 ; free virtual = 117264
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.543 ; gain = 0.000 ; free physical = 45835 ; free virtual = 117399
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 12 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 51 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2 instances

Synth Design complete | Checksum: 981f741
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 5162.543 ; gain = 3658.023 ; free physical = 45835 ; free virtual = 117399
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4326.423; main = 4279.759; forked = 371.837
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5866.199; main = 5162.547; forked = 1032.180
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5186.555 ; gain = 0.000 ; free physical = 45835 ; free virtual = 117399
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/floating_point_add_sub.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_add_sub, cache-ID = c18362e785c69381
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5186.555 ; gain = 0.000 ; free physical = 45817 ; free virtual = 117382
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_add_sub_synth_1/floating_point_add_sub.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_add_sub_utilization_synth.rpt -pb floating_point_add_sub_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:24:41 2024...
[Thu Oct  3 21:24:45 2024] floating_point_add_sub_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1589.094 ; gain = 0.000 ; free physical = 49908 ; free virtual = 121472
## update_compile_order -fileset sources_1
## generate_target all [get_files  $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_cmp/floating_point_cmp.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_cmp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_cmp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_cmp'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_cmp'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_cmp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_cmp'...
## catch { config_ip_cache -export [get_ips -all floating_point_cmp] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_cmp
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_cmp/floating_point_cmp.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_cmp/floating_point_cmp.xci]
## launch_runs floating_point_cmp_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_cmp
[Thu Oct  3 21:24:45 2024] Launched floating_point_cmp_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/runme.log
## wait_on_run floating_point_cmp_synth_1
[Thu Oct  3 21:24:45 2024] Waiting for floating_point_cmp_synth_1 to finish...

*** Running vivado
    with args -log floating_point_cmp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_cmp.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:24:48 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_cmp.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.805 ; gain = 19.867 ; free physical = 49422 ; free virtual = 120995
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_cmp
Command: synth_design -top floating_point_cmp -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2590032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3408.328 ; gain = 391.777 ; free physical = 47179 ; free virtual = 118751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_cmp' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_cmp/synth/floating_point_cmp.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_cmp' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_cmp/synth/floating_point_cmp.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.266 ; gain = 521.715 ; free physical = 47027 ; free virtual = 118600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3547.172 ; gain = 530.621 ; free physical = 47025 ; free virtual = 118598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3547.172 ; gain = 530.621 ; free physical = 47025 ; free virtual = 118598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3558.141 ; gain = 0.000 ; free physical = 47018 ; free virtual = 118591
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_cmp/floating_point_cmp_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.258 ; gain = 75.562 ; free physical = 46860 ; free virtual = 118433
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_cmp/floating_point_cmp_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3855.164 ; gain = 0.000 ; free physical = 46857 ; free virtual = 118430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3859.133 ; gain = 3.969 ; free physical = 46856 ; free virtual = 118429
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3859.133 ; gain = 842.582 ; free physical = 46850 ; free virtual = 118424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.137 ; gain = 850.586 ; free physical = 46850 ; free virtual = 118424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.137 ; gain = 850.586 ; free physical = 46850 ; free virtual = 118424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.137 ; gain = 850.586 ; free physical = 46843 ; free virtual = 118418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3875.137 ; gain = 858.586 ; free physical = 46836 ; free virtual = 118410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5078.723 ; gain = 2062.172 ; free physical = 45578 ; free virtual = 117152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5078.723 ; gain = 2062.172 ; free physical = 45578 ; free virtual = 117152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_cmp`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_cmp' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     5|
|3     |LUT4  |    17|
|4     |LUT6  |    12|
|5     |MUXCY |    25|
|6     |FDRE  |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5107.770 ; gain = 1779.258 ; free physical = 45552 ; free virtual = 117127
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 5107.770 ; gain = 2091.219 ; free physical = 45552 ; free virtual = 117127
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5107.770 ; gain = 0.000 ; free physical = 45552 ; free virtual = 117127
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5148.430 ; gain = 0.000 ; free physical = 45835 ; free virtual = 117409
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 5 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 25 instances

Synth Design complete | Checksum: 5991885a
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 5148.430 ; gain = 3643.914 ; free physical = 45835 ; free virtual = 117409
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4364.756; main = 4270.006; forked = 370.071
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5899.906; main = 5148.434; forked = 1032.180
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5172.441 ; gain = 0.000 ; free physical = 45835 ; free virtual = 117409
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/floating_point_cmp.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_cmp, cache-ID = a7098929d3f25eea
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5172.441 ; gain = 0.000 ; free physical = 45822 ; free virtual = 117397
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_cmp_synth_1/floating_point_cmp.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_cmp_utilization_synth.rpt -pb floating_point_cmp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:26:37 2024...
[Thu Oct  3 21:26:41 2024] floating_point_cmp_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49906 ; free virtual = 121480
## update_compile_order -fileset sources_1
## generate_target all [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_div/floating_point_div.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_div'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_div'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_div'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_div'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_div'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_div'...
## catch { config_ip_cache -export [get_ips -all floating_point_div] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_div
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_div/floating_point_div.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_div/floating_point_div.xci]
## launch_runs floating_point_div_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_div
[Thu Oct  3 21:26:41 2024] Launched floating_point_div_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/runme.log
## wait_on_run floating_point_div_synth_1
[Thu Oct  3 21:26:41 2024] Waiting for floating_point_div_synth_1 to finish...

*** Running vivado
    with args -log floating_point_div.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_div.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:26:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_div.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.773 ; gain = 19.867 ; free physical = 49415 ; free virtual = 120998
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_div
Command: synth_design -top floating_point_div -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2590865
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3408.297 ; gain = 391.777 ; free physical = 47172 ; free virtual = 118755
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_div' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_div/synth/floating_point_div.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_div' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_div/synth/floating_point_div.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_div_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_MANT[7] in module flt_div_mant is either unconnected or has no load
WARNING: [Synth 8-7129] Port ND in module flt_div_mant is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.234 ; gain = 524.715 ; free physical = 47016 ; free virtual = 118600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.234 ; gain = 524.715 ; free physical = 47016 ; free virtual = 118600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.234 ; gain = 524.715 ; free physical = 47016 ; free virtual = 118600
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3549.234 ; gain = 0.000 ; free physical = 47013 ; free virtual = 118597
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_div/floating_point_div_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.508 ; gain = 79.562 ; free physical = 46848 ; free virtual = 118432
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_div/floating_point_div_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3859.414 ; gain = 0.000 ; free physical = 46845 ; free virtual = 118429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3866.352 ; gain = 6.938 ; free physical = 46844 ; free virtual = 118428
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3866.352 ; gain = 849.832 ; free physical = 46841 ; free virtual = 118425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3874.355 ; gain = 857.836 ; free physical = 46841 ; free virtual = 118425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3874.355 ; gain = 857.836 ; free physical = 46841 ; free virtual = 118425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3874.355 ; gain = 857.836 ; free physical = 46838 ; free virtual = 118424
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized4) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized4) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3882.355 ; gain = 865.836 ; free physical = 46818 ; free virtual = 118403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 5079.973 ; gain = 2063.453 ; free physical = 45569 ; free virtual = 117154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 5088.988 ; gain = 2072.469 ; free physical = 45560 ; free virtual = 117145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is 98.867 ns and worst slack after retiming is 98.867 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is 98.867 ns and worst slack after retiming is 98.867 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_div`
   Worst Slack before retiming is 98.867 ns and worst slack after retiming is 98.867 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_div' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45542 ; free virtual = 117127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |    41|
|3     |LUT3  |    67|
|4     |LUT4  |    22|
|5     |LUT5  |    18|
|6     |LUT6  |    17|
|8     |MUXCY |    98|
|9     |XORCY |   106|
|10    |FDRE  |    59|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 5109.027 ; gain = 1767.391 ; free physical = 45541 ; free virtual = 117126
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5109.027 ; gain = 2092.508 ; free physical = 45541 ; free virtual = 117126
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5109.027 ; gain = 0.000 ; free physical = 45726 ; free virtual = 117311
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5149.688 ; gain = 0.000 ; free physical = 45822 ; free virtual = 117407
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 23 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 108 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 

Synth Design complete | Checksum: a7650e25
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:35 . Memory (MB): peak = 5149.688 ; gain = 3645.203 ; free physical = 45822 ; free virtual = 117407
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4338.382; main = 4266.885; forked = 372.107
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5874.344; main = 5149.691; forked = 1032.180
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5173.699 ; gain = 0.000 ; free physical = 45822 ; free virtual = 117407
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/floating_point_div.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_div, cache-ID = 204fa29ad7d92015
INFO: [Coretcl 2-1174] Renamed 55 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5173.699 ; gain = 0.000 ; free physical = 45794 ; free virtual = 117381
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_div_synth_1/floating_point_div.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_div_utilization_synth.rpt -pb floating_point_div_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:28:34 2024...
[Thu Oct  3 21:28:37 2024] floating_point_div_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49884 ; free virtual = 121470
## update_compile_order -fileset sources_1
## generate_target all [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_mul/floating_point_mul.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_mul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_mul'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_mul'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_mul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_mul'...
## catch { config_ip_cache -export [get_ips -all floating_point_mul] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_mul
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_mul/floating_point_mul.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_mul/floating_point_mul.xci]
## launch_runs floating_point_mul_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_mul
[Thu Oct  3 21:28:38 2024] Launched floating_point_mul_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/runme.log
## wait_on_run floating_point_mul_synth_1
[Thu Oct  3 21:28:38 2024] Waiting for floating_point_mul_synth_1 to finish...

*** Running vivado
    with args -log floating_point_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_mul.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:28:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_mul.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.773 ; gain = 19.867 ; free physical = 49397 ; free virtual = 120992
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_mul
Command: synth_design -top floating_point_mul -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2591716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3408.297 ; gain = 391.777 ; free physical = 47165 ; free virtual = 118760
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_mul' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_mul/synth/floating_point_mul.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_mul' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_mul/synth/floating_point_mul.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[16] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[15] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[14] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[13] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[12] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[11] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[10] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[9] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[8] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[7] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[6] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[5] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[4] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[3] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[2] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[1] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[0] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized29 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3560.234 ; gain = 543.715 ; free physical = 46990 ; free virtual = 118586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3572.109 ; gain = 555.590 ; free physical = 46989 ; free virtual = 118584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3572.109 ; gain = 555.590 ; free physical = 46989 ; free virtual = 118584
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.047 ; gain = 0.000 ; free physical = 46974 ; free virtual = 118570
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_mul/floating_point_mul_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.320 ; gain = 67.594 ; free physical = 46845 ; free virtual = 118441
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_mul/floating_point_mul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3808.227 ; gain = 0.000 ; free physical = 46840 ; free virtual = 118436
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.164 ; gain = 5.938 ; free physical = 46840 ; free virtual = 118435
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3814.164 ; gain = 797.645 ; free physical = 46832 ; free virtual = 118428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3822.168 ; gain = 805.648 ; free physical = 46832 ; free virtual = 118428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3822.168 ; gain = 805.648 ; free physical = 46832 ; free virtual = 118428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3822.168 ; gain = 805.648 ; free physical = 46830 ; free virtual = 118427
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3822.168 ; gain = 805.648 ; free physical = 46812 ; free virtual = 118408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5078.645 ; gain = 2062.125 ; free physical = 45575 ; free virtual = 117172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5098.676 ; gain = 2082.156 ; free physical = 45558 ; free virtual = 117154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `mult_gen_v12_0_21_viv`
   Worst Slack before retiming is 99.152 ns and worst slack after retiming is 99.152 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `mult_gen_v12_0_21_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is 99.152 ns and worst slack after retiming is 99.152 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is 99.152 ns and worst slack after retiming is 99.152 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_mul`
   Worst Slack before retiming is 99.152 ns and worst slack after retiming is 99.152 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_mul' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (C+A*B)'    | 8      | 8      | 0      | -      | 45     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E5 |     1|
|2     |LUT1    |     5|
|3     |LUT2    |    13|
|4     |LUT3    |     9|
|5     |LUT4    |     9|
|6     |LUT5    |     7|
|7     |LUT6    |    21|
|8     |MUXCY   |    30|
|9     |XORCY   |    24|
|10    |FDRE    |    37|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 5108.699 ; gain = 1850.125 ; free physical = 45547 ; free virtual = 117144
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5108.699 ; gain = 2092.180 ; free physical = 45547 ; free virtual = 117144
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5108.699 ; gain = 0.000 ; free physical = 45547 ; free virtual = 117144
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5149.359 ; gain = 0.000 ; free physical = 45826 ; free virtual = 117423
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 6 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 31 instances
  DSP48E2 => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 1 instance 

Synth Design complete | Checksum: b97273b
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 5149.359 ; gain = 3644.875 ; free physical = 45826 ; free virtual = 117423
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4383.957; main = 4269.044; forked = 371.501
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5916.824; main = 5149.363; forked = 1032.176
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5173.371 ; gain = 0.000 ; free physical = 45826 ; free virtual = 117423
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/floating_point_mul.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_mul, cache-ID = 5f3e8aad9ccc1d38
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5173.371 ; gain = 0.000 ; free physical = 45822 ; free virtual = 117420
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_mul_synth_1/floating_point_mul.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_mul_utilization_synth.rpt -pb floating_point_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:30:28 2024...
[Thu Oct  3 21:30:32 2024] floating_point_mul_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49883 ; free virtual = 121479
## update_compile_order -fileset sources_1
## generate_target all [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_exp/floating_point_exp.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_exp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_exp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_exp'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_exp'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_exp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_exp'...
## catch { config_ip_cache -export [get_ips -all floating_point_exp] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_exp
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_exp/floating_point_exp.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_exp/floating_point_exp.xci]
## launch_runs floating_point_exp_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_exp
[Thu Oct  3 21:30:32 2024] Launched floating_point_exp_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/runme.log
## wait_on_run floating_point_exp_synth_1
[Thu Oct  3 21:30:32 2024] Waiting for floating_point_exp_synth_1 to finish...

*** Running vivado
    with args -log floating_point_exp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_exp.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:30:34 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_exp.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.840 ; gain = 19.867 ; free physical = 49398 ; free virtual = 121004
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_exp
Command: synth_design -top floating_point_exp -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2592573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.707 ; gain = 384.777 ; free physical = 47153 ; free virtual = 118759
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_exp' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_exp/synth/floating_point_exp.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'floating_point_exp' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_exp/synth/floating_point_exp.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3560.676 ; gain = 537.746 ; free physical = 46980 ; free virtual = 118587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3560.676 ; gain = 537.746 ; free physical = 46980 ; free virtual = 118587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3560.676 ; gain = 537.746 ; free physical = 46980 ; free virtual = 118587
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3568.676 ; gain = 0.000 ; free physical = 46979 ; free virtual = 118586
INFO: [Netlist 29-17] Analyzing 434 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_exp/floating_point_exp_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3827.949 ; gain = 78.562 ; free physical = 46827 ; free virtual = 118434
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_exp/floating_point_exp_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3844.855 ; gain = 0.000 ; free physical = 46825 ; free virtual = 118432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  DSP48E1 => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 1 instance 
  FDE => FDRE: 2 instances
  MUXF7 => LUT3: 2 instances
  MUXF8 => LUT3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3850.793 ; gain = 5.938 ; free physical = 46824 ; free virtual = 118431
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3850.793 ; gain = 827.863 ; free physical = 46819 ; free virtual = 118426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3858.797 ; gain = 835.867 ; free physical = 46819 ; free virtual = 118426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3858.797 ; gain = 835.867 ; free physical = 46819 ; free virtual = 118426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3858.797 ; gain = 835.867 ; free physical = 46814 ; free virtual = 118422
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized5) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized36) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized36) to 'inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3858.797 ; gain = 835.867 ; free physical = 46782 ; free virtual = 118390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 5089.312 ; gain = 2066.383 ; free physical = 45551 ; free virtual = 117159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 5110.352 ; gain = 2087.422 ; free physical = 45532 ; free virtual = 117140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `flt_exp_e2A`
   Worst Slack before retiming is 96.065 ns and worst slack after retiming is 96.065 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `flt_exp_e2A' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `flt_exp_e2zmzm1`
   Worst Slack before retiming is 96.065 ns and worst slack after retiming is 96.065 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `flt_exp_e2zmzm1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is 96.065 ns and worst slack after retiming is 96.065 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is 96.065 ns and worst slack after retiming is 96.065 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_exp`
   Worst Slack before retiming is 96.065 ns and worst slack after retiming is 96.065 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_exp' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 5119.367 ; gain = 2096.438 ; free physical = 45522 ; free virtual = 117131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper | (C+D+A*B)'  | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     8|
|3     |LUT2    |    43|
|4     |LUT3    |    87|
|5     |LUT4    |   289|
|6     |LUT5    |    52|
|7     |LUT6    |   552|
|9     |MUXCY   |   195|
|10    |MUXF7   |     2|
|11    |MUXF8   |     1|
|12    |SRL16E  |     3|
|13    |XORCY   |   135|
|14    |FDE     |     2|
|15    |FDRE    |   184|
|16    |FDSE    |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45522 ; free virtual = 117130
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 5122.336 ; gain = 1809.289 ; free physical = 45521 ; free virtual = 117129
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 5122.336 ; gain = 2099.406 ; free physical = 45521 ; free virtual = 117129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5122.336 ; gain = 0.000 ; free physical = 45811 ; free virtual = 117420
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.996 ; gain = 0.000 ; free physical = 45796 ; free virtual = 117404
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 33 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 202 instances
  DSP48E1 => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 1 instance 
  FDE => FDRE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 
  MUXF7 => LUT3: 2 instances
  MUXF8 => LUT3: 1 instance 

Synth Design complete | Checksum: 7d09055d
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:47 . Memory (MB): peak = 5162.996 ; gain = 3658.445 ; free physical = 45796 ; free virtual = 117404
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4345.206; main = 4283.013; forked = 372.304
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5881.680; main = 5163.000; forked = 1032.176
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5187.008 ; gain = 0.000 ; free physical = 45796 ; free virtual = 117404
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/floating_point_exp.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_exp, cache-ID = 61f4f86d3272ddd8
INFO: [Coretcl 2-1174] Renamed 75 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5187.008 ; gain = 0.000 ; free physical = 45785 ; free virtual = 117396
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_exp_synth_1/floating_point_exp.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_exp_utilization_synth.rpt -pb floating_point_exp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:32:36 2024...
[Thu Oct  3 21:32:40 2024] floating_point_exp_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49862 ; free virtual = 121473
## update_compile_order -fileset sources_1
## generate_target all [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_sqrt'...
## catch { config_ip_cache -export [get_ips -all floating_point_sqrt] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_sqrt
## export_ip_user_files -of_objects [get_files $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt.xci] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] $env(VPU_HOME)/vivado/sim_project/sim.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt.xci]
## launch_runs floating_point_sqrt_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_sqrt
[Thu Oct  3 21:32:40 2024] Launched floating_point_sqrt_synth_1...
Run output will be captured here: /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/runme.log
## wait_on_run floating_point_sqrt_synth_1
[Thu Oct  3 21:32:40 2024] Waiting for floating_point_sqrt_synth_1 to finish...

*** Running vivado
    with args -log floating_point_sqrt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_sqrt.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct  3 21:32:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_sqrt.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.805 ; gain = 19.867 ; free physical = 49359 ; free virtual = 120980
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_sqrt
Command: synth_design -top floating_point_sqrt -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2593588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.492 ; gain = 384.691 ; free physical = 47129 ; free virtual = 118750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_sqrt' [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_sqrt/synth/floating_point_sqrt.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_sqrt' (0#1) [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_sqrt/synth/floating_point_sqrt.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[3] in module carry_chain__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[12] in module carry_chain__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[10] in module carry_chain__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized19 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3540.430 ; gain = 517.629 ; free physical = 46974 ; free virtual = 118596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3546.367 ; gain = 523.566 ; free physical = 46974 ; free virtual = 118596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3546.367 ; gain = 523.566 ; free physical = 46974 ; free virtual = 118596
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3560.305 ; gain = 0.000 ; free physical = 46963 ; free virtual = 118585
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_sqrt/floating_point_sqrt_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3851.391 ; gain = 73.562 ; free physical = 46814 ; free virtual = 118436
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_sqrt/floating_point_sqrt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3860.297 ; gain = 0.000 ; free physical = 46811 ; free virtual = 118432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3867.234 ; gain = 6.938 ; free physical = 46809 ; free virtual = 118431
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.234 ; gain = 844.434 ; free physical = 46801 ; free virtual = 118423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3875.238 ; gain = 852.438 ; free physical = 46801 ; free virtual = 118423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3875.238 ; gain = 852.438 ; free physical = 46801 ; free virtual = 118423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3875.238 ; gain = 852.438 ; free physical = 46795 ; free virtual = 118418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized4) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized4) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3883.238 ; gain = 860.438 ; free physical = 46777 ; free virtual = 118400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5079.121 ; gain = 2056.320 ; free physical = 45526 ; free virtual = 117148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5088.137 ; gain = 2065.336 ; free physical = 45517 ; free virtual = 117140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv`
   Worst Slack before retiming is 99.088 ns and worst slack after retiming is 99.088 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18`
   Worst Slack before retiming is 99.088 ns and worst slack after retiming is 99.088 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_sqrt`
   Worst Slack before retiming is 99.088 ns and worst slack after retiming is 99.088 ns
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_sqrt' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45500 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     9|
|2     |LUT2  |    27|
|3     |LUT3  |    50|
|4     |LUT4  |     7|
|5     |LUT5  |     1|
|6     |LUT6  |     7|
|8     |MUXCY |    79|
|9     |XORCY |    80|
|10    |FDRE  |    51|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 5107.168 ; gain = 1763.500 ; free physical = 45499 ; free virtual = 117122
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 5107.168 ; gain = 2084.367 ; free physical = 45499 ; free virtual = 117122
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5107.168 ; gain = 0.000 ; free physical = 45499 ; free virtual = 117122
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcvh1582, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.828 ; gain = 0.000 ; free physical = 45780 ; free virtual = 117403
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 15 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 88 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 

Synth Design complete | Checksum: 9f9dc33f
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 5147.828 ; gain = 3643.312 ; free physical = 45780 ; free virtual = 117402
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4357.002; main = 4273.220; forked = 369.627
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5894.273; main = 5147.832; forked = 1032.148
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5171.840 ; gain = 0.000 ; free physical = 45780 ; free virtual = 117402
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/floating_point_sqrt.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP floating_point_sqrt, cache-ID = 35754e1eb159e585
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5171.840 ; gain = 0.000 ; free physical = 45771 ; free virtual = 117395
INFO: [Common 17-1381] The checkpoint '/home/sg05060/VPU_Design/vivado/sim_project/sim.runs/floating_point_sqrt_synth_1/floating_point_sqrt.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file floating_point_sqrt_utilization_synth.rpt -pb floating_point_sqrt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:34:32 2024...
[Thu Oct  3 21:34:36 2024] floating_point_sqrt_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49841 ; free virtual = 121463
# add_files -fileset sim_1 [get_filename_arr $sim_filelists $env_map]
# update_compile_order -fileset sim_1 
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# set_property include_dirs $search_path [get_filesets sim_1]
# set_property top VPU_TOP_TB [get_filesets sim_1]
# set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.simulate.xsim.more_options} -value {-testplusarg "OPCODE=1 TESTVECTOR=/home/rhgksdma/VPU_Design/inputfile/bf16_numbers.txt GOLDEN_FILE=/home/rhgksdma/VPU_Design/inputfile/add_out.txt"} -objects [get_filesets sim_1]
laucnh_simulation
invalid command name "laucnh_simulation"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VPU_TOP_TB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-13303] Checking logical NoC and simulation wrapper generation status...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VPU_TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L uvm -prj VPU_TOP_TB_vlog.prj
WARNING: [XSIM 43-3495] Using file/path ../../../../../../actions/sim_vivado/${CMSS_HOME}/design/sverilog as is as could not expand environment variables due to following error : Env Variable CMSS_HOME is not defined..
WARNING: [XSIM 43-3495] Using file/path ../../../../../../actions/sim_vivado/${CMSS_HOME}/design/sverilog as is as could not expand environment variables due to following error : Env Variable CMSS_HOME is not defined..
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_div/floating_point_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_div
INFO: [VRFC 10-311] analyzing module floating_point_div_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_10
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_11
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_12
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_13
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_14
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_15
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_16
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain_9
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain__parameterized2_0
INFO: [VRFC 10-311] analyzing module floating_point_div_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized13
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized13_17
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized13_18
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized13_19
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized13_20
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized17
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized18
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized19
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_div_delay__parameterized8
INFO: [VRFC 10-311] analyzing module floating_point_div_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_div_mant_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module floating_point_div_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized13
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized15
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized17
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized23
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized23_21
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized23_22
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized23_23
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized23_24
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized29
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized31
INFO: [VRFC 10-311] analyzing module floating_point_div_xbip_pipe_v3_0_9_viv__parameterized33
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_sqrt/floating_point_sqrt_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sqrt
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized19
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized20
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized21
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized22
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized25
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized26
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_delay__parameterized26_0
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_dec_op
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_round_bit
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_exp
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_flt_sqrt_mant_addsub__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized39
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized41
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized43
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized45
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized49
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized51
INFO: [VRFC 10-311] analyzing module floating_point_sqrt_xbip_pipe_v3_0_9_viv__parameterized51_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_exp/floating_point_exp_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_exp
INFO: [VRFC 10-311] analyzing module floating_point_exp_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain_2
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized6_0
INFO: [VRFC 10-311] analyzing module floating_point_exp_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_eq_im__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_gt
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_gt_1
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_gt__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_exp_compare_ne_im
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay_10
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay_5
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay_6
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay_9
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized14
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized14_13
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized16
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized1_3
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized21
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized24
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized31
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized43
INFO: [VRFC 10-311] analyzing module floating_point_exp_delay__parameterized44
INFO: [VRFC 10-311] analyzing module floating_point_exp_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module floating_point_exp_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_ccm
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_ccm__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_e2A
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_e2zmzm1
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_recomb
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_exp_specialcase
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub__parameterized1_14
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_log_addsub__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_round_bit
INFO: [VRFC 10-311] analyzing module floating_point_exp_flt_to_fix_conv
INFO: [VRFC 10-311] analyzing module floating_point_exp_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_exp_shift_msb_first
INFO: [VRFC 10-311] analyzing module floating_point_exp_special_detect
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized1_11
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized1_12
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized1_8
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized21
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized29
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized29_15
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized33
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized3_4
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized43
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized47
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized57
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized75
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized77
INFO: [VRFC 10-311] analyzing module floating_point_exp_xbip_pipe_v3_0_9_viv__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_exp_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add_sub
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_addsub
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_align_add
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_alignment
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized2_6
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized2_8
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized5_0
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_compare
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_compare_eq_im__parameterized0_7
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_compare_gt
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized12
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized15
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized24
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized27
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized28
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized28_2
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized9_3
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_delay__parameterized9_9
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_flt_add
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_special_detect
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized19
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized19_10
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized19_5
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized21
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized27
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized35
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized39
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized41
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized41_4
INFO: [VRFC 10-311] analyzing module floating_point_add_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_cmp/floating_point_cmp_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_cmp
INFO: [VRFC 10-311] analyzing module floating_point_cmp_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized0_4
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized0_5
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_cmp_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_eq
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_eq_im
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_eq_im__parameterized0_1
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_gt
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_ne_im
INFO: [VRFC 10-311] analyzing module floating_point_cmp_compare_ne_im_2
INFO: [VRFC 10-311] analyzing module floating_point_cmp_delay__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_cmp_delay__parameterized5_0
INFO: [VRFC 10-311] analyzing module floating_point_cmp_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_cmp_fp_cmp
INFO: [VRFC 10-311] analyzing module floating_point_cmp_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_cmp_xbip_pipe_v3_0_9_viv__parameterized11
INFO: [VRFC 10-311] analyzing module floating_point_cmp_xbip_pipe_v3_0_9_viv__parameterized11_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_mul/floating_point_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_mul
INFO: [VRFC 10-311] analyzing module floating_point_mul_floating_point_v7_1_18
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized0_5
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized2_0
INFO: [VRFC 10-311] analyzing module floating_point_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module floating_point_mul_compare_eq_im_4
INFO: [VRFC 10-311] analyzing module floating_point_mul_delay__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_mul_delay__parameterized11
INFO: [VRFC 10-311] analyzing module floating_point_mul_delay__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_mul_delay__parameterized8
INFO: [VRFC 10-311] analyzing module floating_point_mul_delay__parameterized8_2
INFO: [VRFC 10-311] analyzing module floating_point_mul_dsp
INFO: [VRFC 10-311] analyzing module floating_point_mul_fix_mult
INFO: [VRFC 10-311] analyzing module floating_point_mul_fix_mult_xx
INFO: [VRFC 10-311] analyzing module floating_point_mul_floating_point_v7_1_18_viv
INFO: [VRFC 10-311] analyzing module floating_point_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module floating_point_mul_flt_mult
INFO: [VRFC 10-311] analyzing module floating_point_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module floating_point_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module floating_point_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module floating_point_mul_mult_gen_v12_0_21_viv
INFO: [VRFC 10-311] analyzing module floating_point_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module floating_point_mul_special_detect
INFO: [VRFC 10-311] analyzing module floating_point_mul_special_detect_1
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv__parameterized17
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv__parameterized19
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv__parameterized19_3
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv__parameterized21
INFO: [VRFC 10-311] analyzing module floating_point_mul_xbip_pipe_v3_0_9_viv__parameterized23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_CNTR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CNTR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_DECODER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_EXEC_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_EXEC_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_AVG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_AVG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_EXP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_EXP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MAX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MAX
WARNING: [VRFC 10-3380] identifier 'result_0_valid' is used before its declaration [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MAX.sv:51]
WARNING: [VRFC 10-3380] identifier 'result_0_data' is used before its declaration [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MAX.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MUL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_RECIP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_RECIP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_FP_SQRT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_SQRT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_IF.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_LANE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_LANE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_REDUCTION_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_REDUCTION_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_SRC_PORT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_SRC_PORT_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/design/sverilog/VPU_WB_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_WB_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/sim/sverilog/VPU_TOP_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP_TB
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/sg05060/VPU_Design/sim/sverilog/VPU_TOP_TB.sv:25]
WARNING: [VRFC 10-3824] variable 'cnt' must explicitly be declared as automatic or static [/home/sg05060/VPU_Design/sim/sverilog/VPU_TOP_TB.sv:257]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim/glbl.v:6]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VPU_TOP_TB_behav xil_defaultlib.VPU_TOP_TB xil_defaultlib.glbl -log elaborate.log -L uvm
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VPU_TOP_TB_behav xil_defaultlib.VPU_TOP_TB xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 'count' [/home/sg05060/VPU_Design/design/sverilog/VPU_DECODER.sv:177]
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 8 for port 'm_axis_result_tdata' [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MAX.sv:82]
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 8 for port 'm_axis_result_tdata' [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MAX.sv:93]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 1 for port 'm_axis_result_tvalid' [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MUL.sv:34]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 3 for port 'm_axis_result_tuser' [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_MUL.sv:36]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/sg05060/VPU_Design/sim/sverilog/VPU_TOP_TB.sv:25]
WARNING: [VRFC 10-3823] variable 'result' might have multiple concurrent drivers [/home/sg05060/VPU_Design/design/sverilog/VPU_FP_RECIP.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 16. Module floating_point_add_sub has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 165. Module floating_point_add_sub_floating_point_v7_1_18 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_floating_point_v7_1_18_viv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_flt_add has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_flt_add_logic has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_align_add has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_alignment has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_zero_det_sel has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_compare_eq_im has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_carry_chain has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LOOKAHEAD8.v" Line 25. Module LOOKAHEAD8(LOOKD="TRUE",LOOKF="TRUE",LOOKH="TRUE") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6CY.v" Line 25. Module LUT6CY has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6CY.v" Line 25. Module LUT6CY has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6CY.v" Line 25. Module LUT6CY has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_addsub has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_addsub_logic has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_carry_chain__parameterized0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_delay__parameterized12 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sg05060/VPU_Design/vivado/sim_project/sim.gen/sources_1/ip/floating_point_add_sub/floating_point_add_sub_sim_netlist.v" Line 426. Module floating_point_add_sub_xbip_pipe_v3_0_9_viv__parameterized21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.VPU_PKG
Compiling module xil_defaultlib.VPU_REQ_IF_default
Compiling module xil_defaultlib.VPU_SRC_PORT_IF_default
Compiling module xil_defaultlib.VPU_DST_PORT_IF_default
Compiling module xil_defaultlib.REQ_IF_default
Compiling module xil_defaultlib.VPU_CNTR(MAX_DELAY_LG2=3)
Compiling module xil_defaultlib.VPU_DECODER_default
Compiling module xil_defaultlib.VPU_CONTROLLER_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.LOOKAHEAD8(LOOKD="TRUE",LOOKF="T...
Compiling module unisims_ver.LUT6CY
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LOOKAHEAD8(LOOKB="TRUE",LOOKD="T...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6_2
Compiling module xil_defaultlib.floating_point_add_sub
Compiling module xil_defaultlib.VPU_FP_ADD_SUB
Compiling module unisims_ver.DSP48E5(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.floating_point_mul
Compiling module xil_defaultlib.VPU_FP_MUL
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.floating_point_div
Compiling module xil_defaultlib.VPU_FP_DIV
Compiling module xil_defaultlib.floating_point_cmp
Compiling module xil_defaultlib.VPU_FP_MAX
Compiling module xil_defaultlib.VPU_FP_AVG
Compiling module xil_defaultlib.floating_point_sqrt
Compiling module xil_defaultlib.VPU_FP_SQRT
Compiling module unisims_ver.DSP48E5(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.floating_point_exp
Compiling module xil_defaultlib.VPU_FP_EXP
Compiling module xil_defaultlib.VPU_FP_RECIP
Compiling module xil_defaultlib.VPU_LANE
Compiling module xil_defaultlib.VPU_REDUCTION_UNIT_default
Compiling module xil_defaultlib.VPU_EXEC_UNIT_default
Compiling module xil_defaultlib.VPU_SRC_PORT_CONTROLLER_default
Compiling module xil_defaultlib.VPU_SRC_PORT_default
Compiling module xil_defaultlib.VPU_WB_UNIT_default
Compiling module xil_defaultlib.VPU_TOP_default
Compiling module xil_defaultlib.VPU_TOP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot VPU_TOP_TB_behav
execute_script: Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.258 ; gain = 0.000 ; free physical = 49805 ; free virtual = 121514
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sg05060/VPU_Design/vivado/sim_project/sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VPU_TOP_TB_behav -key {Behavioral:sim_1:Functional:VPU_TOP_TB} -tclbatch {VPU_TOP_TB.tcl} -log {simulate.log} -testplusarg "OPCODE=1 TESTVECTOR=/home/rhgksdma/VPU_Design/inputfile/bf16_numbers.txt GOLDEN_FILE=/home/rhgksdma/VPU_Design/inputfile/add_out.txt""
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source VPU_TOP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /VPU_TOP_TB/test_vector_f was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /VPU_TOP_TB/golden_ref_f was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /VPU_TOP_TB/instr_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /VPU_TOP_TB/tot_src_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /VPU_TOP_TB/tot_dst_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
OPCODE : 00001
TESTVECTOR : /home/rhgksdma/VPU_Design/inputfile/bf16_numbers.txt
GOLDEN_FILE : /home/rhgksdma/VPU_Design/inputfile/add_out.txt
ERROR: Could not open vcd file dump.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
====================Start Simulation!====================
Loading Data...
WARNING: Too many words specified in data file /home/rhgksdma/VPU_Design/inputfile/bf16_numbers.txt
Loading Golden Ref...
WARNING: Too many words specified in data file /home/rhgksdma/VPU_Design/inputfile/add_out.txt
src[          0]port | answer : [0xf74d78b4ed18c2a15567f1d6017b981d82c80524943429c7b69378a1a11e27319c5dd86fce573f3d9c9bcc132a6e354558a779ba662076769b7e7d15c66ff1de]
src[          1]port | answer : [0xe5bb69ac916b2b6be73d732a6c79c01b1c32e2386cdfefc66e7ad8c15227e6da752c34fba2d0813bb53e66e4d147ca174b90091f008d56e48c3efe0f5225e4fc]
src[          2]port | answer : [0x4810da6d9ecc118501789794efc51c2a24e31042cfa226bf54eeec41d32f6245d4d953064f182de71d7aef31a654b2a29939eb93b49b8c7ecf46940b14178f76]
src[          0]port | answer : [0xa38d265bcb194fece23445d59bf6588302cf647767d4c90e54bdc3293f359fd7b86f76750c578324dff29cfe24ffc08d5995d80a44cac67e1eaa5b93bbf13782]
src[          1]port | answer : [0x2fc8f17328d3eecb0fa66714a3ae93adaddba1b65c2a5024306719c59cb7f99d09942fe29167a96ca11f8de3f4bc9792ab87441bd5fa3aa3a1c81b7bc13224d1]
src[          2]port | answer : [0x366fe75b54cddfbfbbf7c12ab6b3327f591fa3c9adabdba1712f545a4bafc7e711408615e447098e63db7e7f0361b052147480afd33d65b6c69ef5733aa5db4c]
src[          0]port | answer : [0xee80b674dfb082bf69d4f3511914d82e3c6b5d36cf9596ca69790221f0717b4e787a22c1b3cdc663df3e403c2ea2c393af1febe7c0b373c308fdd48ff904ddab]
src[          1]port | answer : [0xdb607300c3ef03c321889370e0ee06a9ede260c6fc896cfd91b8097a8caf958ba52d46c21be7700ebc05bf4ea0126c44f11911b6d4a2aa8632fe4254830f252b]
src[          2]port | answer : [0xea612648242d3661a8b2ec3b28dc7616861ec991d6e4916261fea5f14b7e37c3bfeff20bc07b54c0d290571caa50995c206dd9659c913ea7b28e34c2bd28469b]
src[          0]port | answer : [0x93a645240ddd0410858c6212ab6d453cb5895f0e751d1f663176428327fc4fdd3df2f6144d3f32e0893c55ef5ccf133cad98611a6fc32521c3a0e7311df534eb]
src[          1]port | answer : [0x4924da06c6e6fa0ea36796a6afe0299f13405b7a6f7c53434a97896254a0038d28f0bcc10501570f29ac8dc542c52079470668dbaf6938ebf99b69cf121fdedf]
src[          2]port | answer : [0xc9be68b5a909eb011c13325b6c6cc49f68549aa5dffffb6ad69ec60400276fe4ae050988225e46ffeb6970f4f85827e826573c4009a98bc873e997add59f7b3f]
src[          0]port | answer : [0x31cd2d208b76ace47b6c127c048c812bdc85808bd25538b99d6e56d54cacdb86e121d7df63c424f9c653a8fb0a29af315c5e250a3b17fa798735a5a5649d0644]
src[          1]port | answer : [0xc1e316c129defdbc4caf53bcb51d6926df6e85e4031a9a6eccd5e2f249001d34768aded625e39934de396f1f60a588e8bbe44dad2e0882229db61241b5f7d421]
src[          2]port | answer : [0x26c6e2da7d56cf47ce9ccba1792c278183f4519212a3e72e94d14e5ff4e2b5edd050d0bbf11021a07cd198f2690ab8157ab5b58fdb5ca18d83e4806643aec08e]
src[          0]port | answer : [0xe7847091a361d906f5eb9c511f8769a8f2568e3e15e4a052482cdda3d5f662bc88306d61e5daaadf6ead8e0b02575d4558212ca822436d53ae8c1cef8b351855]
src[          1]port | answer : [0xb12b780d2d21e2e15213c98be805994f7c45674681e96292b335b221eb08a5b10fd1b08f7e4ea1d875d794488db90e1271a589816a1a4d7cbb00b9186e12876]
src[          2]port | answer : [0xf51fc68a4398d9a37cf9a1b8afdad95dc46e12f8e39835271100fd1d43842e1f598ca55485b908e3b6c2c21295b68b3969333cce8ef59096f9ffc04e76d9704e]
src[          0]port | answer : [0xa209760941b0f536c47382d3622553d822ccd05a118110d553865546be6da3aa11c3964e916cc94052dffd6ceda144fb3ad63b613dcba7f1393920e7674c8f1d]
src[          1]port | answer : [0xedb30161cff5574d74202e04714600837d06971074454fb96dde4b1677d2fbb920185a1a20269a9fef934c9fd834117e6822b82b1009ca9767097006df87d6ba]
src[          2]port | answer : [0x4040ee332ff03a08f14ab37ca7681b8bcdbdae3417ca360347c246031413b2d0163f9989feca3a643e380159e60090c200f2347a17e5cd5fb61692a89df855fd]
src[          0]port | answer : [0x79081217ab3a2217191176237c6166d24831d2793ef94aed33700128adc60f1dbd4c31046a83729011b63493f35aad75e286b31bbedd1eef587c542953bc02eb]
src[          1]port | answer : [0x4c063e8b2ebf9dd440fed7b3a0473f9aa365d3d5acf46c99dbc614bab6af3d77f596920eab519ee4dd5ca1d5ef109b81a6d77850b081bdbd7968bba01e98c01f]
src[          2]port | answer : [0xa8ea6d104a3616e8146b59c3cd8d82ba008aadfe634495186ca5af92d771411e7a583a3aa03c105b3a680d45c70843f5da635f05ce9f361ae8b798c2fe4d2a41]
src[          0]port | answer : [0xeb704b44dbdec481e7e6d0b06a52ea89a48e870f9c8586d45f555dc5fe32e8dec566e6f60d10ca6d41ef67d9f0ac16f7d009eea82e324338a9a33a0d8227a85d]
src[          1]port | answer : [0xfd223461582727f3e2a99da9040f3888d85b0148d51b7df1af0f63beecd0f7793fe6c8c72ffba7bf1eb7ce82c1069946c60a234b144c94df15fdfb168e3cf02d]
src[          2]port | answer : [0x127a4689bebc51a48cdaa54114c7f89e246f89d240065517050b1ceeb9326e85fc047e4fdf718ec543a6a1cee367a29bb31eaa8972b2a751b935162a9874bcb8]
src[          0]port | answer : [0x7a04bf9c8661feb2c162e6cee16afef65d2c990a4703c85097916605793f543342d604ccd4c7151d58f41b9dfa17dd0a47ad61783a613966604d1ca2d2e9265]
src[          1]port | answer : [0x2a06bac7469dae4821bc323c15059548945f7f9020b0a02059bb5f1a9a77a0a8f8868d6eee50518658f42e5b78fc2f12d576c1b74f2e1f79f400fe7ba7b13a24]
src[          2]port | answer : [0xbee31bfff9692a96a4f58ec406c6c839c19d7e74c06269ec1ee2d658f860529b832dfac559839baa707b5796b239cc1728efe2ff14aa6c50c07a407fb614fcb5]
Gen Opcode...1
Gen Instr...0
Gen Opcode...1
Gen Instr...1
Gen Opcode...1
Gen Instr...2
Gen Opcode...1
Gen Instr...3
Gen Opcode...1
Gen Instr...4
Gen Opcode...1
Gen Instr...5
Gen Opcode...1
Gen Instr...6
Gen Opcode...1
Gen Instr...7
Gen Opcode...1
Gen Instr...8
Gen Opcode...1
Gen Instr...9
Finish Gen Instr...
Push Instr...10
Push Instr...9
Read1 trans finish...9
Read0 trans finish...9
<<     0th request [Correct] (OPCODE 13) : result [0xf74d78b4ed18c2a1e73d730f6c79c01b1c32e2386cdfefc66e7a78a15227e6da752cd86fce573f3db53e66e4d147ca1758a779ba662076769b7efdd45225f1de] | answer : [0xf74d78b4ed18c2a1e73d730f6c79c01b1c32e2386cdfefc66e7a78a15227e6da752cd86fce573f3db53e66e4d147ca1758a779ba662076769b7efdd45225f1de]
Push Instr...8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VPU_TOP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1614.492 ; gain = 25.234 ; free physical = 49438 ; free virtual = 121149
run all
Read1 trans finish...8
Read0 trans finish...8
<<     1th request [Correct] (OPCODE 13) : result [0x2fc8f173cb19eecbe2346714a3ae5883addb647767d4502454bdc3293f35f99db86f76759167a96cdff29cfef4bcc08d5995d80ad5fac67ea1c55b93c1323782] | answer : [0x2fc8f173cb19eecbe2346714a3ae5883addb647767d4502454bdc3293f35f99db86f76759167a96cdff29cfef4bcc08d5995d80ad5fac67ea1c55b93c1323782]
Push Instr...7
Read1 trans finish...7
Read0 trans finish...7
<<     2th request [Correct] (OPCODE 13) : result [0xee807300dfb0039369d4f351e0eed82eede260c7fc896cfd6979097af0717b4e787a46c2b3cd700edf3e40082ea26c44f119ebe7d4a273c332fed48ff904ddab] | answer : [0xee807300dfb0039369d4f351e0eed82eede260c7fc896cfd6979097af0717b4e787a46c2b3cd700edf3e40082ea26c44f119ebe7d4a273c332fed48ff904ddab]
Push Instr...6
Read1 trans finish...6
Read0 trans finish...6
<<     3th request [Correct] (OPCODE 13) : result [0x4924da06c6e6fa0ea3676212afe0453cb5895f0f751d53434a97428354a04fdd3df2f6144d3f570f29ac55ef5ccf2079470668db6fc338ebf99b69c91df5dedf] | answer : [0x4924da06c6e6fa0ea3676212afe0453cb5895f0f751d53434a97428354a04fdd3df2f6144d3f570f29ac55ef5ccf2079470668db6fc338ebf99b69c91df5dedf]
Push Instr...5
Read1 trans finish...5
Read0 trans finish...5
<<     4th request [Correct] (OPCODE 13) : result [0xc1e32d2029defdbc7b6c53bcb51d6926df7285e4d25538b9ccd5e2f24caddb86768aded663c424f9de396f1f60a5af315c5e4dad3b17fa799db6a5a5649dd421] | answer : [0xc1e32d2029defdbc7b6c53bcb51d6926df7285e4d25538b9ccd5e2f24caddb86768aded663c424f9de396f1f60a5af315c5e4dad3b17fa799db6a5a5649dd421]
Push Instr...4
Read1 trans finish...4
Read0 trans finish...4
<<     5th request [Correct] (OPCODE 13) : result [0xe7847091d2d2d906f5eb3c98be8069a8f7c45674681ea052482cdd9ed5f662bc10fd6d61f7e4ea1d6ead794488db5d455821589822436d53cbb01cef8b352876] | answer : [0xe7847091d2d2d906f5eb3c98be8069a8f7c45674681ea052482cdd9ed5f662bc10fd6d61f7e4ea1d6ead794488db5d455821589822436d53cbb01cef8b352876]
Push Instr...3
Read1 trans finish...3
Read0 trans finish...3
<<     6th request [Correct] (OPCODE 13) : result [0xedb37609cff5f53674202e04714653d87d06d05a74454fb96dde554677d2fbb920185a1a2026c940ef93fd6ceda144fb68223b5e3dcbca9767097006674cd6ba] | answer : [0xedb37609cff5f53674202e04714653d87d06d05a74454fb96dde554677d2fbb920185a1a2026c940ef93fd6ceda144fb68223b5e3dcbca9767097006674cd6ba]
Push Instr...2
Read1 trans finish...2
Read0 trans finish...2
<<     7th request [Correct] (OPCODE 13) : result [0x79083e8b2ebe221740fe76237c6166d24831d3f43ef96c99dbc614bab6af3d77f59631046a837290dd5c3493f35bad75e2867850beddbdbd7968542953bcc01f] | answer : [0x79083e8b2ebe221740fe76237c6166d24831d3f43ef96c99dbc614bab6af3d77f59631046a837290dd5c3493f35bad75e2867850beddbdbd7968542953bcc01f]
Push Instr...1
Read1 trans finish...1
Read0 trans finish...1
<<     8th request [Correct] (OPCODE 13) : result [0xfd224b44dbddc481e7e6d0b06a52ea89d85b870fd51b7df15f5563befe32f779c566e6f62ffbca6d41ef67d9f0ac993ed009eea82e324338a9a3fb168e3cf02d] | answer : [0xfd224b44dbddc481e7e6d0b06a52ea89d85b870fd51b7df15f5563befe32f779c566e6f62ffbca6d41ef67d9f0ac993ed009eea82e324338a9a3fb168e3cf02d]
Read1 trans finish...0
Read0 trans finish...0
<<     9th request [Correct] (OPCODE 13) : result [0x2a064bf9c852ae482c16323dee16afef65d27fc0a46f3c8559bb5f1a5793f543f886604cee50715158f241b978fc7dd0d576d6174f2e1f79f400fe7b2d2e3a24] | answer : [0x2a064bf9c852ae482c16323dee16afef65d27fc0a46f3c8559bb5f1a5793f543f886604cee50715158f241b978fc7dd0d576d6174f2e1f79f400fe7b2d2e3a24]
<< All Pass!!! 10 : $finish called at time : 4870 ns : File "/home/sg05060/VPU_Design/sim/sverilog/VPU_TOP_TB.sv" Line 261
set_property -name {xsim.simulate.xsim.more_options} -value {-testplusarg "OPCODE=3 TESTVECTOR=/home/rhgksdma/VPU_Design/inputfile/bf16_numbers.txt GOLDEN_FILE=/home/rhgksdma/VPU_Design/inputfile/mul_out.txt"} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VPU_TOP_TB'
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:VPU_TOP_TB' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
q
INFO: xsimkernel Simulation Memory Usage: 495308 KB (Peak: 553872 KB), Simulation CPU Usage: 6540 ms
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:37:08 2024...
