// Seed: 656257159
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_13 = id_7;
  always_comb id_4 <= #1 1;
  wire id_14;
  always_latch @(id_14) begin
    #1;
    assert (1 ** 1 - 1'b0);
    id_1 <= 1;
    @(posedge 1) begin
      #id_15 begin
        deassign id_9;
      end
    end
    id_8 <= id_4;
    id_8 <= id_1 - 1;
    id_13 = id_9;
    return 1'h0;
  end
  always @(1 or 1'b0) begin
    id_7 <= 1;
  end
  module_0(); id_16(
      .id_0(id_7), .id_1((1))
  );
endmodule
