// ttl_74x160 - Synchronous presettable 4-bit BCD decade counter, async clear.
module ttl_74x160 (
    input  logic       clk,
    input  logic       clr_n,
    input  logic       load_n,
    input  logic       enp,
    input  logic       ent,
    input  logic [3:0] d,
    output logic [3:0] q,
    output logic       rco
);
    always_ff @(posedge clk or negedge clr_n) begin
        if (!clr_n)              q <= 4'd0;
        else if (!load_n)        q <= d;
        else if (enp & ent) begin
            if (q == 4'd9)       q <= 4'd0;
            else                 q <= q + 4'd1;
        end
    end
    assign rco = (q == 4'd9) & ent;
endmodule
