Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cache_wr_hit_behav xil_defaultlib.tb_cache_wr_hit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'din' [D:/Xilinx/memory_tag_2/memory_tag_2.srcs/sources_1/new/ram_if.v:338]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'dout' [D:/Xilinx/memory_tag_2/memory_tag_2.srcs/sources_1/new/ram_if.v:341]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'din' [D:/Xilinx/memory_tag_2/memory_tag_2.srcs/sources_1/new/ram_if.v:360]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dout' [D:/Xilinx/memory_tag_2/memory_tag_2.srcs/sources_1/new/ram_if.v:363]
WARNING: [VRFC 10-5021] port 'PLRU' is not connected on this instance [D:/Xilinx/memory_tag_2/memory_tag_2.srcs/sources_1/new/memory_tag.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
