<div id="pfee" class="pf w0 h0" data-page-no="ee"><div class="pc pcee w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgee.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The low voltage detect flag (LVDF) operates in a level sensitive manner. The LVDF</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">bit is set when the supply voltage falls below the selected trip point (VLVD). The</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">LVDF bit is cleared by writing one to the LVDACK bit, but only if the internal</div><div class="t m0 x117 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">supply has returned above the trip point; otherwise, the LVDF bit remains set.</div><div class="t m0 x33 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The low voltage warning flag (LVWF) operates in a level sensitive manner. The</div><div class="t m0 x117 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">LVWF bit is set when the supply voltage falls below the selected monitor trip point</div><div class="t m0 x117 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">(VLVW). The LVWF bit is cleared by writing one to the LVWACK bit, but only if</div><div class="t m0 x117 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">the internal supply has returned above the trip point; otherwise, the LVWF bit</div><div class="t m0 x117 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">remains set.</div><div class="t m0 x9 he y1517 ff1 fs1 fc0 sc0 ls0 ws0">14.3.1<span class="_ _b"> </span>LVD reset operation</div><div class="t m0 x9 hf y1518 ff3 fs5 fc0 sc0 ls0 ws0">By setting the LVDRE bit, the LVD generates a reset upon detection of a low voltage</div><div class="t m0 x9 hf y1519 ff3 fs5 fc0 sc0 ls0 ws0">condition. The low voltage detection threshold is determined by the LVDV bits. After an</div><div class="t m0 x9 hf y151a ff3 fs5 fc0 sc0 ls0 ws0">LVD reset occurs, the LVD system holds the MCU in reset until the supply voltage rises</div><div class="t m0 x9 hf y151b ff3 fs5 fc0 sc0 ls0 ws0">above this threshold. The LVD bit in the SRS register is set following an LVD or power-</div><div class="t m0 x9 hf y151c ff3 fs5 fc0 sc0 ls0 ws0">on reset.</div><div class="t m0 x9 he y151d ff1 fs1 fc0 sc0 ls0 ws0">14.3.2<span class="_ _b"> </span>LVD interrupt operation</div><div class="t m0 x9 hf y151e ff3 fs5 fc0 sc0 ls0 ws0">By configuring the LVD circuit for interrupt operation (LVDIE set and LVDRE clear),</div><div class="t m0 x9 hf y151f ff3 fs5 fc0 sc0 ls0 ws0">LVDSC1[LVDF] is set and an LVD interrupt request occurs upon detection of a low</div><div class="t m0 x9 hf y1520 ff3 fs5 fc0 sc0 ls0 ws0">voltage condition. The LVDF bit is cleared by writing one to the LVDSC1[LVDACK]</div><div class="t m0 x9 hf y1521 ff3 fs5 fc0 sc0 ls0">bit.</div><div class="t m0 x9 he y1522 ff1 fs1 fc0 sc0 ls0 ws0">14.3.3<span class="_ _b"> </span>Low-voltage warning (LVW) interrupt operation</div><div class="t m0 x9 hf y1523 ff3 fs5 fc0 sc0 ls0 ws0">The LVD system contains a low-voltage warning flag (LVWF) to indicate that the supply</div><div class="t m0 x9 hf y1524 ff3 fs5 fc0 sc0 ls0 ws0">voltage is approaching, but is above, the LVD voltage. The LVW also has an interrupt,</div><div class="t m0 x9 hf y1525 ff3 fs5 fc0 sc0 ls0 ws0">which is enabled by setting the LVDSC2[LVWIE] bit. If enabled, an LVW interrupt</div><div class="t m0 x9 hf y1526 ff3 fs5 fc0 sc0 ls0 ws0">request occurs when the LVWF is set. LVWF is cleared by writing one to the</div><div class="t m0 x9 hf y1527 ff3 fs5 fc0 sc0 ls0 ws0">LVDSC2[LVWACK] bit.</div><div class="t m0 x9 hf y1528 ff3 fs5 fc0 sc0 ls0 ws0">The LVDSC2[LVWV] bits select one of four trip voltages:</div><div class="t m0 x33 hf y1529 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Highest: V<span class="fs8 vc">LVW4</span></div><div class="t m0 x33 hf y152a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Two mid-levels: V<span class="fs8 ws198 vc">LVW3</span> and V<span class="fs8 vc">LVW2</span></div><div class="t m0 x33 hf y152b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Lowest: V<span class="fs8 vc">LVW1</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Low-voltage detect (LVD) system</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">238<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
