$date
	Tue May 12 16:01:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module mux_b_tb $end
$var wire 1 ! out $end
$var reg 16 " in [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module uut $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b10010111010101 $
b0 #
b10010111010101 "
1!
$end
#1000
0!
b1 #
b1 %
#2000
1!
b10 #
b10 %
#3000
0!
b11 #
b11 %
#4000
1!
b100 #
b100 %
#5000
0!
b101 #
b101 %
#6000
1!
b110 #
b110 %
#7000
b111 #
b111 %
#8000
b1000 #
b1000 %
#9000
0!
b1111 #
b1111 %
#10000
b1110 #
b1110 %
#11000
1!
b1101 #
b1101 %
#12000
0!
b1100 #
b1100 %
#13000
