// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_convolution1_fix_Pipeline_Convolution1_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp1_V_11_0_reload,
        tmp1_V_10_0_reload,
        tmp1_V_9,
        tmp1_V_11_4_reload,
        tmp1_V_11_6_reload,
        tmp1_V_11_9_reload,
        tmp1_V_5_0_reload,
        tmp1_V_4_0_reload,
        tmp1_V_11_11_reload,
        tmp1_V_2_0_reload,
        tmp1_V_1_0_reload,
        tmp1_V_0_0_reload,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] tmp1_V_11_0_reload;
input  [11:0] tmp1_V_10_0_reload;
input  [11:0] tmp1_V_9;
input  [11:0] tmp1_V_11_4_reload;
input  [11:0] tmp1_V_11_6_reload;
input  [11:0] tmp1_V_11_9_reload;
input  [11:0] tmp1_V_5_0_reload;
input  [11:0] tmp1_V_4_0_reload;
input  [11:0] tmp1_V_11_11_reload;
input  [11:0] tmp1_V_2_0_reload;
input  [11:0] tmp1_V_1_0_reload;
input  [11:0] tmp1_V_0_0_reload;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [8:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [35:0] out_0_d0;

reg ap_idle;
reg[8:0] input_r_address0;
reg input_r_ce0;
reg out_0_ce0;
reg out_0_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_694_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] firstKernel_f_V_0_0_address0;
reg    firstKernel_f_V_0_0_ce0;
wire   [18:0] firstKernel_f_V_0_0_q0;
wire   [2:0] firstKernel_f_V_0_1_address0;
reg    firstKernel_f_V_0_1_ce0;
wire   [18:0] firstKernel_f_V_0_1_q0;
wire   [2:0] firstKernel_f_V_0_2_address0;
reg    firstKernel_f_V_0_2_ce0;
wire   [19:0] firstKernel_f_V_0_2_q0;
wire   [2:0] firstKernel_f_V_1_0_address0;
reg    firstKernel_f_V_1_0_ce0;
wire   [17:0] firstKernel_f_V_1_0_q0;
wire   [2:0] firstKernel_f_V_1_1_address0;
reg    firstKernel_f_V_1_1_ce0;
wire   [17:0] firstKernel_f_V_1_1_q0;
wire   [2:0] firstKernel_f_V_1_2_address0;
reg    firstKernel_f_V_1_2_ce0;
wire   [17:0] firstKernel_f_V_1_2_q0;
wire   [2:0] firstKernel_f_V_2_0_address0;
reg    firstKernel_f_V_2_0_ce0;
wire   [17:0] firstKernel_f_V_2_0_q0;
wire   [2:0] firstKernel_f_V_2_1_address0;
reg    firstKernel_f_V_2_1_ce0;
wire   [17:0] firstKernel_f_V_2_1_q0;
wire   [2:0] firstKernel_f_V_2_2_address0;
reg    firstKernel_f_V_2_2_ce0;
wire   [17:0] firstKernel_f_V_2_2_q0;
wire   [2:0] firstKernel_f_V_3_0_address0;
reg    firstKernel_f_V_3_0_ce0;
wire   [17:0] firstKernel_f_V_3_0_q0;
wire   [2:0] firstKernel_f_V_3_1_address0;
reg    firstKernel_f_V_3_1_ce0;
wire   [18:0] firstKernel_f_V_3_1_q0;
wire   [2:0] firstKernel_f_V_3_2_address0;
reg    firstKernel_f_V_3_2_ce0;
wire   [18:0] firstKernel_f_V_3_2_q0;
wire   [2:0] firstBias_f_V_address0;
reg    firstBias_f_V_ce0;
wire   [21:0] firstBias_f_V_q0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln37_reg_2899;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter2_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter3_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter4_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter5_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter6_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter7_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter8_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter9_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter10_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter11_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter12_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter13_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter14_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter15_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter16_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter17_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter18_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter19_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter20_reg;
reg   [0:0] icmp_ln37_reg_2899_pp0_iter21_reg;
wire   [1:0] trunc_ln9_fu_709_p1;
reg   [1:0] trunc_ln9_reg_2903;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter2_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter3_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter4_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter5_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter6_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter7_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter8_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter9_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter10_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter11_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter12_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter13_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter14_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter15_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter16_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter17_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter18_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter19_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter20_reg;
reg   [1:0] trunc_ln9_reg_2903_pp0_iter21_reg;
wire   [0:0] icmp_ln50_fu_782_p2;
reg   [0:0] icmp_ln50_reg_2914;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter2_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter3_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter4_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter5_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter6_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter7_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter8_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter9_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter10_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter11_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter12_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter13_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter14_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter15_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter16_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter17_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter18_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter19_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter20_reg;
reg   [0:0] icmp_ln50_reg_2914_pp0_iter21_reg;
wire   [6:0] trunc_ln78_fu_834_p1;
reg   [6:0] trunc_ln78_reg_2918;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter3_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter4_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter5_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter6_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter7_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter8_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter9_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter10_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter11_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter12_reg;
reg   [6:0] trunc_ln78_reg_2918_pp0_iter13_reg;
wire  signed [16:0] sext_ln78_fu_838_p1;
reg  signed [16:0] sext_ln78_reg_2924;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter3_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter4_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter5_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter6_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter7_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter8_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter9_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter10_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter11_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter12_reg;
reg  signed [16:0] sext_ln78_reg_2924_pp0_iter13_reg;
wire   [0:0] icmp_ln84_fu_842_p2;
reg   [0:0] icmp_ln84_reg_2930;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter3_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter4_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter5_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter6_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter7_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter8_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter9_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter10_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter11_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter12_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter13_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter14_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter15_reg;
reg   [0:0] icmp_ln84_reg_2930_pp0_iter16_reg;
wire   [16:0] add_ln109_fu_848_p2;
wire   [0:0] icmp_ln109_fu_864_p2;
reg   [0:0] icmp_ln109_reg_2943;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter3_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter4_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter5_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter6_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter7_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter8_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter9_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter10_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter11_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter12_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter13_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter14_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter15_reg;
reg   [0:0] icmp_ln109_reg_2943_pp0_iter16_reg;
reg   [0:0] tmp_568_reg_2954;
reg   [0:0] tmp_568_reg_2954_pp0_iter3_reg;
reg   [0:0] tmp_568_reg_2954_pp0_iter4_reg;
reg   [0:0] tmp_568_reg_2954_pp0_iter5_reg;
wire  signed [3:0] d_4_fu_945_p3;
reg  signed [3:0] d_4_reg_2960;
reg  signed [3:0] d_4_reg_2960_pp0_iter6_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter7_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter8_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter9_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter10_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter11_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter12_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter13_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter14_reg;
reg  signed [3:0] d_4_reg_2960_pp0_iter15_reg;
wire   [5:0] tmp_570_fu_981_p4;
reg   [5:0] tmp_570_reg_2965;
wire   [5:0] sub_ln125_1_fu_997_p2;
reg   [5:0] sub_ln125_1_reg_2970;
wire   [8:0] add_ln125_fu_1023_p2;
reg   [8:0] add_ln125_reg_2975;
reg   [8:0] add_ln125_reg_2975_pp0_iter7_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter8_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter9_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter10_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter11_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter12_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter13_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter14_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter15_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter16_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter17_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter18_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter19_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter20_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter21_reg;
reg   [8:0] add_ln125_reg_2975_pp0_iter22_reg;
wire   [0:0] icmp_ln78_fu_1034_p2;
reg   [0:0] icmp_ln78_reg_2980;
reg   [0:0] icmp_ln78_reg_2980_pp0_iter15_reg;
reg   [0:0] icmp_ln78_reg_2980_pp0_iter16_reg;
wire   [1:0] t_fu_1045_p3;
reg   [1:0] t_reg_2990;
reg   [1:0] t_reg_2990_pp0_iter15_reg;
wire   [0:0] icmp_ln78_4_fu_1068_p2;
reg   [0:0] icmp_ln78_4_reg_2996;
reg   [0:0] icmp_ln78_4_reg_2996_pp0_iter15_reg;
reg   [0:0] icmp_ln78_4_reg_2996_pp0_iter16_reg;
wire   [0:0] icmp_ln78_1_fu_1074_p2;
reg   [0:0] icmp_ln78_1_reg_3005;
reg   [0:0] icmp_ln78_1_reg_3005_pp0_iter15_reg;
wire   [8:0] newSecond78_fu_1106_p2;
reg   [8:0] newSecond78_reg_3011;
wire   [0:0] icmp_ln79_fu_1127_p2;
reg   [0:0] icmp_ln79_reg_3016;
reg   [0:0] icmp_ln79_reg_3016_pp0_iter15_reg;
wire   [8:0] newSecond80_fu_1155_p2;
reg   [8:0] newSecond80_reg_3022;
wire   [8:0] add_ln80_1_fu_1184_p2;
reg   [8:0] add_ln80_1_reg_3027;
wire   [8:0] newSecond_fu_1213_p2;
reg   [8:0] newSecond_reg_3032;
wire   [11:0] tmp1_V_11_30_fu_1418_p3;
reg   [11:0] tmp1_V_11_30_reg_3122;
wire   [11:0] tmp1_V_11_32_fu_1434_p3;
reg   [11:0] tmp1_V_11_32_reg_3129;
wire   [11:0] tmp1_V_11_34_fu_1442_p3;
reg   [11:0] tmp1_V_11_34_reg_3136;
reg   [17:0] firstKernel_f_V_3_0_load_reg_3144;
reg   [21:0] firstBias_f_V_load_reg_3149;
reg   [21:0] firstBias_f_V_load_reg_3149_pp0_iter18_reg;
wire   [11:0] tmp1_V_11_36_fu_1609_p3;
reg  signed [11:0] tmp1_V_11_36_reg_3154;
wire   [11:0] select_ln86_fu_1630_p3;
reg  signed [11:0] select_ln86_reg_3159;
wire   [11:0] select_ln96_fu_1833_p3;
reg  signed [11:0] select_ln96_reg_3164;
wire   [11:0] select_ln96_2_fu_1903_p3;
reg  signed [11:0] select_ln96_2_reg_3169;
wire   [11:0] select_ln96_4_fu_1959_p3;
reg  signed [11:0] select_ln96_4_reg_3174;
wire   [11:0] select_ln96_8_fu_2031_p3;
reg  signed [11:0] select_ln96_8_reg_3179;
wire   [11:0] select_ln112_fu_2229_p3;
reg  signed [11:0] select_ln112_reg_3184;
wire   [11:0] select_ln112_1_fu_2261_p3;
reg   [11:0] select_ln112_1_reg_3189;
reg  signed [11:0] select_ln112_1_reg_3189_pp0_iter18_reg;
wire   [11:0] select_ln112_2_fu_2293_p3;
reg  signed [11:0] select_ln112_2_reg_3194;
wire   [11:0] select_ln112_5_fu_2340_p3;
reg  signed [11:0] select_ln112_5_reg_3199;
wire   [11:0] select_ln112_8_fu_2372_p3;
reg  signed [11:0] select_ln112_8_reg_3204;
wire   [11:0] select_ln112_11_fu_2404_p3;
reg  signed [11:0] select_ln112_11_reg_3209;
wire   [35:0] grp_fu_2456_p2;
reg   [35:0] mul_ln712_reg_3329;
wire   [35:0] grp_fu_2465_p2;
reg   [35:0] mul_ln712_1_reg_3334;
wire   [35:0] grp_fu_2474_p2;
reg   [35:0] mul_ln712_2_reg_3339;
wire   [35:0] grp_fu_2483_p2;
reg   [35:0] mul_ln712_3_reg_3344;
wire   [35:0] grp_fu_2492_p2;
reg   [35:0] mul_ln712_4_reg_3349;
wire   [35:0] grp_fu_2501_p2;
reg   [35:0] mul_ln712_5_reg_3354;
wire   [35:0] grp_fu_2510_p2;
reg   [35:0] mul_ln712_6_reg_3359;
wire   [35:0] grp_fu_2519_p2;
reg   [35:0] mul_ln712_7_reg_3364;
wire   [35:0] grp_fu_2528_p2;
reg   [35:0] mul_ln712_8_reg_3369;
wire   [35:0] grp_fu_2537_p2;
reg   [35:0] mul_ln712_10_reg_3379;
wire   [35:0] grp_fu_2546_p2;
reg   [35:0] mul_ln712_11_reg_3384;
wire   [35:0] grp_fu_2566_p2;
reg   [35:0] mul_ln712_9_reg_3389;
wire   [35:0] add_ln712_2_fu_2575_p2;
reg   [35:0] add_ln712_2_reg_3394;
wire   [35:0] add_ln712_6_fu_2584_p2;
reg   [35:0] add_ln712_6_reg_3399;
reg   [35:0] add_ln712_6_reg_3399_pp0_iter21_reg;
wire   [35:0] add_ln712_9_fu_2597_p2;
reg   [35:0] add_ln712_9_reg_3404;
reg   [35:0] add_ln712_9_reg_3404_pp0_iter21_reg;
wire   [35:0] add_ln712_1_fu_2607_p2;
reg   [35:0] add_ln712_1_reg_3409;
wire   [35:0] add_ln712_4_fu_2616_p2;
reg   [35:0] add_ln712_4_reg_3414;
wire   [35:0] num_V_2_fu_2630_p2;
reg   [35:0] num_V_2_reg_3419;
wire   [0:0] icmp_ln127_fu_2639_p2;
reg   [0:0] icmp_ln127_reg_3425;
reg    ap_condition_exit_pp0_iter16_stage0;
wire   [0:0] ap_phi_reg_pp0_iter0_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter1_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter2_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter3_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter4_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter5_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter6_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter7_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter8_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter9_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter10_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter11_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter12_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter13_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter14_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter15_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter16_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter17_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter18_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter19_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter20_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter21_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter22_cmp10017_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter23_cmp10017_reg_587;
wire   [63:0] zext_ln78_1_fu_1219_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln79_fu_1223_p1;
wire   [63:0] zext_ln80_1_fu_1227_p1;
wire   [63:0] zext_ln81_1_fu_1231_p1;
wire   [63:0] idxprom88_fu_1307_p1;
wire   [63:0] zext_ln125_fu_2661_p1;
reg   [11:0] j_fu_176;
wire   [11:0] select_ln77_fu_813_p3;
wire    ap_loop_init;
reg   [11:0] id_fu_180;
wire   [11:0] id_4_fu_700_p2;
reg   [35:0] aux_V_fu_184;
wire   [35:0] aux_V_5_fu_2670_p3;
reg   [35:0] b_fu_188;
wire  signed [35:0] sext_ln65_fu_2552_p1;
reg   [15:0] d_fu_192;
wire  signed [15:0] sext_ln51_1_fu_953_p1;
reg  signed [35:0] empty_fu_196;
wire  signed [35:0] sext_ln62_1_fu_1469_p1;
reg  signed [35:0] empty_36_fu_200;
wire  signed [35:0] sext_ln62_2_fu_1473_p1;
reg  signed [35:0] empty_37_fu_204;
wire  signed [35:0] sext_ln62_3_fu_1477_p1;
reg  signed [35:0] empty_38_fu_208;
wire  signed [35:0] sext_ln62_4_fu_1481_p1;
reg  signed [35:0] empty_39_fu_212;
wire  signed [35:0] sext_ln62_5_fu_1485_p1;
reg  signed [35:0] empty_40_fu_216;
wire  signed [35:0] sext_ln62_6_fu_1489_p1;
reg  signed [35:0] empty_41_fu_220;
wire  signed [35:0] sext_ln62_7_fu_1493_p1;
reg  signed [35:0] empty_42_fu_224;
wire  signed [35:0] sext_ln62_8_fu_1497_p1;
reg  signed [35:0] empty_43_fu_228;
wire  signed [35:0] sext_ln62_9_fu_2412_p1;
reg  signed [35:0] empty_44_fu_232;
wire  signed [35:0] sext_ln62_10_fu_1501_p1;
reg  signed [35:0] empty_45_fu_236;
wire  signed [35:0] sext_ln63_fu_1505_p1;
reg  signed [35:0] empty_46_fu_240;
wire  signed [35:0] sext_ln62_fu_1465_p1;
reg   [11:0] tmp1_V_3_fu_244;
reg   [11:0] tmp1_V_0_fu_248;
reg   [11:0] tmp1_V_0_1_fu_252;
reg  signed [15:0] i_fu_256;
wire  signed [15:0] sext_ln41_1_fu_778_p1;
reg   [11:0] tmp1_V_4_fu_260;
reg   [11:0] tmp1_V_1_fu_264;
reg   [11:0] tmp1_V_1_1_fu_268;
reg   [11:0] tmp1_V_5_fu_272;
reg   [11:0] tmp1_V_2_fu_276;
reg   [11:0] tmp1_V_2_1_fu_280;
reg   [11:0] tmp1_V_7_fu_284;
reg   [11:0] tmp1_V_8_fu_288;
reg   [11:0] tmp1_V_6_fu_292;
wire   [35:0] aux_V_4_fu_2653_p3;
wire  signed [15:0] sext_ln41_fu_716_p0;
wire  signed [15:0] trunc_ln41_fu_720_p0;
wire  signed [16:0] sext_ln41_fu_716_p1;
wire   [16:0] add_ln41_fu_724_p2;
wire   [6:0] trunc_ln41_fu_720_p1;
wire   [6:0] xor_ln41_fu_742_p2;
wire   [7:0] p_and_t3_cast_fu_748_p3;
wire   [6:0] trunc_ln41_1_fu_738_p1;
wire   [0:0] tmp_563_fu_730_p3;
wire   [7:0] sub_ln41_fu_756_p2;
wire   [7:0] tmp_s_fu_762_p3;
wire  signed [7:0] i_5_fu_770_p3;
wire   [11:0] add_ln77_1_fu_801_p2;
wire   [0:0] icmp_ln77_fu_807_p2;
wire  signed [15:0] trunc_ln78_fu_834_p0;
wire  signed [15:0] sext_ln78_fu_838_p0;
wire  signed [15:0] icmp_ln84_fu_842_p0;
wire   [9:0] tmp_567_fu_854_p4;
wire  signed [15:0] tmp_568_fu_874_p1;
wire   [2:0] grp_fu_882_p1;
wire  signed [15:0] sext_ln51_fu_891_p0;
wire  signed [15:0] trunc_ln51_fu_895_p0;
wire  signed [16:0] sext_ln51_fu_891_p1;
wire   [16:0] add_ln51_fu_899_p2;
wire   [2:0] trunc_ln51_fu_895_p1;
wire   [2:0] xor_ln51_fu_917_p2;
wire   [3:0] p_and_t7_cast_fu_923_p3;
wire   [2:0] trunc_ln51_1_fu_913_p1;
wire   [0:0] tmp_564_fu_905_p3;
wire   [3:0] sub_ln51_fu_931_p2;
wire   [3:0] tmp_16_fu_937_p3;
wire  signed [33:0] grp_fu_2683_p2;
wire   [32:0] trunc_ln125_fu_962_p1;
wire   [32:0] sub_ln125_fu_965_p2;
wire   [5:0] tmp_569_fu_971_p4;
wire   [5:0] select_ln125_fu_990_p3;
wire   [5:0] select_ln125_1_fu_1006_p3;
wire   [8:0] tmp_19_fu_1011_p3;
wire   [8:0] trunc_ln125_1_fu_1019_p1;
wire   [1:0] add_ln77_fu_1029_p2;
wire   [1:0] xor_ln78_2_fu_1040_p2;
wire   [16:0] add_ln78_fu_1053_p2;
wire   [9:0] tmp_565_fu_1058_p4;
wire   [6:0] trunc_ln78_2_fu_1088_p1;
wire   [8:0] zext_ln78_fu_1080_p1;
wire   [8:0] trunc_ln78_1_fu_1084_p1;
wire   [8:0] tmp_38_cast_fu_1092_p3;
wire   [8:0] newFirst77_fu_1100_p2;
wire   [16:0] add_ln79_fu_1112_p2;
wire   [9:0] tmp_566_fu_1117_p4;
wire   [6:0] trunc_ln79_1_fu_1137_p1;
wire   [8:0] trunc_ln79_fu_1133_p1;
wire   [8:0] tmp_39_cast_fu_1141_p3;
wire   [8:0] newFirst79_fu_1149_p2;
wire   [6:0] add_ln80_fu_1161_p2;
wire   [8:0] tmp_17_fu_1170_p3;
wire   [8:0] zext_ln80_fu_1166_p1;
wire   [8:0] sub_ln80_fu_1178_p2;
wire   [6:0] add_ln81_fu_1190_p2;
wire   [8:0] tmp_18_fu_1199_p3;
wire   [8:0] newFirst_fu_1207_p2;
wire   [8:0] zext_ln81_fu_1195_p1;
wire   [0:0] and_ln78_fu_1323_p2;
wire   [0:0] xor_ln78_fu_1327_p2;
wire   [0:0] or_ln79_fu_1338_p2;
wire   [0:0] xor_ln79_fu_1343_p2;
wire   [0:0] and_ln78_1_fu_1349_p2;
wire   [0:0] and_ln79_fu_1333_p2;
wire   [11:0] trunc_ln78_3_fu_1360_p1;
wire   [11:0] trunc_ln78_4_fu_1364_p1;
wire   [11:0] trunc_ln78_5_fu_1376_p1;
wire   [11:0] trunc_ln78_6_fu_1380_p1;
wire   [0:0] or_ln78_fu_1354_p2;
wire   [11:0] select_ln78_fu_1368_p3;
wire   [11:0] select_ln78_1_fu_1384_p3;
wire   [0:0] icmp_ln78_2_fu_1400_p2;
wire   [11:0] tmp1_V_11_45_fu_1392_p3;
wire   [0:0] icmp_ln78_3_fu_1413_p2;
wire   [11:0] tmp1_V_11_fu_1405_p3;
wire   [11:0] tmp1_V_11_31_fu_1426_p3;
wire   [0:0] icmp_ln83_fu_1591_p2;
wire   [0:0] icmp_ln83_1_fu_1604_p2;
wire   [11:0] tmp1_V_11_35_fu_1596_p3;
wire   [0:0] icmp_ln86_fu_1617_p2;
wire   [11:0] select_ln95_fu_1622_p3;
wire   [11:0] tmp1_V_11_37_fu_1638_p3;
wire   [11:0] select_ln87_fu_1661_p3;
wire   [2:0] or_ln_fu_1654_p3;
wire   [0:0] icmp_ln92_fu_1689_p2;
wire   [0:0] icmp_ln92_1_fu_1695_p2;
wire   [0:0] and_ln90_fu_1685_p2;
wire   [0:0] icmp_ln92_2_fu_1701_p2;
wire   [0:0] and_ln92_1_fu_1713_p2;
wire   [0:0] and_ln92_fu_1707_p2;
wire   [0:0] and_ln92_2_fu_1719_p2;
wire   [11:0] select_ln91_fu_1677_p3;
wire   [0:0] icmp_ln92_3_fu_1733_p2;
wire   [0:0] and_ln92_3_fu_1739_p2;
wire   [11:0] select_ln92_fu_1725_p3;
wire   [0:0] icmp_ln92_4_fu_1753_p2;
wire   [0:0] and_ln92_4_fu_1759_p2;
wire   [11:0] select_ln92_1_fu_1745_p3;
wire   [0:0] icmp_ln92_5_fu_1773_p2;
wire   [0:0] and_ln92_5_fu_1779_p2;
wire   [11:0] select_ln92_2_fu_1765_p3;
wire   [0:0] xor_ln84_fu_1793_p2;
wire   [0:0] and_ln96_fu_1798_p2;
wire   [0:0] and_ln96_3_fu_1815_p2;
wire   [0:0] and_ln96_2_fu_1809_p2;
wire   [0:0] or_ln96_fu_1821_p2;
wire   [0:0] and_ln96_1_fu_1803_p2;
wire   [0:0] or_ln96_1_fu_1827_p2;
wire   [11:0] select_ln92_3_fu_1785_p3;
wire   [0:0] xor_ln90_fu_1841_p2;
wire   [0:0] and_ln90_1_fu_1846_p2;
wire   [11:0] select_ln86_1_fu_1669_p3;
wire   [0:0] or_ln96_2_fu_1859_p2;
wire   [11:0] select_ln90_fu_1851_p3;
wire   [11:0] select_ln96_1_fu_1863_p3;
wire   [11:0] select_ln92_4_fu_1871_p3;
wire   [11:0] select_ln92_5_fu_1879_p3;
wire   [11:0] select_ln92_6_fu_1887_p3;
wire   [11:0] select_ln92_7_fu_1895_p3;
wire   [11:0] tmp1_V_11_38_fu_1646_p3;
wire   [11:0] select_ln90_1_fu_1911_p3;
wire   [11:0] select_ln96_3_fu_1919_p3;
wire   [11:0] select_ln92_8_fu_1927_p3;
wire   [11:0] select_ln92_9_fu_1935_p3;
wire   [11:0] select_ln92_10_fu_1943_p3;
wire   [11:0] select_ln92_11_fu_1951_p3;
wire   [11:0] select_ln90_2_fu_1967_p3;
wire   [11:0] select_ln96_5_fu_1975_p3;
wire   [11:0] select_ln92_12_fu_1983_p3;
wire   [11:0] select_ln92_13_fu_1991_p3;
wire   [11:0] select_ln92_14_fu_1999_p3;
wire   [11:0] select_ln92_15_fu_2007_p3;
wire   [11:0] select_ln96_6_fu_2015_p3;
wire   [11:0] select_ln96_7_fu_2023_p3;
wire   [11:0] tmp1_V_11_39_fu_2039_p3;
wire   [11:0] tmp1_V_11_41_fu_2055_p3;
wire   [11:0] select_ln111_fu_2068_p3;
wire   [3:0] tmp_fu_2091_p13;
wire   [11:0] tmp_fu_2091_p14;
wire   [11:0] tmp1_V_11_43_fu_2126_p3;
wire   [0:0] and_ln105_fu_2147_p2;
wire   [11:0] select_ln107_fu_2141_p3;
wire   [0:0] and_ln105_1_fu_2159_p2;
wire   [11:0] select_ln105_fu_2151_p3;
wire   [0:0] or_ln109_fu_2172_p2;
wire   [11:0] select_ln105_1_fu_2164_p3;
wire   [0:0] xor_ln78_1_fu_2184_p2;
wire   [0:0] and_ln109_fu_2189_p2;
wire   [0:0] and_ln112_1_fu_2200_p2;
wire   [0:0] and_ln112_3_fu_2211_p2;
wire   [0:0] and_ln112_2_fu_2205_p2;
wire   [0:0] or_ln112_fu_2217_p2;
wire   [0:0] and_ln112_fu_2194_p2;
wire   [0:0] or_ln112_1_fu_2223_p2;
wire   [11:0] select_ln109_fu_2176_p3;
wire   [11:0] select_ln86_3_fu_2118_p3;
wire   [11:0] select_ln105_2_fu_2237_p3;
wire   [11:0] select_ln105_3_fu_2245_p3;
wire   [11:0] select_ln109_1_fu_2253_p3;
wire   [11:0] tmp1_V_11_42_fu_2061_p3;
wire   [11:0] select_ln105_4_fu_2269_p3;
wire   [11:0] select_ln105_5_fu_2277_p3;
wire   [11:0] select_ln109_2_fu_2285_p3;
wire   [11:0] tmp1_V_11_44_fu_2133_p3;
wire   [11:0] select_ln105_6_fu_2301_p3;
wire   [11:0] select_ln105_7_fu_2308_p3;
wire   [11:0] select_ln109_3_fu_2316_p3;
wire   [11:0] select_ln112_3_fu_2324_p3;
wire   [11:0] select_ln112_4_fu_2332_p3;
wire   [11:0] select_ln86_2_fu_2076_p3;
wire   [11:0] select_ln109_4_fu_2348_p3;
wire   [11:0] select_ln112_6_fu_2356_p3;
wire   [11:0] select_ln112_7_fu_2364_p3;
wire   [11:0] tmp1_V_11_40_fu_2047_p3;
wire   [11:0] select_ln109_5_fu_2380_p3;
wire   [11:0] select_ln112_9_fu_2388_p3;
wire   [11:0] select_ln112_10_fu_2396_p3;
wire   [35:0] add_ln712_5_fu_2579_p2;
wire   [35:0] add_ln712_8_fu_2593_p2;
wire   [35:0] add_ln712_7_fu_2589_p2;
wire   [35:0] add_ln712_fu_2603_p2;
wire   [35:0] add_ln712_3_fu_2612_p2;
wire   [35:0] add_ln712_10_fu_2626_p2;
wire   [2:0] grp_fu_882_p2;
wire   [2:0] trunc_ln127_fu_2635_p1;
wire   [0:0] icmp_ln1548_fu_2648_p2;
wire   [0:0] and_ln127_fu_2665_p2;
wire   [16:0] grp_fu_2683_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2732;
reg    ap_condition_2737;
reg    ap_condition_2742;
reg    ap_condition_1484;
reg    ap_condition_1494;
reg    ap_condition_1500;
reg    ap_condition_1504;
reg    ap_condition_2757;
reg    ap_condition_2760;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_0_0 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_0_address0),
    .ce0(firstKernel_f_V_0_0_ce0),
    .q0(firstKernel_f_V_0_0_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_0_1 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_1_address0),
    .ce0(firstKernel_f_V_0_1_ce0),
    .q0(firstKernel_f_V_0_1_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_0_2 #(
    .DataWidth( 20 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_2_address0),
    .ce0(firstKernel_f_V_0_2_ce0),
    .q0(firstKernel_f_V_0_2_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_1_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_0_address0),
    .ce0(firstKernel_f_V_1_0_ce0),
    .q0(firstKernel_f_V_1_0_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_1_1 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_1_address0),
    .ce0(firstKernel_f_V_1_1_ce0),
    .q0(firstKernel_f_V_1_1_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_1_2 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_2_address0),
    .ce0(firstKernel_f_V_1_2_ce0),
    .q0(firstKernel_f_V_1_2_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_2_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_0_address0),
    .ce0(firstKernel_f_V_2_0_ce0),
    .q0(firstKernel_f_V_2_0_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_2_1 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_1_address0),
    .ce0(firstKernel_f_V_2_1_ce0),
    .q0(firstKernel_f_V_2_1_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_2_2 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_2_address0),
    .ce0(firstKernel_f_V_2_2_ce0),
    .q0(firstKernel_f_V_2_2_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_3_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_0_address0),
    .ce0(firstKernel_f_V_3_0_ce0),
    .q0(firstKernel_f_V_3_0_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_3_1 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_1_address0),
    .ce0(firstKernel_f_V_3_1_ce0),
    .q0(firstKernel_f_V_3_1_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstKernel_f_V_3_2 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_2_address0),
    .ce0(firstKernel_f_V_3_2_ce0),
    .q0(firstKernel_f_V_3_2_q0)
);

master_fix_convolution1_fix_Pipeline_Convolution1_loop_firstBias_f_V #(
    .DataWidth( 22 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstBias_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstBias_f_V_address0),
    .ce0(firstBias_f_V_ce0),
    .q0(firstBias_f_V_q0)
);

master_fix_srem_17ns_3ns_3_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
srem_17ns_3ns_3_21_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln109_fu_848_p2),
    .din1(grp_fu_882_p1),
    .ce(1'b1),
    .dout(grp_fu_882_p2)
);

master_fix_mux_124_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mux_124_12_1_1_U14(
    .din0(tmp1_V_0_1_fu_252),
    .din1(tmp1_V_1_1_fu_268),
    .din2(tmp1_V_2_1_fu_280),
    .din3(tmp1_V_0_fu_248),
    .din4(tmp1_V_1_fu_264),
    .din5(tmp1_V_2_fu_276),
    .din6(tmp1_V_3_fu_244),
    .din7(tmp1_V_4_fu_260),
    .din8(tmp1_V_5_fu_272),
    .din9(tmp1_V_11_34_reg_3136),
    .din10(tmp1_V_11_32_reg_3129),
    .din11(tmp1_V_11_30_reg_3122),
    .din12(tmp_fu_2091_p13),
    .dout(tmp_fu_2091_p14)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_46_fu_240),
    .din1(select_ln96_2_reg_3169),
    .ce(1'b1),
    .dout(grp_fu_2456_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_196),
    .din1(select_ln96_4_reg_3174),
    .ce(1'b1),
    .dout(grp_fu_2465_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_36_fu_200),
    .din1(select_ln96_reg_3164),
    .ce(1'b1),
    .dout(grp_fu_2474_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_37_fu_204),
    .din1(select_ln86_reg_3159),
    .ce(1'b1),
    .dout(grp_fu_2483_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_38_fu_208),
    .din1(tmp1_V_11_36_reg_3154),
    .ce(1'b1),
    .dout(grp_fu_2492_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_39_fu_212),
    .din1(select_ln96_8_reg_3179),
    .ce(1'b1),
    .dout(grp_fu_2501_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_40_fu_216),
    .din1(select_ln112_8_reg_3204),
    .ce(1'b1),
    .dout(grp_fu_2510_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_41_fu_220),
    .din1(select_ln112_11_reg_3209),
    .ce(1'b1),
    .dout(grp_fu_2519_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_42_fu_224),
    .din1(select_ln112_5_reg_3199),
    .ce(1'b1),
    .dout(grp_fu_2528_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_44_fu_232),
    .din1(select_ln112_2_reg_3194),
    .ce(1'b1),
    .dout(grp_fu_2537_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_45_fu_236),
    .din1(select_ln112_reg_3184),
    .ce(1'b1),
    .dout(grp_fu_2546_p2)
);

master_fix_mul_36s_12s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_36s_12s_36_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_43_fu_228),
    .din1(select_ln112_1_reg_3189_pp0_iter18_reg),
    .ce(1'b1),
    .dout(grp_fu_2566_p2)
);

master_fix_mul_mul_16s_17ns_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 34 ))
mul_mul_16s_17ns_34_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_fu_256),
    .din1(grp_fu_2683_p1),
    .ce(1'b1),
    .dout(grp_fu_2683_p2)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter16_stage0)) begin
            ap_enable_reg_pp0_iter17 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((trunc_ln9_reg_2903_pp0_iter15_reg == 2'd2) & (icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter17_cmp10017_reg_587 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_cmp10017_reg_587 <= ap_phi_reg_pp0_iter16_cmp10017_reg_587;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(trunc_ln9_fu_709_p1 == 2'd0) & ~(trunc_ln9_fu_709_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln50_fu_782_p2 == 1'd0) & (trunc_ln9_fu_709_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln50_fu_782_p2 == 1'd1) & (trunc_ln9_fu_709_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_cmp10017_reg_587 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_cmp10017_reg_587 <= ap_phi_reg_pp0_iter1_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (icmp_ln50_reg_2914_pp0_iter21_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter21_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        aux_V_fu_184 <= 36'd0;
    end else if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aux_V_fu_184 <= aux_V_5_fu_2670_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            d_fu_192 <= 16'd65535;
        end else if ((1'b1 == ap_condition_2732)) begin
            d_fu_192 <= sext_ln51_1_fu_953_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_256 <= 16'd65535;
        end else if ((1'b1 == ap_condition_2742)) begin
            i_fu_256 <= 16'd0;
        end else if ((1'b1 == ap_condition_2737)) begin
            i_fu_256 <= sext_ln41_1_fu_778_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            id_fu_180 <= 12'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_fu_694_p2 == 1'd0))) begin
            id_fu_180 <= id_4_fu_700_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_176 <= 12'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_fu_694_p2 == 1'd0))) begin
            j_fu_176 <= select_ln77_fu_813_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_0_1_fu_252 <= tmp1_V_0_0_reload;
        end else if ((1'b1 == ap_condition_2757)) begin
            tmp1_V_0_1_fu_252 <= tmp1_V_0_fu_248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_0_fu_248 <= tmp1_V_11_11_reload;
        end else if ((1'b1 == ap_condition_2757)) begin
            tmp1_V_0_fu_248 <= tmp1_V_3_fu_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_1_1_fu_268 <= tmp1_V_1_0_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_1_1_fu_268 <= tmp1_V_1_fu_264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_1_fu_264 <= tmp1_V_4_0_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_1_fu_264 <= tmp1_V_4_fu_260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_2_1_fu_280 <= tmp1_V_2_0_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_2_1_fu_280 <= tmp1_V_2_fu_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_2_fu_276 <= tmp1_V_5_0_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_2_fu_276 <= tmp1_V_5_fu_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_3_fu_244 <= tmp1_V_11_9_reload;
        end else if ((1'b1 == ap_condition_2757)) begin
            tmp1_V_3_fu_244 <= tmp1_V_6_fu_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_4_fu_260 <= tmp1_V_11_6_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_4_fu_260 <= tmp1_V_7_fu_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_5_fu_272 <= tmp1_V_11_4_reload;
        end else if ((1'b1 == ap_condition_2760)) begin
            tmp1_V_5_fu_272 <= tmp1_V_8_fu_288;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_6_fu_292 <= tmp1_V_9;
        end else if (((icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            tmp1_V_6_fu_292 <= tmp1_V_11_34_fu_1442_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_7_fu_284 <= tmp1_V_10_0_reload;
        end else if (((icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            tmp1_V_7_fu_284 <= tmp1_V_11_32_fu_1434_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp1_V_8_fu_288 <= tmp1_V_11_0_reload;
        end else if (((icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            tmp1_V_8_fu_288 <= tmp1_V_11_30_fu_1418_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_2899_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln125_reg_2975 <= add_ln125_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln125_reg_2975_pp0_iter10_reg <= add_ln125_reg_2975_pp0_iter9_reg;
        add_ln125_reg_2975_pp0_iter11_reg <= add_ln125_reg_2975_pp0_iter10_reg;
        add_ln125_reg_2975_pp0_iter12_reg <= add_ln125_reg_2975_pp0_iter11_reg;
        add_ln125_reg_2975_pp0_iter13_reg <= add_ln125_reg_2975_pp0_iter12_reg;
        add_ln125_reg_2975_pp0_iter14_reg <= add_ln125_reg_2975_pp0_iter13_reg;
        add_ln125_reg_2975_pp0_iter15_reg <= add_ln125_reg_2975_pp0_iter14_reg;
        add_ln125_reg_2975_pp0_iter16_reg <= add_ln125_reg_2975_pp0_iter15_reg;
        add_ln125_reg_2975_pp0_iter17_reg <= add_ln125_reg_2975_pp0_iter16_reg;
        add_ln125_reg_2975_pp0_iter18_reg <= add_ln125_reg_2975_pp0_iter17_reg;
        add_ln125_reg_2975_pp0_iter19_reg <= add_ln125_reg_2975_pp0_iter18_reg;
        add_ln125_reg_2975_pp0_iter20_reg <= add_ln125_reg_2975_pp0_iter19_reg;
        add_ln125_reg_2975_pp0_iter21_reg <= add_ln125_reg_2975_pp0_iter20_reg;
        add_ln125_reg_2975_pp0_iter22_reg <= add_ln125_reg_2975_pp0_iter21_reg;
        add_ln125_reg_2975_pp0_iter7_reg <= add_ln125_reg_2975;
        add_ln125_reg_2975_pp0_iter8_reg <= add_ln125_reg_2975_pp0_iter7_reg;
        add_ln125_reg_2975_pp0_iter9_reg <= add_ln125_reg_2975_pp0_iter8_reg;
        add_ln712_1_reg_3409 <= add_ln712_1_fu_2607_p2;
        add_ln712_2_reg_3394 <= add_ln712_2_fu_2575_p2;
        add_ln712_4_reg_3414 <= add_ln712_4_fu_2616_p2;
        add_ln712_6_reg_3399 <= add_ln712_6_fu_2584_p2;
        add_ln712_6_reg_3399_pp0_iter21_reg <= add_ln712_6_reg_3399;
        add_ln712_9_reg_3404 <= add_ln712_9_fu_2597_p2;
        add_ln712_9_reg_3404_pp0_iter21_reg <= add_ln712_9_reg_3404;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        d_4_reg_2960_pp0_iter10_reg <= d_4_reg_2960_pp0_iter9_reg;
        d_4_reg_2960_pp0_iter11_reg <= d_4_reg_2960_pp0_iter10_reg;
        d_4_reg_2960_pp0_iter12_reg <= d_4_reg_2960_pp0_iter11_reg;
        d_4_reg_2960_pp0_iter13_reg <= d_4_reg_2960_pp0_iter12_reg;
        d_4_reg_2960_pp0_iter14_reg <= d_4_reg_2960_pp0_iter13_reg;
        d_4_reg_2960_pp0_iter15_reg <= d_4_reg_2960_pp0_iter14_reg;
        d_4_reg_2960_pp0_iter6_reg <= d_4_reg_2960;
        d_4_reg_2960_pp0_iter7_reg <= d_4_reg_2960_pp0_iter6_reg;
        d_4_reg_2960_pp0_iter8_reg <= d_4_reg_2960_pp0_iter7_reg;
        d_4_reg_2960_pp0_iter9_reg <= d_4_reg_2960_pp0_iter8_reg;
        firstBias_f_V_load_reg_3149_pp0_iter18_reg <= firstBias_f_V_load_reg_3149;
        icmp_ln109_reg_2943_pp0_iter10_reg <= icmp_ln109_reg_2943_pp0_iter9_reg;
        icmp_ln109_reg_2943_pp0_iter11_reg <= icmp_ln109_reg_2943_pp0_iter10_reg;
        icmp_ln109_reg_2943_pp0_iter12_reg <= icmp_ln109_reg_2943_pp0_iter11_reg;
        icmp_ln109_reg_2943_pp0_iter13_reg <= icmp_ln109_reg_2943_pp0_iter12_reg;
        icmp_ln109_reg_2943_pp0_iter14_reg <= icmp_ln109_reg_2943_pp0_iter13_reg;
        icmp_ln109_reg_2943_pp0_iter15_reg <= icmp_ln109_reg_2943_pp0_iter14_reg;
        icmp_ln109_reg_2943_pp0_iter16_reg <= icmp_ln109_reg_2943_pp0_iter15_reg;
        icmp_ln109_reg_2943_pp0_iter3_reg <= icmp_ln109_reg_2943;
        icmp_ln109_reg_2943_pp0_iter4_reg <= icmp_ln109_reg_2943_pp0_iter3_reg;
        icmp_ln109_reg_2943_pp0_iter5_reg <= icmp_ln109_reg_2943_pp0_iter4_reg;
        icmp_ln109_reg_2943_pp0_iter6_reg <= icmp_ln109_reg_2943_pp0_iter5_reg;
        icmp_ln109_reg_2943_pp0_iter7_reg <= icmp_ln109_reg_2943_pp0_iter6_reg;
        icmp_ln109_reg_2943_pp0_iter8_reg <= icmp_ln109_reg_2943_pp0_iter7_reg;
        icmp_ln109_reg_2943_pp0_iter9_reg <= icmp_ln109_reg_2943_pp0_iter8_reg;
        icmp_ln127_reg_3425 <= icmp_ln127_fu_2639_p2;
        icmp_ln37_reg_2899_pp0_iter10_reg <= icmp_ln37_reg_2899_pp0_iter9_reg;
        icmp_ln37_reg_2899_pp0_iter11_reg <= icmp_ln37_reg_2899_pp0_iter10_reg;
        icmp_ln37_reg_2899_pp0_iter12_reg <= icmp_ln37_reg_2899_pp0_iter11_reg;
        icmp_ln37_reg_2899_pp0_iter13_reg <= icmp_ln37_reg_2899_pp0_iter12_reg;
        icmp_ln37_reg_2899_pp0_iter14_reg <= icmp_ln37_reg_2899_pp0_iter13_reg;
        icmp_ln37_reg_2899_pp0_iter15_reg <= icmp_ln37_reg_2899_pp0_iter14_reg;
        icmp_ln37_reg_2899_pp0_iter16_reg <= icmp_ln37_reg_2899_pp0_iter15_reg;
        icmp_ln37_reg_2899_pp0_iter17_reg <= icmp_ln37_reg_2899_pp0_iter16_reg;
        icmp_ln37_reg_2899_pp0_iter18_reg <= icmp_ln37_reg_2899_pp0_iter17_reg;
        icmp_ln37_reg_2899_pp0_iter19_reg <= icmp_ln37_reg_2899_pp0_iter18_reg;
        icmp_ln37_reg_2899_pp0_iter20_reg <= icmp_ln37_reg_2899_pp0_iter19_reg;
        icmp_ln37_reg_2899_pp0_iter21_reg <= icmp_ln37_reg_2899_pp0_iter20_reg;
        icmp_ln37_reg_2899_pp0_iter2_reg <= icmp_ln37_reg_2899;
        icmp_ln37_reg_2899_pp0_iter3_reg <= icmp_ln37_reg_2899_pp0_iter2_reg;
        icmp_ln37_reg_2899_pp0_iter4_reg <= icmp_ln37_reg_2899_pp0_iter3_reg;
        icmp_ln37_reg_2899_pp0_iter5_reg <= icmp_ln37_reg_2899_pp0_iter4_reg;
        icmp_ln37_reg_2899_pp0_iter6_reg <= icmp_ln37_reg_2899_pp0_iter5_reg;
        icmp_ln37_reg_2899_pp0_iter7_reg <= icmp_ln37_reg_2899_pp0_iter6_reg;
        icmp_ln37_reg_2899_pp0_iter8_reg <= icmp_ln37_reg_2899_pp0_iter7_reg;
        icmp_ln37_reg_2899_pp0_iter9_reg <= icmp_ln37_reg_2899_pp0_iter8_reg;
        icmp_ln50_reg_2914_pp0_iter10_reg <= icmp_ln50_reg_2914_pp0_iter9_reg;
        icmp_ln50_reg_2914_pp0_iter11_reg <= icmp_ln50_reg_2914_pp0_iter10_reg;
        icmp_ln50_reg_2914_pp0_iter12_reg <= icmp_ln50_reg_2914_pp0_iter11_reg;
        icmp_ln50_reg_2914_pp0_iter13_reg <= icmp_ln50_reg_2914_pp0_iter12_reg;
        icmp_ln50_reg_2914_pp0_iter14_reg <= icmp_ln50_reg_2914_pp0_iter13_reg;
        icmp_ln50_reg_2914_pp0_iter15_reg <= icmp_ln50_reg_2914_pp0_iter14_reg;
        icmp_ln50_reg_2914_pp0_iter16_reg <= icmp_ln50_reg_2914_pp0_iter15_reg;
        icmp_ln50_reg_2914_pp0_iter17_reg <= icmp_ln50_reg_2914_pp0_iter16_reg;
        icmp_ln50_reg_2914_pp0_iter18_reg <= icmp_ln50_reg_2914_pp0_iter17_reg;
        icmp_ln50_reg_2914_pp0_iter19_reg <= icmp_ln50_reg_2914_pp0_iter18_reg;
        icmp_ln50_reg_2914_pp0_iter20_reg <= icmp_ln50_reg_2914_pp0_iter19_reg;
        icmp_ln50_reg_2914_pp0_iter21_reg <= icmp_ln50_reg_2914_pp0_iter20_reg;
        icmp_ln50_reg_2914_pp0_iter2_reg <= icmp_ln50_reg_2914;
        icmp_ln50_reg_2914_pp0_iter3_reg <= icmp_ln50_reg_2914_pp0_iter2_reg;
        icmp_ln50_reg_2914_pp0_iter4_reg <= icmp_ln50_reg_2914_pp0_iter3_reg;
        icmp_ln50_reg_2914_pp0_iter5_reg <= icmp_ln50_reg_2914_pp0_iter4_reg;
        icmp_ln50_reg_2914_pp0_iter6_reg <= icmp_ln50_reg_2914_pp0_iter5_reg;
        icmp_ln50_reg_2914_pp0_iter7_reg <= icmp_ln50_reg_2914_pp0_iter6_reg;
        icmp_ln50_reg_2914_pp0_iter8_reg <= icmp_ln50_reg_2914_pp0_iter7_reg;
        icmp_ln50_reg_2914_pp0_iter9_reg <= icmp_ln50_reg_2914_pp0_iter8_reg;
        icmp_ln78_1_reg_3005_pp0_iter15_reg <= icmp_ln78_1_reg_3005;
        icmp_ln78_4_reg_2996_pp0_iter15_reg <= icmp_ln78_4_reg_2996;
        icmp_ln78_4_reg_2996_pp0_iter16_reg <= icmp_ln78_4_reg_2996_pp0_iter15_reg;
        icmp_ln78_reg_2980_pp0_iter15_reg <= icmp_ln78_reg_2980;
        icmp_ln78_reg_2980_pp0_iter16_reg <= icmp_ln78_reg_2980_pp0_iter15_reg;
        icmp_ln79_reg_3016_pp0_iter15_reg <= icmp_ln79_reg_3016;
        icmp_ln84_reg_2930_pp0_iter10_reg <= icmp_ln84_reg_2930_pp0_iter9_reg;
        icmp_ln84_reg_2930_pp0_iter11_reg <= icmp_ln84_reg_2930_pp0_iter10_reg;
        icmp_ln84_reg_2930_pp0_iter12_reg <= icmp_ln84_reg_2930_pp0_iter11_reg;
        icmp_ln84_reg_2930_pp0_iter13_reg <= icmp_ln84_reg_2930_pp0_iter12_reg;
        icmp_ln84_reg_2930_pp0_iter14_reg <= icmp_ln84_reg_2930_pp0_iter13_reg;
        icmp_ln84_reg_2930_pp0_iter15_reg <= icmp_ln84_reg_2930_pp0_iter14_reg;
        icmp_ln84_reg_2930_pp0_iter16_reg <= icmp_ln84_reg_2930_pp0_iter15_reg;
        icmp_ln84_reg_2930_pp0_iter3_reg <= icmp_ln84_reg_2930;
        icmp_ln84_reg_2930_pp0_iter4_reg <= icmp_ln84_reg_2930_pp0_iter3_reg;
        icmp_ln84_reg_2930_pp0_iter5_reg <= icmp_ln84_reg_2930_pp0_iter4_reg;
        icmp_ln84_reg_2930_pp0_iter6_reg <= icmp_ln84_reg_2930_pp0_iter5_reg;
        icmp_ln84_reg_2930_pp0_iter7_reg <= icmp_ln84_reg_2930_pp0_iter6_reg;
        icmp_ln84_reg_2930_pp0_iter8_reg <= icmp_ln84_reg_2930_pp0_iter7_reg;
        icmp_ln84_reg_2930_pp0_iter9_reg <= icmp_ln84_reg_2930_pp0_iter8_reg;
        mul_ln712_10_reg_3379 <= grp_fu_2537_p2;
        mul_ln712_11_reg_3384 <= grp_fu_2546_p2;
        mul_ln712_1_reg_3334 <= grp_fu_2465_p2;
        mul_ln712_2_reg_3339 <= grp_fu_2474_p2;
        mul_ln712_3_reg_3344 <= grp_fu_2483_p2;
        mul_ln712_4_reg_3349 <= grp_fu_2492_p2;
        mul_ln712_5_reg_3354 <= grp_fu_2501_p2;
        mul_ln712_6_reg_3359 <= grp_fu_2510_p2;
        mul_ln712_7_reg_3364 <= grp_fu_2519_p2;
        mul_ln712_8_reg_3369 <= grp_fu_2528_p2;
        mul_ln712_9_reg_3389 <= grp_fu_2566_p2;
        mul_ln712_reg_3329 <= grp_fu_2456_p2;
        num_V_2_reg_3419 <= num_V_2_fu_2630_p2;
        select_ln112_11_reg_3209 <= select_ln112_11_fu_2404_p3;
        select_ln112_1_reg_3189 <= select_ln112_1_fu_2261_p3;
        select_ln112_1_reg_3189_pp0_iter18_reg <= select_ln112_1_reg_3189;
        select_ln112_2_reg_3194 <= select_ln112_2_fu_2293_p3;
        select_ln112_5_reg_3199 <= select_ln112_5_fu_2340_p3;
        select_ln112_8_reg_3204 <= select_ln112_8_fu_2372_p3;
        select_ln112_reg_3184 <= select_ln112_fu_2229_p3;
        select_ln86_reg_3159 <= select_ln86_fu_1630_p3;
        select_ln96_2_reg_3169 <= select_ln96_2_fu_1903_p3;
        select_ln96_4_reg_3174 <= select_ln96_4_fu_1959_p3;
        select_ln96_8_reg_3179 <= select_ln96_8_fu_2031_p3;
        select_ln96_reg_3164 <= select_ln96_fu_1833_p3;
        sext_ln78_reg_2924_pp0_iter10_reg <= sext_ln78_reg_2924_pp0_iter9_reg;
        sext_ln78_reg_2924_pp0_iter11_reg <= sext_ln78_reg_2924_pp0_iter10_reg;
        sext_ln78_reg_2924_pp0_iter12_reg <= sext_ln78_reg_2924_pp0_iter11_reg;
        sext_ln78_reg_2924_pp0_iter13_reg <= sext_ln78_reg_2924_pp0_iter12_reg;
        sext_ln78_reg_2924_pp0_iter3_reg <= sext_ln78_reg_2924;
        sext_ln78_reg_2924_pp0_iter4_reg <= sext_ln78_reg_2924_pp0_iter3_reg;
        sext_ln78_reg_2924_pp0_iter5_reg <= sext_ln78_reg_2924_pp0_iter4_reg;
        sext_ln78_reg_2924_pp0_iter6_reg <= sext_ln78_reg_2924_pp0_iter5_reg;
        sext_ln78_reg_2924_pp0_iter7_reg <= sext_ln78_reg_2924_pp0_iter6_reg;
        sext_ln78_reg_2924_pp0_iter8_reg <= sext_ln78_reg_2924_pp0_iter7_reg;
        sext_ln78_reg_2924_pp0_iter9_reg <= sext_ln78_reg_2924_pp0_iter8_reg;
        t_reg_2990_pp0_iter15_reg <= t_reg_2990;
        tmp1_V_11_36_reg_3154 <= tmp1_V_11_36_fu_1609_p3;
        tmp_568_reg_2954_pp0_iter3_reg <= tmp_568_reg_2954;
        tmp_568_reg_2954_pp0_iter4_reg <= tmp_568_reg_2954_pp0_iter3_reg;
        tmp_568_reg_2954_pp0_iter5_reg <= tmp_568_reg_2954_pp0_iter4_reg;
        trunc_ln78_reg_2918_pp0_iter10_reg <= trunc_ln78_reg_2918_pp0_iter9_reg;
        trunc_ln78_reg_2918_pp0_iter11_reg <= trunc_ln78_reg_2918_pp0_iter10_reg;
        trunc_ln78_reg_2918_pp0_iter12_reg <= trunc_ln78_reg_2918_pp0_iter11_reg;
        trunc_ln78_reg_2918_pp0_iter13_reg <= trunc_ln78_reg_2918_pp0_iter12_reg;
        trunc_ln78_reg_2918_pp0_iter3_reg <= trunc_ln78_reg_2918;
        trunc_ln78_reg_2918_pp0_iter4_reg <= trunc_ln78_reg_2918_pp0_iter3_reg;
        trunc_ln78_reg_2918_pp0_iter5_reg <= trunc_ln78_reg_2918_pp0_iter4_reg;
        trunc_ln78_reg_2918_pp0_iter6_reg <= trunc_ln78_reg_2918_pp0_iter5_reg;
        trunc_ln78_reg_2918_pp0_iter7_reg <= trunc_ln78_reg_2918_pp0_iter6_reg;
        trunc_ln78_reg_2918_pp0_iter8_reg <= trunc_ln78_reg_2918_pp0_iter7_reg;
        trunc_ln78_reg_2918_pp0_iter9_reg <= trunc_ln78_reg_2918_pp0_iter8_reg;
        trunc_ln9_reg_2903_pp0_iter10_reg <= trunc_ln9_reg_2903_pp0_iter9_reg;
        trunc_ln9_reg_2903_pp0_iter11_reg <= trunc_ln9_reg_2903_pp0_iter10_reg;
        trunc_ln9_reg_2903_pp0_iter12_reg <= trunc_ln9_reg_2903_pp0_iter11_reg;
        trunc_ln9_reg_2903_pp0_iter13_reg <= trunc_ln9_reg_2903_pp0_iter12_reg;
        trunc_ln9_reg_2903_pp0_iter14_reg <= trunc_ln9_reg_2903_pp0_iter13_reg;
        trunc_ln9_reg_2903_pp0_iter15_reg <= trunc_ln9_reg_2903_pp0_iter14_reg;
        trunc_ln9_reg_2903_pp0_iter16_reg <= trunc_ln9_reg_2903_pp0_iter15_reg;
        trunc_ln9_reg_2903_pp0_iter17_reg <= trunc_ln9_reg_2903_pp0_iter16_reg;
        trunc_ln9_reg_2903_pp0_iter18_reg <= trunc_ln9_reg_2903_pp0_iter17_reg;
        trunc_ln9_reg_2903_pp0_iter19_reg <= trunc_ln9_reg_2903_pp0_iter18_reg;
        trunc_ln9_reg_2903_pp0_iter20_reg <= trunc_ln9_reg_2903_pp0_iter19_reg;
        trunc_ln9_reg_2903_pp0_iter21_reg <= trunc_ln9_reg_2903_pp0_iter20_reg;
        trunc_ln9_reg_2903_pp0_iter2_reg <= trunc_ln9_reg_2903;
        trunc_ln9_reg_2903_pp0_iter3_reg <= trunc_ln9_reg_2903_pp0_iter2_reg;
        trunc_ln9_reg_2903_pp0_iter4_reg <= trunc_ln9_reg_2903_pp0_iter3_reg;
        trunc_ln9_reg_2903_pp0_iter5_reg <= trunc_ln9_reg_2903_pp0_iter4_reg;
        trunc_ln9_reg_2903_pp0_iter6_reg <= trunc_ln9_reg_2903_pp0_iter5_reg;
        trunc_ln9_reg_2903_pp0_iter7_reg <= trunc_ln9_reg_2903_pp0_iter6_reg;
        trunc_ln9_reg_2903_pp0_iter8_reg <= trunc_ln9_reg_2903_pp0_iter7_reg;
        trunc_ln9_reg_2903_pp0_iter9_reg <= trunc_ln9_reg_2903_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_2899_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln80_1_reg_3027 <= add_ln80_1_fu_1184_p2;
        icmp_ln78_1_reg_3005 <= icmp_ln78_1_fu_1074_p2;
        icmp_ln78_4_reg_2996 <= icmp_ln78_4_fu_1068_p2;
        icmp_ln78_reg_2980 <= icmp_ln78_fu_1034_p2;
        icmp_ln79_reg_3016 <= icmp_ln79_fu_1127_p2;
        newSecond78_reg_3011 <= newSecond78_fu_1106_p2;
        newSecond80_reg_3022 <= newSecond80_fu_1155_p2;
        newSecond_reg_3032 <= newSecond_fu_1213_p2;
        t_reg_2990 <= t_fu_1045_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln37_reg_2899 <= icmp_ln37_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_cmp10017_reg_587 <= ap_phi_reg_pp0_iter9_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_cmp10017_reg_587 <= ap_phi_reg_pp0_iter10_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_cmp10017_reg_587 <= ap_phi_reg_pp0_iter11_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_cmp10017_reg_587 <= ap_phi_reg_pp0_iter12_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_cmp10017_reg_587 <= ap_phi_reg_pp0_iter13_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_cmp10017_reg_587 <= ap_phi_reg_pp0_iter14_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_cmp10017_reg_587 <= ap_phi_reg_pp0_iter15_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_cmp10017_reg_587 <= ap_phi_reg_pp0_iter17_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_cmp10017_reg_587 <= ap_phi_reg_pp0_iter18_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_cmp10017_reg_587 <= ap_phi_reg_pp0_iter0_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_cmp10017_reg_587 <= ap_phi_reg_pp0_iter19_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_cmp10017_reg_587 <= ap_phi_reg_pp0_iter20_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_cmp10017_reg_587 <= ap_phi_reg_pp0_iter21_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_cmp10017_reg_587 <= ap_phi_reg_pp0_iter22_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_cmp10017_reg_587 <= ap_phi_reg_pp0_iter2_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_cmp10017_reg_587 <= ap_phi_reg_pp0_iter3_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_cmp10017_reg_587 <= ap_phi_reg_pp0_iter4_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_cmp10017_reg_587 <= ap_phi_reg_pp0_iter5_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_cmp10017_reg_587 <= ap_phi_reg_pp0_iter6_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_cmp10017_reg_587 <= ap_phi_reg_pp0_iter7_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_cmp10017_reg_587 <= ap_phi_reg_pp0_iter8_cmp10017_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2914_pp0_iter18_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter18_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter18_reg == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_fu_188 <= sext_ln65_fu_2552_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2914_pp0_iter4_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter4_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_4_reg_2960 <= d_4_fu_945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2914_pp0_iter16_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter16_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_36_fu_200 <= sext_ln62_2_fu_1473_p1;
        empty_37_fu_204 <= sext_ln62_3_fu_1477_p1;
        empty_38_fu_208 <= sext_ln62_4_fu_1481_p1;
        empty_39_fu_212 <= sext_ln62_5_fu_1485_p1;
        empty_40_fu_216 <= sext_ln62_6_fu_1489_p1;
        empty_41_fu_220 <= sext_ln62_7_fu_1493_p1;
        empty_42_fu_224 <= sext_ln62_8_fu_1497_p1;
        empty_44_fu_232 <= sext_ln62_10_fu_1501_p1;
        empty_45_fu_236 <= sext_ln63_fu_1505_p1;
        empty_46_fu_240 <= sext_ln62_fu_1465_p1;
        empty_fu_196 <= sext_ln62_1_fu_1469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2914_pp0_iter17_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter17_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_43_fu_228 <= sext_ln62_9_fu_2412_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2914_pp0_iter16_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter16_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstBias_f_V_load_reg_3149 <= firstBias_f_V_q0;
        firstKernel_f_V_3_0_load_reg_3144 <= firstKernel_f_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_2899 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln109_reg_2943 <= icmp_ln109_fu_864_p2;
        icmp_ln84_reg_2930 <= icmp_ln84_fu_842_p2;
        sext_ln78_reg_2924 <= sext_ln78_fu_838_p1;
        tmp_568_reg_2954 <= tmp_568_fu_874_p1[32'd15];
        trunc_ln78_reg_2918 <= trunc_ln78_fu_834_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln9_fu_709_p1 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln50_reg_2914 <= icmp_ln50_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_568_reg_2954_pp0_iter4_reg == 1'd1) & (icmp_ln37_reg_2899_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln125_1_reg_2970 <= sub_ln125_1_fu_997_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp1_V_11_30_reg_3122 <= tmp1_V_11_30_fu_1418_p3;
        tmp1_V_11_32_reg_3129 <= tmp1_V_11_32_fu_1434_p3;
        tmp1_V_11_34_reg_3136 <= tmp1_V_11_34_fu_1442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_2899_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_570_reg_2965 <= {{grp_fu_2683_p2[23:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln9_reg_2903 <= trunc_ln9_fu_709_p1;
    end
end

always @ (*) begin
    if (((icmp_ln37_reg_2899_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter16_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter16_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_694_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstBias_f_V_ce0 = 1'b1;
    end else begin
        firstBias_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_0_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_0_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_0_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_1_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_1_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_1_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_2_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_2_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_2_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_3_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_3_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstKernel_f_V_3_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1504)) begin
            input_r_address0 = zext_ln81_1_fu_1231_p1;
        end else if ((1'b1 == ap_condition_1500)) begin
            input_r_address0 = zext_ln80_1_fu_1227_p1;
        end else if ((1'b1 == ap_condition_1494)) begin
            input_r_address0 = zext_ln79_fu_1223_p1;
        end else if ((1'b1 == ap_condition_1484)) begin
            input_r_address0 = zext_ln78_1_fu_1219_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd0)) | ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd1) & (icmp_ln78_1_reg_3005 == 1'd0)))) | ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_reg_3016 == 1'd0) & (icmp_ln78_1_reg_3005 == 1'd0)) | ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_reg_3016 == 1'd0) & (icmp_ln78_1_reg_3005 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd0)) | ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln78_1_reg_3005 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd1)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_0_ce0 = 1'b1;
    end else begin
        out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_0_we0 = 1'b1;
    end else begin
        out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_848_p2 = ($signed(sext_ln78_fu_838_p1) + $signed(17'd1));

assign add_ln125_fu_1023_p2 = (tmp_19_fu_1011_p3 + trunc_ln125_1_fu_1019_p1);

assign add_ln41_fu_724_p2 = ($signed(sext_ln41_fu_716_p1) + $signed(17'd1));

assign add_ln51_fu_899_p2 = ($signed(sext_ln51_fu_891_p1) + $signed(17'd1));

assign add_ln712_10_fu_2626_p2 = (add_ln712_9_reg_3404_pp0_iter21_reg + add_ln712_6_reg_3399_pp0_iter21_reg);

assign add_ln712_1_fu_2607_p2 = (add_ln712_fu_2603_p2 + mul_ln712_8_reg_3369);

assign add_ln712_2_fu_2575_p2 = (mul_ln712_3_reg_3344 + mul_ln712_11_reg_3384);

assign add_ln712_3_fu_2612_p2 = (add_ln712_2_reg_3394 + mul_ln712_9_reg_3389);

assign add_ln712_4_fu_2616_p2 = (add_ln712_1_reg_3409 + add_ln712_3_fu_2612_p2);

assign add_ln712_5_fu_2579_p2 = (mul_ln712_2_reg_3339 + b_fu_188);

assign add_ln712_6_fu_2584_p2 = (add_ln712_5_fu_2579_p2 + mul_ln712_4_reg_3349);

assign add_ln712_7_fu_2589_p2 = (mul_ln712_reg_3329 + mul_ln712_5_reg_3354);

assign add_ln712_8_fu_2593_p2 = (mul_ln712_1_reg_3334 + mul_ln712_7_reg_3364);

assign add_ln712_9_fu_2597_p2 = (add_ln712_8_fu_2593_p2 + add_ln712_7_fu_2589_p2);

assign add_ln712_fu_2603_p2 = (mul_ln712_10_reg_3379 + mul_ln712_6_reg_3359);

assign add_ln77_1_fu_801_p2 = (j_fu_176 + 12'd1);

assign add_ln77_fu_1029_p2 = (trunc_ln9_reg_2903_pp0_iter13_reg + 2'd1);

assign add_ln78_fu_1053_p2 = ($signed(sext_ln78_reg_2924_pp0_iter13_reg) + $signed(17'd2));

assign add_ln79_fu_1112_p2 = ($signed(sext_ln78_reg_2924_pp0_iter13_reg) + $signed(17'd3));

assign add_ln80_1_fu_1184_p2 = (sub_ln80_fu_1178_p2 + zext_ln78_fu_1080_p1);

assign add_ln80_fu_1161_p2 = (trunc_ln78_reg_2918_pp0_iter13_reg + 7'd2);

assign add_ln81_fu_1190_p2 = (trunc_ln78_reg_2918_pp0_iter13_reg + 7'd3);

assign and_ln105_1_fu_2159_p2 = (xor_ln90_fu_1841_p2 & icmp_ln78_4_reg_2996_pp0_iter16_reg);

assign and_ln105_fu_2147_p2 = (icmp_ln78_reg_2980_pp0_iter16_reg & icmp_ln78_4_reg_2996_pp0_iter16_reg);

assign and_ln109_fu_2189_p2 = (xor_ln78_1_fu_2184_p2 & icmp_ln109_reg_2943_pp0_iter16_reg);

assign and_ln112_1_fu_2200_p2 = (icmp_ln78_reg_2980_pp0_iter16_reg & and_ln109_fu_2189_p2);

assign and_ln112_2_fu_2205_p2 = (icmp_ln83_1_fu_1604_p2 & and_ln112_1_fu_2200_p2);

assign and_ln112_3_fu_2211_p2 = (icmp_ln83_fu_1591_p2 & and_ln112_1_fu_2200_p2);

assign and_ln112_fu_2194_p2 = (xor_ln90_fu_1841_p2 & and_ln109_fu_2189_p2);

assign and_ln127_fu_2665_p2 = (icmp_ln127_reg_3425 & ap_phi_reg_pp0_iter23_cmp10017_reg_587);

assign and_ln78_1_fu_1349_p2 = (xor_ln79_fu_1343_p2 & icmp_ln78_1_reg_3005_pp0_iter15_reg);

assign and_ln78_fu_1323_p2 = (icmp_ln78_4_reg_2996_pp0_iter15_reg & icmp_ln78_1_reg_3005_pp0_iter15_reg);

assign and_ln79_fu_1333_p2 = (xor_ln78_fu_1327_p2 & icmp_ln79_reg_3016_pp0_iter15_reg);

assign and_ln90_1_fu_1846_p2 = (xor_ln90_fu_1841_p2 & icmp_ln84_reg_2930_pp0_iter16_reg);

assign and_ln90_fu_1685_p2 = (icmp_ln84_reg_2930_pp0_iter16_reg & icmp_ln78_reg_2980_pp0_iter16_reg);

assign and_ln92_1_fu_1713_p2 = (icmp_ln92_2_fu_1701_p2 & and_ln90_fu_1685_p2);

assign and_ln92_2_fu_1719_p2 = (and_ln92_fu_1707_p2 & and_ln92_1_fu_1713_p2);

assign and_ln92_3_fu_1739_p2 = (icmp_ln92_3_fu_1733_p2 & and_ln90_fu_1685_p2);

assign and_ln92_4_fu_1759_p2 = (icmp_ln92_4_fu_1753_p2 & and_ln90_fu_1685_p2);

assign and_ln92_5_fu_1779_p2 = (icmp_ln92_5_fu_1773_p2 & and_ln90_fu_1685_p2);

assign and_ln92_fu_1707_p2 = (icmp_ln92_fu_1689_p2 & icmp_ln92_1_fu_1695_p2);

assign and_ln96_1_fu_1803_p2 = (icmp_ln92_3_fu_1733_p2 & and_ln96_fu_1798_p2);

assign and_ln96_2_fu_1809_p2 = (icmp_ln92_4_fu_1753_p2 & and_ln96_fu_1798_p2);

assign and_ln96_3_fu_1815_p2 = (icmp_ln92_5_fu_1773_p2 & and_ln96_fu_1798_p2);

assign and_ln96_fu_1798_p2 = (xor_ln84_fu_1793_p2 & icmp_ln78_reg_2980_pp0_iter16_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1484 = ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln78_1_reg_3005 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd1));
end

always @ (*) begin
    ap_condition_1494 = (((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd0)) | ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd1) & (icmp_ln78_1_reg_3005 == 1'd0)));
end

always @ (*) begin
    ap_condition_1500 = ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd0) & (icmp_ln78_1_reg_3005 == 1'd1) & (icmp_ln78_4_reg_2996 == 1'd0));
end

always @ (*) begin
    ap_condition_1504 = ((icmp_ln37_reg_2899_pp0_iter14_reg == 1'd0) & (icmp_ln79_reg_3016 == 1'd0) & (icmp_ln78_1_reg_3005 == 1'd0));
end

always @ (*) begin
    ap_condition_2732 = ((icmp_ln50_reg_2914_pp0_iter4_reg == 1'd1) & (trunc_ln9_reg_2903_pp0_iter4_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_2737 = ((icmp_ln50_fu_782_p2 == 1'd0) & (trunc_ln9_fu_709_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_fu_694_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2742 = ((icmp_ln50_fu_782_p2 == 1'd1) & (trunc_ln9_fu_709_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_fu_694_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2757 = ((trunc_ln9_reg_2903_pp0_iter15_reg == 2'd2) & (icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1));
end

always @ (*) begin
    ap_condition_2760 = ((trunc_ln9_reg_2903_pp0_iter15_reg == 2'd0) & (icmp_ln37_reg_2899_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_cmp10017_reg_587 = 'bx;

assign aux_V_4_fu_2653_p3 = ((icmp_ln1548_fu_2648_p2[0:0] == 1'b1) ? num_V_2_reg_3419 : aux_V_fu_184);

assign aux_V_5_fu_2670_p3 = ((and_ln127_fu_2665_p2[0:0] == 1'b1) ? 36'd0 : aux_V_4_fu_2653_p3);

assign d_4_fu_945_p3 = ((tmp_564_fu_905_p3[0:0] == 1'b1) ? sub_ln51_fu_931_p2 : tmp_16_fu_937_p3);

assign firstBias_f_V_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_0_0_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_0_1_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_0_2_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_1_0_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_1_1_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_1_2_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_2_0_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_2_1_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_2_2_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_3_0_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_3_1_address0 = idxprom88_fu_1307_p1;

assign firstKernel_f_V_3_2_address0 = idxprom88_fu_1307_p1;

assign grp_fu_2683_p1 = 34'd87382;

assign grp_fu_882_p1 = 17'd3;

assign i_5_fu_770_p3 = ((tmp_563_fu_730_p3[0:0] == 1'b1) ? sub_ln41_fu_756_p2 : tmp_s_fu_762_p3);

assign icmp_ln109_fu_864_p2 = (($signed(tmp_567_fu_854_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_2639_p2 = ((trunc_ln127_fu_2635_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1548_fu_2648_p2 = (($signed(aux_V_fu_184) < $signed(num_V_2_reg_3419)) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_694_p2 = ((id_fu_180 == 12'd3072) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_782_p2 = ((i_5_fu_770_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_807_p2 = ((add_ln77_1_fu_801_p2 < 12'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_1_fu_1074_p2 = ((t_fu_1045_p3 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_2_fu_1400_p2 = ((t_reg_2990_pp0_iter15_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_3_fu_1413_p2 = ((t_reg_2990_pp0_iter15_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_4_fu_1068_p2 = (($signed(tmp_565_fu_1058_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_1034_p2 = ((add_ln77_fu_1029_p2 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1127_p2 = (($signed(tmp_566_fu_1117_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_1604_p2 = ((trunc_ln9_reg_2903_pp0_iter16_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1591_p2 = ((trunc_ln9_reg_2903_pp0_iter16_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_842_p0 = i_fu_256;

assign icmp_ln84_fu_842_p2 = (($signed(icmp_ln84_fu_842_p0) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1617_p2 = ((trunc_ln9_reg_2903_pp0_iter16_reg != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_1695_p2 = ((or_ln_fu_1654_p3 != 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_1701_p2 = ((or_ln_fu_1654_p3 != 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_1733_p2 = ((or_ln_fu_1654_p3 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_1753_p2 = ((or_ln_fu_1654_p3 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_1773_p2 = ((or_ln_fu_1654_p3 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1689_p2 = ((or_ln_fu_1654_p3 != 3'd6) ? 1'b1 : 1'b0);

assign id_4_fu_700_p2 = (id_fu_180 + 12'd1);

assign idxprom88_fu_1307_p1 = $unsigned(d_4_reg_2960_pp0_iter15_reg);

assign newFirst77_fu_1100_p2 = (zext_ln78_fu_1080_p1 - trunc_ln78_1_fu_1084_p1);

assign newFirst79_fu_1149_p2 = (zext_ln78_fu_1080_p1 - trunc_ln79_fu_1133_p1);

assign newFirst_fu_1207_p2 = (tmp_18_fu_1199_p3 + zext_ln78_fu_1080_p1);

assign newSecond78_fu_1106_p2 = (tmp_38_cast_fu_1092_p3 + newFirst77_fu_1100_p2);

assign newSecond80_fu_1155_p2 = (tmp_39_cast_fu_1141_p3 + newFirst79_fu_1149_p2);

assign newSecond_fu_1213_p2 = (newFirst_fu_1207_p2 - zext_ln81_fu_1195_p1);

assign num_V_2_fu_2630_p2 = (add_ln712_4_reg_3414 + add_ln712_10_fu_2626_p2);

assign or_ln109_fu_2172_p2 = (icmp_ln78_4_reg_2996_pp0_iter16_reg | icmp_ln109_reg_2943_pp0_iter16_reg);

assign or_ln112_1_fu_2223_p2 = (or_ln112_fu_2217_p2 | and_ln112_fu_2194_p2);

assign or_ln112_fu_2217_p2 = (and_ln112_3_fu_2211_p2 | and_ln112_2_fu_2205_p2);

assign or_ln78_fu_1354_p2 = (and_ln79_fu_1333_p2 | and_ln78_1_fu_1349_p2);

assign or_ln79_fu_1338_p2 = (icmp_ln79_reg_3016_pp0_iter15_reg | and_ln78_fu_1323_p2);

assign or_ln96_1_fu_1827_p2 = (or_ln96_fu_1821_p2 | and_ln96_1_fu_1803_p2);

assign or_ln96_2_fu_1859_p2 = (icmp_ln84_reg_2930_pp0_iter16_reg | icmp_ln78_reg_2980_pp0_iter16_reg);

assign or_ln96_fu_1821_p2 = (and_ln96_3_fu_1815_p2 | and_ln96_2_fu_1809_p2);

assign or_ln_fu_1654_p3 = {{1'd1}, {trunc_ln9_reg_2903_pp0_iter16_reg}};

assign out_0_address0 = zext_ln125_fu_2661_p1;

assign out_0_d0 = aux_V_4_fu_2653_p3;

assign p_and_t3_cast_fu_748_p3 = {{1'd0}, {xor_ln41_fu_742_p2}};

assign p_and_t7_cast_fu_923_p3 = {{1'd0}, {xor_ln51_fu_917_p2}};

assign select_ln105_1_fu_2164_p3 = ((and_ln105_1_fu_2159_p2[0:0] == 1'b1) ? 12'd0 : select_ln105_fu_2151_p3);

assign select_ln105_2_fu_2237_p3 = ((and_ln105_fu_2147_p2[0:0] == 1'b1) ? select_ln86_3_fu_2118_p3 : 12'd0);

assign select_ln105_3_fu_2245_p3 = ((and_ln105_1_fu_2159_p2[0:0] == 1'b1) ? select_ln86_3_fu_2118_p3 : select_ln105_2_fu_2237_p3);

assign select_ln105_4_fu_2269_p3 = ((and_ln105_fu_2147_p2[0:0] == 1'b1) ? tmp1_V_11_42_fu_2061_p3 : 12'd0);

assign select_ln105_5_fu_2277_p3 = ((and_ln105_1_fu_2159_p2[0:0] == 1'b1) ? tmp1_V_11_42_fu_2061_p3 : select_ln105_4_fu_2269_p3);

assign select_ln105_6_fu_2301_p3 = ((and_ln105_fu_2147_p2[0:0] == 1'b1) ? tmp1_V_11_44_fu_2133_p3 : tmp1_V_11_34_reg_3136);

assign select_ln105_7_fu_2308_p3 = ((and_ln105_1_fu_2159_p2[0:0] == 1'b1) ? 12'd0 : select_ln105_6_fu_2301_p3);

assign select_ln105_fu_2151_p3 = ((and_ln105_fu_2147_p2[0:0] == 1'b1) ? select_ln107_fu_2141_p3 : 12'd0);

assign select_ln107_fu_2141_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_11_32_reg_3129 : tmp1_V_11_30_reg_3122);

assign select_ln109_1_fu_2253_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? select_ln105_3_fu_2245_p3 : 12'd0);

assign select_ln109_2_fu_2285_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? select_ln105_5_fu_2277_p3 : 12'd0);

assign select_ln109_3_fu_2316_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? select_ln105_7_fu_2308_p3 : 12'd0);

assign select_ln109_4_fu_2348_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? select_ln86_2_fu_2076_p3 : 12'd0);

assign select_ln109_5_fu_2380_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? tmp1_V_11_40_fu_2047_p3 : 12'd0);

assign select_ln109_fu_2176_p3 = ((or_ln109_fu_2172_p2[0:0] == 1'b1) ? select_ln105_1_fu_2164_p3 : 12'd0);

assign select_ln111_fu_2068_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_3_fu_244 : tmp1_V_4_fu_260);

assign select_ln112_10_fu_2396_p3 = ((and_ln112_2_fu_2205_p2[0:0] == 1'b1) ? tmp1_V_11_40_fu_2047_p3 : select_ln112_9_fu_2388_p3);

assign select_ln112_11_fu_2404_p3 = ((and_ln112_3_fu_2211_p2[0:0] == 1'b1) ? tmp1_V_11_40_fu_2047_p3 : select_ln112_10_fu_2396_p3);

assign select_ln112_1_fu_2261_p3 = ((or_ln112_1_fu_2223_p2[0:0] == 1'b1) ? 12'd0 : select_ln109_1_fu_2253_p3);

assign select_ln112_2_fu_2293_p3 = ((or_ln112_1_fu_2223_p2[0:0] == 1'b1) ? 12'd0 : select_ln109_2_fu_2285_p3);

assign select_ln112_3_fu_2324_p3 = ((and_ln112_fu_2194_p2[0:0] == 1'b1) ? 12'd0 : select_ln109_3_fu_2316_p3);

assign select_ln112_4_fu_2332_p3 = ((and_ln112_2_fu_2205_p2[0:0] == 1'b1) ? tmp1_V_5_fu_272 : select_ln112_3_fu_2324_p3);

assign select_ln112_5_fu_2340_p3 = ((and_ln112_3_fu_2211_p2[0:0] == 1'b1) ? tmp1_V_4_fu_260 : select_ln112_4_fu_2332_p3);

assign select_ln112_6_fu_2356_p3 = ((and_ln112_fu_2194_p2[0:0] == 1'b1) ? select_ln86_2_fu_2076_p3 : select_ln109_4_fu_2348_p3);

assign select_ln112_7_fu_2364_p3 = ((and_ln112_2_fu_2205_p2[0:0] == 1'b1) ? select_ln86_2_fu_2076_p3 : select_ln112_6_fu_2356_p3);

assign select_ln112_8_fu_2372_p3 = ((and_ln112_3_fu_2211_p2[0:0] == 1'b1) ? select_ln86_2_fu_2076_p3 : select_ln112_7_fu_2364_p3);

assign select_ln112_9_fu_2388_p3 = ((and_ln112_fu_2194_p2[0:0] == 1'b1) ? tmp1_V_11_40_fu_2047_p3 : select_ln109_5_fu_2380_p3);

assign select_ln112_fu_2229_p3 = ((or_ln112_1_fu_2223_p2[0:0] == 1'b1) ? 12'd0 : select_ln109_fu_2176_p3);

assign select_ln125_1_fu_1006_p3 = ((tmp_568_reg_2954_pp0_iter5_reg[0:0] == 1'b1) ? sub_ln125_1_reg_2970 : tmp_570_reg_2965);

assign select_ln125_fu_990_p3 = ((tmp_568_reg_2954_pp0_iter4_reg[0:0] == 1'b1) ? tmp_569_fu_971_p4 : tmp_570_fu_981_p4);

assign select_ln77_fu_813_p3 = ((icmp_ln77_fu_807_p2[0:0] == 1'b1) ? add_ln77_1_fu_801_p2 : 12'd0);

assign select_ln78_1_fu_1384_p3 = ((and_ln78_fu_1323_p2[0:0] == 1'b1) ? trunc_ln78_5_fu_1376_p1 : trunc_ln78_6_fu_1380_p1);

assign select_ln78_fu_1368_p3 = ((and_ln78_1_fu_1349_p2[0:0] == 1'b1) ? trunc_ln78_3_fu_1360_p1 : trunc_ln78_4_fu_1364_p1);

assign select_ln86_1_fu_1669_p3 = ((icmp_ln86_fu_1617_p2[0:0] == 1'b1) ? select_ln87_fu_1661_p3 : 12'd0);

assign select_ln86_2_fu_2076_p3 = ((icmp_ln86_fu_1617_p2[0:0] == 1'b1) ? select_ln111_fu_2068_p3 : 12'd0);

assign select_ln86_3_fu_2118_p3 = ((icmp_ln86_fu_1617_p2[0:0] == 1'b1) ? tmp_fu_2091_p14 : 12'd0);

assign select_ln86_fu_1630_p3 = ((icmp_ln86_fu_1617_p2[0:0] == 1'b1) ? select_ln95_fu_1622_p3 : 12'd0);

assign select_ln87_fu_1661_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_0_1_fu_252 : tmp1_V_1_1_fu_268);

assign select_ln90_1_fu_1911_p3 = ((and_ln90_1_fu_1846_p2[0:0] == 1'b1) ? tmp1_V_11_38_fu_1646_p3 : 12'd0);

assign select_ln90_2_fu_1967_p3 = ((and_ln90_1_fu_1846_p2[0:0] == 1'b1) ? 12'd0 : tmp1_V_4_fu_260);

assign select_ln90_fu_1851_p3 = ((and_ln90_1_fu_1846_p2[0:0] == 1'b1) ? select_ln86_1_fu_1669_p3 : 12'd0);

assign select_ln91_fu_1677_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_1_1_fu_268 : tmp1_V_2_1_fu_280);

assign select_ln92_10_fu_1943_p3 = ((and_ln92_4_fu_1759_p2[0:0] == 1'b1) ? tmp1_V_11_38_fu_1646_p3 : select_ln92_9_fu_1935_p3);

assign select_ln92_11_fu_1951_p3 = ((and_ln92_5_fu_1779_p2[0:0] == 1'b1) ? tmp1_V_11_38_fu_1646_p3 : select_ln92_10_fu_1943_p3);

assign select_ln92_12_fu_1983_p3 = ((and_ln92_2_fu_1719_p2[0:0] == 1'b1) ? tmp1_V_4_fu_260 : select_ln96_5_fu_1975_p3);

assign select_ln92_13_fu_1991_p3 = ((and_ln92_3_fu_1739_p2[0:0] == 1'b1) ? tmp1_V_3_fu_244 : select_ln92_12_fu_1983_p3);

assign select_ln92_14_fu_1999_p3 = ((and_ln92_4_fu_1759_p2[0:0] == 1'b1) ? tmp1_V_2_fu_276 : select_ln92_13_fu_1991_p3);

assign select_ln92_15_fu_2007_p3 = ((and_ln92_5_fu_1779_p2[0:0] == 1'b1) ? tmp1_V_1_fu_264 : select_ln92_14_fu_1999_p3);

assign select_ln92_1_fu_1745_p3 = ((and_ln92_3_fu_1739_p2[0:0] == 1'b1) ? select_ln91_fu_1677_p3 : select_ln92_fu_1725_p3);

assign select_ln92_2_fu_1765_p3 = ((and_ln92_4_fu_1759_p2[0:0] == 1'b1) ? select_ln91_fu_1677_p3 : select_ln92_1_fu_1745_p3);

assign select_ln92_3_fu_1785_p3 = ((and_ln92_5_fu_1779_p2[0:0] == 1'b1) ? select_ln91_fu_1677_p3 : select_ln92_2_fu_1765_p3);

assign select_ln92_4_fu_1871_p3 = ((and_ln92_2_fu_1719_p2[0:0] == 1'b1) ? select_ln86_1_fu_1669_p3 : select_ln96_1_fu_1863_p3);

assign select_ln92_5_fu_1879_p3 = ((and_ln92_3_fu_1739_p2[0:0] == 1'b1) ? select_ln86_1_fu_1669_p3 : select_ln92_4_fu_1871_p3);

assign select_ln92_6_fu_1887_p3 = ((and_ln92_4_fu_1759_p2[0:0] == 1'b1) ? select_ln86_1_fu_1669_p3 : select_ln92_5_fu_1879_p3);

assign select_ln92_7_fu_1895_p3 = ((and_ln92_5_fu_1779_p2[0:0] == 1'b1) ? select_ln86_1_fu_1669_p3 : select_ln92_6_fu_1887_p3);

assign select_ln92_8_fu_1927_p3 = ((and_ln92_2_fu_1719_p2[0:0] == 1'b1) ? tmp1_V_11_38_fu_1646_p3 : select_ln96_3_fu_1919_p3);

assign select_ln92_9_fu_1935_p3 = ((and_ln92_3_fu_1739_p2[0:0] == 1'b1) ? tmp1_V_11_38_fu_1646_p3 : select_ln92_8_fu_1927_p3);

assign select_ln92_fu_1725_p3 = ((and_ln92_2_fu_1719_p2[0:0] == 1'b1) ? select_ln91_fu_1677_p3 : 12'd0);

assign select_ln95_fu_1622_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_0_fu_248 : tmp1_V_1_fu_264);

assign select_ln96_1_fu_1863_p3 = ((or_ln96_2_fu_1859_p2[0:0] == 1'b1) ? select_ln90_fu_1851_p3 : 12'd0);

assign select_ln96_2_fu_1903_p3 = ((or_ln96_1_fu_1827_p2[0:0] == 1'b1) ? 12'd0 : select_ln92_7_fu_1895_p3);

assign select_ln96_3_fu_1919_p3 = ((or_ln96_2_fu_1859_p2[0:0] == 1'b1) ? select_ln90_1_fu_1911_p3 : 12'd0);

assign select_ln96_4_fu_1959_p3 = ((or_ln96_1_fu_1827_p2[0:0] == 1'b1) ? 12'd0 : select_ln92_11_fu_1951_p3);

assign select_ln96_5_fu_1975_p3 = ((or_ln96_2_fu_1859_p2[0:0] == 1'b1) ? select_ln90_2_fu_1967_p3 : 12'd0);

assign select_ln96_6_fu_2015_p3 = ((and_ln96_1_fu_1803_p2[0:0] == 1'b1) ? tmp1_V_3_fu_244 : select_ln92_15_fu_2007_p3);

assign select_ln96_7_fu_2023_p3 = ((and_ln96_2_fu_1809_p2[0:0] == 1'b1) ? tmp1_V_2_fu_276 : select_ln96_6_fu_2015_p3);

assign select_ln96_8_fu_2031_p3 = ((and_ln96_3_fu_1815_p2[0:0] == 1'b1) ? tmp1_V_1_fu_264 : select_ln96_7_fu_2023_p3);

assign select_ln96_fu_1833_p3 = ((or_ln96_1_fu_1827_p2[0:0] == 1'b1) ? 12'd0 : select_ln92_3_fu_1785_p3);

assign sext_ln41_1_fu_778_p1 = i_5_fu_770_p3;

assign sext_ln41_fu_716_p0 = i_fu_256;

assign sext_ln41_fu_716_p1 = sext_ln41_fu_716_p0;

assign sext_ln51_1_fu_953_p1 = d_4_fu_945_p3;

assign sext_ln51_fu_891_p0 = d_fu_192;

assign sext_ln51_fu_891_p1 = sext_ln51_fu_891_p0;

assign sext_ln62_10_fu_1501_p1 = $signed(firstKernel_f_V_3_1_q0);

assign sext_ln62_1_fu_1469_p1 = $signed(firstKernel_f_V_0_1_q0);

assign sext_ln62_2_fu_1473_p1 = $signed(firstKernel_f_V_0_2_q0);

assign sext_ln62_3_fu_1477_p1 = $signed(firstKernel_f_V_1_0_q0);

assign sext_ln62_4_fu_1481_p1 = $signed(firstKernel_f_V_1_1_q0);

assign sext_ln62_5_fu_1485_p1 = $signed(firstKernel_f_V_1_2_q0);

assign sext_ln62_6_fu_1489_p1 = $signed(firstKernel_f_V_2_0_q0);

assign sext_ln62_7_fu_1493_p1 = $signed(firstKernel_f_V_2_1_q0);

assign sext_ln62_8_fu_1497_p1 = $signed(firstKernel_f_V_2_2_q0);

assign sext_ln62_9_fu_2412_p1 = $signed(firstKernel_f_V_3_0_load_reg_3144);

assign sext_ln62_fu_1465_p1 = $signed(firstKernel_f_V_0_0_q0);

assign sext_ln63_fu_1505_p1 = $signed(firstKernel_f_V_3_2_q0);

assign sext_ln65_fu_2552_p1 = $signed(firstBias_f_V_load_reg_3149_pp0_iter18_reg);

assign sext_ln78_fu_838_p0 = i_fu_256;

assign sext_ln78_fu_838_p1 = sext_ln78_fu_838_p0;

assign sub_ln125_1_fu_997_p2 = (6'd0 - select_ln125_fu_990_p3);

assign sub_ln125_fu_965_p2 = (33'd0 - trunc_ln125_fu_962_p1);

assign sub_ln41_fu_756_p2 = (8'd0 - p_and_t3_cast_fu_748_p3);

assign sub_ln51_fu_931_p2 = (4'd0 - p_and_t7_cast_fu_923_p3);

assign sub_ln80_fu_1178_p2 = (tmp_17_fu_1170_p3 - zext_ln80_fu_1166_p1);

assign t_fu_1045_p3 = ((icmp_ln78_fu_1034_p2[0:0] == 1'b1) ? add_ln77_fu_1029_p2 : xor_ln78_2_fu_1040_p2);

assign tmp1_V_11_30_fu_1418_p3 = ((icmp_ln78_3_fu_1413_p2[0:0] == 1'b1) ? tmp1_V_8_fu_288 : tmp1_V_11_fu_1405_p3);

assign tmp1_V_11_31_fu_1426_p3 = ((icmp_ln78_2_fu_1400_p2[0:0] == 1'b1) ? tmp1_V_11_45_fu_1392_p3 : tmp1_V_7_fu_284);

assign tmp1_V_11_32_fu_1434_p3 = ((icmp_ln78_3_fu_1413_p2[0:0] == 1'b1) ? tmp1_V_7_fu_284 : tmp1_V_11_31_fu_1426_p3);

assign tmp1_V_11_34_fu_1442_p3 = ((icmp_ln78_3_fu_1413_p2[0:0] == 1'b1) ? tmp1_V_11_45_fu_1392_p3 : tmp1_V_6_fu_292);

assign tmp1_V_11_35_fu_1596_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_0_fu_248 : tmp1_V_2_fu_276);

assign tmp1_V_11_36_fu_1609_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_1_fu_264 : tmp1_V_11_35_fu_1596_p3);

assign tmp1_V_11_37_fu_1638_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_0_1_fu_252 : tmp1_V_2_1_fu_280);

assign tmp1_V_11_38_fu_1646_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_1_1_fu_268 : tmp1_V_11_37_fu_1638_p3);

assign tmp1_V_11_39_fu_2039_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_3_fu_244 : tmp1_V_5_fu_272);

assign tmp1_V_11_40_fu_2047_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_4_fu_260 : tmp1_V_11_39_fu_2039_p3);

assign tmp1_V_11_41_fu_2055_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_11_34_reg_3136 : tmp1_V_11_30_reg_3122);

assign tmp1_V_11_42_fu_2061_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_11_32_reg_3129 : tmp1_V_11_41_fu_2055_p3);

assign tmp1_V_11_43_fu_2126_p3 = ((icmp_ln83_fu_1591_p2[0:0] == 1'b1) ? tmp1_V_4_fu_260 : tmp1_V_11_34_reg_3136);

assign tmp1_V_11_44_fu_2133_p3 = ((icmp_ln83_1_fu_1604_p2[0:0] == 1'b1) ? tmp1_V_5_fu_272 : tmp1_V_11_43_fu_2126_p3);

assign tmp1_V_11_45_fu_1392_p3 = ((or_ln78_fu_1354_p2[0:0] == 1'b1) ? select_ln78_fu_1368_p3 : select_ln78_1_fu_1384_p3);

assign tmp1_V_11_fu_1405_p3 = ((icmp_ln78_2_fu_1400_p2[0:0] == 1'b1) ? tmp1_V_8_fu_288 : tmp1_V_11_45_fu_1392_p3);

assign tmp_16_fu_937_p3 = {{1'd0}, {trunc_ln51_1_fu_913_p1}};

assign tmp_17_fu_1170_p3 = {{add_ln80_fu_1161_p2}, {2'd0}};

assign tmp_18_fu_1199_p3 = {{add_ln81_fu_1190_p2}, {2'd0}};

assign tmp_19_fu_1011_p3 = {{select_ln125_1_fu_1006_p3}, {3'd0}};

assign tmp_38_cast_fu_1092_p3 = {{trunc_ln78_2_fu_1088_p1}, {2'd0}};

assign tmp_39_cast_fu_1141_p3 = {{trunc_ln79_1_fu_1137_p1}, {2'd0}};

assign tmp_563_fu_730_p3 = add_ln41_fu_724_p2[32'd16];

assign tmp_564_fu_905_p3 = add_ln51_fu_899_p2[32'd16];

assign tmp_565_fu_1058_p4 = {{add_ln78_fu_1053_p2[16:7]}};

assign tmp_566_fu_1117_p4 = {{add_ln79_fu_1112_p2[16:7]}};

assign tmp_567_fu_854_p4 = {{add_ln109_fu_848_p2[16:7]}};

assign tmp_568_fu_874_p1 = i_fu_256;

assign tmp_569_fu_971_p4 = {{sub_ln125_fu_965_p2[23:18]}};

assign tmp_570_fu_981_p4 = {{grp_fu_2683_p2[23:18]}};

assign tmp_fu_2091_p13 = {{2'd2}, {trunc_ln9_reg_2903_pp0_iter16_reg}};

assign tmp_s_fu_762_p3 = {{1'd0}, {trunc_ln41_1_fu_738_p1}};

assign trunc_ln125_1_fu_1019_p1 = d_fu_192[8:0];

assign trunc_ln125_fu_962_p1 = grp_fu_2683_p2[32:0];

assign trunc_ln127_fu_2635_p1 = grp_fu_882_p2[2:0];

assign trunc_ln41_1_fu_738_p1 = add_ln41_fu_724_p2[6:0];

assign trunc_ln41_fu_720_p0 = i_fu_256;

assign trunc_ln41_fu_720_p1 = trunc_ln41_fu_720_p0[6:0];

assign trunc_ln51_1_fu_913_p1 = add_ln51_fu_899_p2[2:0];

assign trunc_ln51_fu_895_p0 = d_fu_192;

assign trunc_ln51_fu_895_p1 = trunc_ln51_fu_895_p0[2:0];

assign trunc_ln78_1_fu_1084_p1 = add_ln78_fu_1053_p2[8:0];

assign trunc_ln78_2_fu_1088_p1 = add_ln78_fu_1053_p2[6:0];

assign trunc_ln78_3_fu_1360_p1 = input_r_q0[11:0];

assign trunc_ln78_4_fu_1364_p1 = input_r_q0[11:0];

assign trunc_ln78_5_fu_1376_p1 = input_r_q0[11:0];

assign trunc_ln78_6_fu_1380_p1 = input_r_q0[11:0];

assign trunc_ln78_fu_834_p0 = i_fu_256;

assign trunc_ln78_fu_834_p1 = trunc_ln78_fu_834_p0[6:0];

assign trunc_ln79_1_fu_1137_p1 = add_ln79_fu_1112_p2[6:0];

assign trunc_ln79_fu_1133_p1 = add_ln79_fu_1112_p2[8:0];

assign trunc_ln9_fu_709_p1 = j_fu_176[1:0];

assign xor_ln41_fu_742_p2 = (trunc_ln41_fu_720_p1 ^ 7'd127);

assign xor_ln51_fu_917_p2 = (trunc_ln51_fu_895_p1 ^ 3'd7);

assign xor_ln78_1_fu_2184_p2 = (icmp_ln78_4_reg_2996_pp0_iter16_reg ^ 1'd1);

assign xor_ln78_2_fu_1040_p2 = (trunc_ln9_reg_2903_pp0_iter13_reg ^ 2'd2);

assign xor_ln78_fu_1327_p2 = (1'd1 ^ and_ln78_fu_1323_p2);

assign xor_ln79_fu_1343_p2 = (or_ln79_fu_1338_p2 ^ 1'd1);

assign xor_ln84_fu_1793_p2 = (icmp_ln84_reg_2930_pp0_iter16_reg ^ 1'd1);

assign xor_ln90_fu_1841_p2 = (icmp_ln78_reg_2980_pp0_iter16_reg ^ 1'd1);

assign zext_ln125_fu_2661_p1 = add_ln125_reg_2975_pp0_iter22_reg;

assign zext_ln78_1_fu_1219_p1 = newSecond78_reg_3011;

assign zext_ln78_fu_1080_p1 = t_fu_1045_p3;

assign zext_ln79_fu_1223_p1 = newSecond80_reg_3022;

assign zext_ln80_1_fu_1227_p1 = add_ln80_1_reg_3027;

assign zext_ln80_fu_1166_p1 = add_ln80_fu_1161_p2;

assign zext_ln81_1_fu_1231_p1 = newSecond_reg_3032;

assign zext_ln81_fu_1195_p1 = add_ln81_fu_1190_p2;

endmodule //master_fix_convolution1_fix_Pipeline_Convolution1_loop
