#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  8 13:20:59 2020
# Process ID: 17440
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23892 C:\GitHub\ReconHardware\PynqSoftware\Projects\aFIFO\aFIFO.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO/aFIFO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.129 ; gain = 516.789
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/design_2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rclk
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rrst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wclk
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wdata
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wrst
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_2> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.066 ; gain = 92.492
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  8 14:21:04 2020...
