{"Margaret Martonosi": [["Keynotes: Internet of Things: History and hype, technology and policy", ["Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783703", "micro", 2016], ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Biswabandan Panda": [["Dictionary sharing: An efficient cache compression scheme for compressed caches", ["Biswabandan Panda", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783704", "micro", 2016]], "Andre Seznec": [["Dictionary sharing: An efficient cache compression scheme for compressed caches", ["Biswabandan Panda", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783704", "micro", 2016], ["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Elvira Teran": [["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Zhe Wang": [["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Daniel A. Jimenez": [["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Prathmesh Kallurkar": [["pTask: A smart prefetching scheme for OS intensive applications", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1109/MICRO.2016.7783706", "micro", 2016]], "Smruti R. Sarangi": [["pTask: A smart prefetching scheme for OS intensive applications", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1109/MICRO.2016.7783706", "micro", 2016]], "Arthur Perais": [["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Fernando A. Endo": [["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Mark C. Jeffrey": [["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Suvinay Subramanian": [["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Maleen Abeydeera": [["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Joel S. Emer": [["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Daniel Sanchez": [["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016], ["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Alexandros Daglis": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Dmitrii Ustiugov": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Stanko Novakovic": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Edouard Bugnion": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Babak Falsafi": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Boris Grot": [["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016], ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Adrian M. Caulfield": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Eric S. Chung": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Andrew Putnam": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Hari Angepat": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Jeremy Fowers": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Michael Haselman": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Stephen Heil": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Matt Humphrey": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Puneet Kaur": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Joo-Young Kim": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Daniel Lo": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Todd Massengill": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Kalin Ovtcharov": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Michael Papamichael": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Lisa Woods": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Sitaram Lanka": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Derek Chiou": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Doug Burger": [["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Yang Hu": [["Towards efficient server architecture for virtualized network function deployment: Implications and implementations", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783711", "micro", 2016]], "Tao Li": [["Towards efficient server architecture for virtualized network function deployment: Implications and implementations", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783711", "micro", 2016], ["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Renhai Chen": [["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Zili Shao": [["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Yonatan Gottesman": [["NeSC: Self-virtualizing nested storage controller", ["Yonatan Gottesman", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2016.7783713", "micro", 2016]], "Yoav Etsion": [["NeSC: Self-virtualizing nested storage controller", ["Yonatan Gottesman", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2016.7783713", "micro", 2016]], "Ahmed ElTantawy": [["MIMD synchronization on SIMT architectures", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2016.7783714", "micro", 2016]], "Tor M. Aamodt": [["MIMD synchronization on SIMT architectures", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2016.7783714", "micro", 2016], ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Li-Wen Chang": [["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Izzat El Hajj": [["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Christopher I. Rodrigues": [["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016]], "Juan Gomez-Luna": [["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Wen-mei W. Hwu": [["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Cheng Li": [["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Dejan S. Milojicic": [["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Naifeng Jing": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Jianfei Wang": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Fengfeng Fan": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Wenkang Yu": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Li Jiang": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Chao Li": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Xiaoyao Liang": [["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Nandita Vijaykumar": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Kevin Hsieh": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Gennady Pekhimenko": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Samira Manabi Khan": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Ashish Shrestha": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Saugata Ghose": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Adwait Jog": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Phillip B. Gibbons": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Onur Mutlu": [["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016], ["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]], "Muhammad Husni Santriaji": [["GRAPE: Minimizing energy for GPU applications with performance requirements", ["Muhammad Husni Santriaji", "Henry Hoffmann"], "https://doi.org/10.1109/MICRO.2016.7783719", "micro", 2016]], "Henry Hoffmann": [["GRAPE: Minimizing energy for GPU applications with performance requirements", ["Muhammad Husni Santriaji", "Henry Hoffmann"], "https://doi.org/10.1109/MICRO.2016.7783719", "micro", 2016]], "Hardik Sharma": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Jongse Park": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Divya Mahajan": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Emmanuel Amaro": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Joon Kyung Kim": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Chenkai Shao": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Asit Mishra": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Hadi Esmaeilzadeh": [["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Minsoo Rhu": [["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Natalia Gimelshein": [["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Jason Clemons": [["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016], ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Arslan Zulfiqar": [["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Stephen W. Keckler": [["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016], ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Patrick Judd": [["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Jorge Albericio": [["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016], ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Tayler H. Hetherington": [["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Andreas Moshovos": [["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Shijin Zhang": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Zidong Du": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Lei Zhang": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Huiying Lan": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Shaoli Liu": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Ling Li": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Qi Guo": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Tianshi Chen": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Yunji Chen": [["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Yu Ji": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Youhui Zhang": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Shuangchen Li": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Ping Chi": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Cihang Jiang": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Peng Qu": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Yuan Xie": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016], ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016], ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Wenguang Chen": [["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Manoj Alwani": [["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Han Chen": [["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Michael Ferdman": [["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Peter Milder": [["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Animesh Jain": [["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Michael A. Laurenzano": [["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Lingjia Tang": [["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Jason Mars": [["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Stephen Zekany": [["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Daniel Rings": [["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Nathan Harada": [["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Qingrui Liu": [["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Changhee Jung": [["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Dongyoon Lee": [["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Devesh Tiwari": [["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Johnathan Alsop": [["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Marc S. Orr": [["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Bradford M. Beckmann": [["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "David A. Wood": [["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Heonjae Ha": [["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016]], "Ardavan Pedram": [["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Stephen Richardson": [["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Shahar Kvatinsky": [["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Mark Horowitz": [["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Jia Zhan": [["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016], ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Onur Kayiran": [["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Gabriel H. Loh": [["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Chita R. Das": [["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Itir Akgun": [["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Jishen Zhao": [["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Al Davis": [["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Paolo Faraboschi": [["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Yuangang Wang": [["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Gwangsun Kim": [["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Changhyun Kim": [["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Jiyun Jeong": [["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Mike Parker": [["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "John Kim": [["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Dominic DiTomaso": [["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Travis Boraten": [["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Avinash Kodi": [["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Ahmed Louri": [["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Shibo Wang": [["Reducing data movement energy via online data clustering and encoding", ["Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/MICRO.2016.7783735", "micro", 2016]], "Engin Ipek": [["Reducing data movement energy via online data clustering and encoding", ["Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/MICRO.2016.7783735", "micro", 2016]], "Alberto Ros": [["Racer: TSO consistency via race detection", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2016.7783736", "micro", 2016]], "Stefanos Kaxiras": [["Racer: TSO consistency via race detection", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2016.7783736", "micro", 2016]], "Guowei Zhang": [["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Virginia Chiu": [["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Chia-Chen Chou": [["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016]], "Aamer Jaleel": [["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016], ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Moinuddin K. Qureshi": [["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016]], "Cheng-Chieh Huang": [["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Rakesh Kumar": [["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Marco Elver": [["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Vijay Nagarajan": [["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Mikhail Kazdagli": [["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016]], "Vijay Janapa Reddi": [["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016], ["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Mohit Tiwari": [["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016]], "Tamara Silbergleit Lehman": [["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Andrew D. Hilton": [["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Benjamin C. Lee": [["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Mengjia Yan": [["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016]], "Yasser Shalabi": [["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016]], "Josep Torrellas": [["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016], ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Dmitry Evtyushkin": [["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Dmitry V. Ponomarev": [["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Nael B. Abu-Ghazaleh": [["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Parker Hill": [["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Shih-Chieh Lin": [["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Muneeb Khan": [["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Md E. Haque": [["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Scott A. Mahlke": [["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Radha Venkatagiri": [["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Abdulrahman Mahmoud": [["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Siva Kumar Sastry Hari": [["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Sarita V. Adve": [["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Joshua San Miguel": [["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Natalie D. Enright Jerger": [["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Vaibhav Gogte": [["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Aasheesh Kolli": [["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016], ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Michael J. Cafarella": [["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Loris DAntoni": [["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Thomas F. Wenisch": [["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016], ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Sean Murray": [["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "William Floyd-Jones": [["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Ying Qi": [["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "George Konidaris": [["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Daniel J. Sorin": [["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Tao Chen": [["Efficient data supply for hardware accelerators with prefetching and access/execute decoupling", ["Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2016.7783749", "micro", 2016]], "G. Edward Suh": [["Efficient data supply for hardware accelerators with prefetching and access/execute decoupling", ["Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2016.7783749", "micro", 2016]], "Reza Yazdani": [["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Albert Segura": [["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Jose-Maria Arnau": [["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Antonio Gonzalez": [["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Yakun Sophia Shao": [["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Sam Likun Xi": [["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Vijayalakshmi Srinivasan": [["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Gu-Yeon Wei": [["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "David M. Brooks": [["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Amirali Sharifian": [["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Snehasish Kumar": [["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Apala Guha": [["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Arrvindh Shriraman": [["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Hadi Asghari Moghaddam": [["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Young Hoon Son": [["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Jung Ho Ahn": [["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Nam Sung Kim": [["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016], ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Chih-Chi Cheng": [["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Iuri Frosio": [["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Daniel R. Johnson": [["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Artem Vasilyev": [["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Nikhil Bhagdikar": [["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Kaige Yan": [["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Xingyao Zhang": [["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Jingweijia Tan": [["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Xin Fu": [["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Dimitrios Skarlatos": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Renji Thomas": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Aditya Agrawal": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Shibin Qin": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Robert C. N. Pilawa-Podgurski": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Ulya R. Karpuzcu": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Radu Teodorescu": [["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Yazhou Zu": [["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Wei Huang": [["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Indrani Paul": [["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Tae Jun Ham": [["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Lisa Wu": [["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Narayanan Sundaram": [["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Nadathur Satish": [["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Xulong Tang": [["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Mahmut T. Kandemir": [["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Praveen Yedlapalli": [["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Jagadish Kotra": [["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Jeff Rosen": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Stephan Diestelhorst": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Ali G. Saidi": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Steven Pelley": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Sihang Liu": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Peter M. Chen": [["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Nader Sehatbakhsh": [["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Alireza Nazari": [["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Alenka G. Zajic": [["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Milos Prvulovic": [["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Jinchun Kim": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Seth H. Pugsley": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Paul V. Gratz": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "A. L. Narasimha Reddy": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Chris Wilkerson": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Zeshan Chishti": [["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Milad Hashemi": [["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]], "Yale N. Patt": [["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]]}