<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock interconnect - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="clock-interconnect"><a class="header" href="#clock-interconnect">Clock interconnect</a></h1>
<h2 id="tile-clkb"><a class="header" href="#tile-clkb">Tile CLKB</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-gclk_int"><a class="header" href="#switchbox-gclk_int">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="20">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0"><a class="header" href="#bel-gclk_io0">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1"><a class="header" href="#bel-gclk_io1">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0"><a class="header" href="#bel-bufg0">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1"><a class="header" href="#bel-bufg1">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[6]</a>
</td>
<td title="0.6.17">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[6]</a>
</td>
<td title="0.6.16">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[6]</a>
</td>
<td title="0.6.15">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[6]</a>
</td>
<td title="0.6.14">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[6]</a>
</td>
<td title="0.6.13">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[6]</a>
</td>
<td title="0.6.12">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[6]</a>
</td>
<td title="0.6.11">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[6]</a>
</td>
<td title="0.6.10">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[6]</a>
</td>
<td title="0.6.9">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[6]</a>
</td>
<td title="0.6.8">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKB-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKB-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[6]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKB-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKB-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[6]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKB bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex-CLKB-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.2">
<a href="#tile-virtex-CLKB-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex-CLKB-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.0">
<a href="#tile-virtex-CLKB-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKB-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.1.2</th>
<th>0.6.0</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.0.0</th>
<th>0.7.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.5.17</th>
<th>0.6.17</th>
<th>0.4.17</th>
<th>0.3.17</th>
<th>0.2.17</th>
<th>0.0.17</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.5.13</th>
<th>0.6.13</th>
<th>0.4.13</th>
<th>0.3.13</th>
<th>0.2.13</th>
<th>0.0.13</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.5.16</th>
<th>0.6.16</th>
<th>0.4.16</th>
<th>0.3.16</th>
<th>0.2.16</th>
<th>0.0.16</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.5.12</th>
<th>0.6.12</th>
<th>0.4.12</th>
<th>0.3.12</th>
<th>0.2.12</th>
<th>0.0.12</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.5.15</th>
<th>0.6.15</th>
<th>0.4.15</th>
<th>0.3.15</th>
<th>0.2.15</th>
<th>0.0.15</th>
<th>0.1.15</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.5.11</th>
<th>0.6.11</th>
<th>0.4.11</th>
<th>0.3.11</th>
<th>0.2.11</th>
<th>0.0.11</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.5.14</th>
<th>0.6.14</th>
<th>0.4.14</th>
<th>0.3.14</th>
<th>0.2.14</th>
<th>0.0.14</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.5.10</th>
<th>0.6.10</th>
<th>0.4.10</th>
<th>0.3.10</th>
<th>0.2.10</th>
<th>0.0.10</th>
<th>0.1.10</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.5.5</th>
<th>0.6.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.4.5</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.5.1</th>
<th>0.6.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
<th>0.4.1</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.5.8</th>
<th>0.6.8</th>
<th>0.1.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
<th>0.4.8</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.5.9</th>
<th>0.6.9</th>
<th>0.1.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
<th>0.4.9</th>
<th>0.0.9</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.0</th>
<th>1.0.0</th>
</tr>
<tr><th id="tile-virtex-CLKB-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.2</th>
<th>1.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF_LV</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF_HV</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkb_4dll"><a class="header" href="#tile-clkb_4dll">Tile CLKB_4DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-1"><a class="header" href="#switchbox-gclk_int-1">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="36">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="42">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="42">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0-1"><a class="header" href="#bel-gclk_io0-1">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1-1"><a class="header" href="#bel-gclk_io1-1">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0-1"><a class="header" href="#bel-bufg0-1">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1-1"><a class="header" href="#bel-bufg1-1">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb0"><a class="header" href="#bel-iofb0">Bel IOFB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel IOFB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB0</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb1"><a class="header" href="#bel-iofb1">Bel IOFB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel IOFB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB0</td><td>IOFB0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB1</td><td>IOFB1.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td>-</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td>-</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td>-</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td>-</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td>-</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td>-</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td>-</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td>-</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td>-</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKB_4DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKB_4DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[10]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKB_4DLL bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.2">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
<td title="1.2.2">
<a href="#tile-virtex-CLKB_4DLL-IOFB1:IBUF">IOFB1:IBUF[1]</a>
</td>
<td title="1.3.2">
<a href="#tile-virtex-CLKB_4DLL-IOFB1:IBUF">IOFB1:IBUF[0]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.0">
<a href="#tile-virtex-CLKB_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
<td title="1.2.0">
<a href="#tile-virtex-CLKB_4DLL-IOFB0:IBUF">IOFB0:IBUF[1]</a>
</td>
<td title="1.3.0">
<a href="#tile-virtex-CLKB_4DLL-IOFB0:IBUF">IOFB0:IBUF[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.7.0</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.0</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.6.1</th>
<th>0.0.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.6.5</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.4.17</th>
<th>0.5.17</th>
<th>0.1.17</th>
<th>0.0.17</th>
<th>0.2.17</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.4.13</th>
<th>0.5.13</th>
<th>0.1.13</th>
<th>0.0.13</th>
<th>0.2.13</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.4.16</th>
<th>0.5.16</th>
<th>0.1.16</th>
<th>0.0.16</th>
<th>0.2.16</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.4.12</th>
<th>0.5.12</th>
<th>0.1.12</th>
<th>0.0.12</th>
<th>0.2.12</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.4.15</th>
<th>0.5.15</th>
<th>0.1.15</th>
<th>0.0.15</th>
<th>0.2.15</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.4.11</th>
<th>0.5.11</th>
<th>0.1.11</th>
<th>0.0.11</th>
<th>0.2.11</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.4.14</th>
<th>0.5.14</th>
<th>0.1.14</th>
<th>0.0.14</th>
<th>0.2.14</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.4.10</th>
<th>0.5.10</th>
<th>0.1.10</th>
<th>0.0.10</th>
<th>0.2.10</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.0.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.4.8</th>
<th>0.5.8</th>
<th>0.1.8</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
<th>0.1.9</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.0</th>
<th>1.0.0</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.2</th>
<th>1.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_4DLL-IOFB0:IBUF">IOFB0:IBUF</th>
<th>1.2.0</th>
<th>1.3.0</th>
</tr>
<tr><th id="tile-virtex-CLKB_4DLL-IOFB1:IBUF">IOFB1:IBUF</th>
<th>1.2.2</th>
<th>1.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkb_2dll"><a class="header" href="#tile-clkb_2dll">Tile CLKB_2DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-2"><a class="header" href="#switchbox-gclk_int-2">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="20">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0-2"><a class="header" href="#bel-gclk_io0-2">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1-2"><a class="header" href="#bel-gclk_io1-2">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0-2"><a class="header" href="#bel-bufg0-2">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1-2"><a class="header" href="#bel-bufg1-2">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb0-1"><a class="header" href="#bel-iofb0-1">Bel IOFB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel IOFB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB0</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb1-1"><a class="header" href="#bel-iofb1-1">Bel IOFB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel IOFB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB0</td><td>IOFB0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB1</td><td>IOFB1.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td>-</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td>-</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td>-</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td>-</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td>-</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td>-</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td>-</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td>-</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td>-</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKB_2DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKB_2DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[10]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKB_2DLL bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.2">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
<td title="1.2.2">
<a href="#tile-virtex-CLKB_2DLL-IOFB1:IBUF">IOFB1:IBUF[1]</a>
</td>
<td title="1.3.2">
<a href="#tile-virtex-CLKB_2DLL-IOFB1:IBUF">IOFB1:IBUF[0]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.0">
<a href="#tile-virtex-CLKB_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
<td title="1.2.0">
<a href="#tile-virtex-CLKB_2DLL-IOFB0:IBUF">IOFB0:IBUF[1]</a>
</td>
<td title="1.3.0">
<a href="#tile-virtex-CLKB_2DLL-IOFB0:IBUF">IOFB0:IBUF[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.7.0</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.0</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.6.1</th>
<th>0.0.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.6.5</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.4.17</th>
<th>0.5.17</th>
<th>0.1.17</th>
<th>0.0.17</th>
<th>0.2.17</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.4.13</th>
<th>0.5.13</th>
<th>0.1.13</th>
<th>0.0.13</th>
<th>0.2.13</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.4.16</th>
<th>0.5.16</th>
<th>0.1.16</th>
<th>0.0.16</th>
<th>0.2.16</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.4.12</th>
<th>0.5.12</th>
<th>0.1.12</th>
<th>0.0.12</th>
<th>0.2.12</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.4.15</th>
<th>0.5.15</th>
<th>0.1.15</th>
<th>0.0.15</th>
<th>0.2.15</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.4.11</th>
<th>0.5.11</th>
<th>0.1.11</th>
<th>0.0.11</th>
<th>0.2.11</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.4.14</th>
<th>0.5.14</th>
<th>0.1.14</th>
<th>0.0.14</th>
<th>0.2.14</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.4.10</th>
<th>0.5.10</th>
<th>0.1.10</th>
<th>0.0.10</th>
<th>0.2.10</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.0.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.4.8</th>
<th>0.5.8</th>
<th>0.1.8</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
<th>0.1.9</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.0</th>
<th>1.0.0</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.2</th>
<th>1.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKB_2DLL-IOFB0:IBUF">IOFB0:IBUF</th>
<th>1.2.0</th>
<th>1.3.0</th>
</tr>
<tr><th id="tile-virtex-CLKB_2DLL-IOFB1:IBUF">IOFB1:IBUF</th>
<th>1.2.2</th>
<th>1.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkt"><a class="header" href="#tile-clkt">Tile CLKT</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-gclk_int-3"><a class="header" href="#switchbox-gclk_int-3">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="20">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0-3"><a class="header" href="#bel-gclk_io0-3">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1-3"><a class="header" href="#bel-gclk_io1-3">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0-3"><a class="header" href="#bel-bufg0-3">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1-3"><a class="header" href="#bel-bufg1-3">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[6]</a>
</td>
<td title="0.6.17">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[6]</a>
</td>
<td title="0.6.16">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[6]</a>
</td>
<td title="0.6.15">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[6]</a>
</td>
<td title="0.6.14">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[6]</a>
</td>
<td title="0.6.13">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[6]</a>
</td>
<td title="0.6.12">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[6]</a>
</td>
<td title="0.6.11">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[6]</a>
</td>
<td title="0.6.10">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[6]</a>
</td>
<td title="0.6.9">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[6]</a>
</td>
<td title="0.6.8">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKT-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKT-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[6]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKT-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKT-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[6]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKT bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="1.0.17">
<a href="#tile-virtex-CLKT-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.17">
<a href="#tile-virtex-CLKT-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
</tr>
<tr><td>16</td>
<td title="1.0.16">
<a href="#tile-virtex-CLKT-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.16">
<a href="#tile-virtex-CLKT-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKT-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.1.2</th>
<th>0.6.0</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.0.0</th>
<th>0.7.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.5.17</th>
<th>0.6.17</th>
<th>0.4.17</th>
<th>0.3.17</th>
<th>0.2.17</th>
<th>0.0.17</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.5.13</th>
<th>0.6.13</th>
<th>0.4.13</th>
<th>0.3.13</th>
<th>0.2.13</th>
<th>0.0.13</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.5.16</th>
<th>0.6.16</th>
<th>0.4.16</th>
<th>0.3.16</th>
<th>0.2.16</th>
<th>0.0.16</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.5.12</th>
<th>0.6.12</th>
<th>0.4.12</th>
<th>0.3.12</th>
<th>0.2.12</th>
<th>0.0.12</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.5.15</th>
<th>0.6.15</th>
<th>0.4.15</th>
<th>0.3.15</th>
<th>0.2.15</th>
<th>0.0.15</th>
<th>0.1.15</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.5.11</th>
<th>0.6.11</th>
<th>0.4.11</th>
<th>0.3.11</th>
<th>0.2.11</th>
<th>0.0.11</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.5.14</th>
<th>0.6.14</th>
<th>0.4.14</th>
<th>0.3.14</th>
<th>0.2.14</th>
<th>0.0.14</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.5.10</th>
<th>0.6.10</th>
<th>0.4.10</th>
<th>0.3.10</th>
<th>0.2.10</th>
<th>0.0.10</th>
<th>0.1.10</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.5.5</th>
<th>0.6.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.4.5</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.5.1</th>
<th>0.6.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
<th>0.4.1</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.5.8</th>
<th>0.6.8</th>
<th>0.1.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
<th>0.4.8</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.5.9</th>
<th>0.6.9</th>
<th>0.1.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
<th>0.4.9</th>
<th>0.0.9</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.16</th>
<th>1.0.16</th>
</tr>
<tr><th id="tile-virtex-CLKT-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.17</th>
<th>1.0.17</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF_LV</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF_HV</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkt_4dll"><a class="header" href="#tile-clkt_4dll">Tile CLKT_4DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-4"><a class="header" href="#switchbox-gclk_int-4">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="36">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="36">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="42">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="42">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL1_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL2_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0-4"><a class="header" href="#bel-gclk_io0-4">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1-4"><a class="header" href="#bel-gclk_io1-4">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0-4"><a class="header" href="#bel-bufg0-4">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1-4"><a class="header" href="#bel-bufg1-4">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb0-2"><a class="header" href="#bel-iofb0-2">Bel IOFB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel IOFB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB0</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb1-2"><a class="header" href="#bel-iofb1-2">Bel IOFB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel IOFB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB0</td><td>IOFB0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB1</td><td>IOFB1.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td>-</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td>-</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td>-</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td>-</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td>-</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td>-</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td>-</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td>-</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td>-</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKT_4DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKT_4DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[10]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKT_4DLL bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="1.0.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.17">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
<td title="1.2.17">
<a href="#tile-virtex-CLKT_4DLL-IOFB1:IBUF">IOFB1:IBUF[1]</a>
</td>
<td title="1.3.17">
<a href="#tile-virtex-CLKT_4DLL-IOFB1:IBUF">IOFB1:IBUF[0]</a>
</td>
</tr>
<tr><td>16</td>
<td title="1.0.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.16">
<a href="#tile-virtex-CLKT_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
<td title="1.2.16">
<a href="#tile-virtex-CLKT_4DLL-IOFB0:IBUF">IOFB0:IBUF[1]</a>
</td>
<td title="1.3.16">
<a href="#tile-virtex-CLKT_4DLL-IOFB0:IBUF">IOFB0:IBUF[0]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.7.0</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.0</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.6.1</th>
<th>0.0.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.6.5</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.4.17</th>
<th>0.5.17</th>
<th>0.1.17</th>
<th>0.0.17</th>
<th>0.2.17</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.4.13</th>
<th>0.5.13</th>
<th>0.1.13</th>
<th>0.0.13</th>
<th>0.2.13</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.4.16</th>
<th>0.5.16</th>
<th>0.1.16</th>
<th>0.0.16</th>
<th>0.2.16</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.4.12</th>
<th>0.5.12</th>
<th>0.1.12</th>
<th>0.0.12</th>
<th>0.2.12</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.4.15</th>
<th>0.5.15</th>
<th>0.1.15</th>
<th>0.0.15</th>
<th>0.2.15</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.4.11</th>
<th>0.5.11</th>
<th>0.1.11</th>
<th>0.0.11</th>
<th>0.2.11</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.4.14</th>
<th>0.5.14</th>
<th>0.1.14</th>
<th>0.0.14</th>
<th>0.2.14</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.4.10</th>
<th>0.5.10</th>
<th>0.1.10</th>
<th>0.0.10</th>
<th>0.2.10</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.0.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.4.8</th>
<th>0.5.8</th>
<th>0.1.8</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
<th>0.1.9</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DLL.OUT.CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DLL.OUT.CLK180</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.16</th>
<th>1.0.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.17</th>
<th>1.0.17</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_4DLL-IOFB0:IBUF">IOFB0:IBUF</th>
<th>1.2.16</th>
<th>1.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_4DLL-IOFB1:IBUF">IOFB1:IBUF</th>
<th>1.2.17</th>
<th>1.3.17</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkt_2dll"><a class="header" href="#tile-clkt_2dll">Tile CLKT_2DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-5"><a class="header" href="#switchbox-gclk_int-5">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL switchbox GCLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="20">TCELL0_HEX.H0.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H0.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H1.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H2.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.1</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_HEX.H3.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.0</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.3</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.6</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="20">TCELL0_LH.9</td><td>TCELL0_CLK.OUT.BUFGCE.O0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.BUFGCE.O1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.LOCKED</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK0</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="28">TCELL0_CLK.IMUX.BUFGCE.CLK1</td><td>TCELL0_HEX.H0.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H0.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H1.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.CLKPAD1</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL3_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK0</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK180</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK270</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLK2X90</td><td>mux</td>
</tr>
<tr><td>TCELL4_DLL.OUT.CLKDV</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE0</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_CLK.IMUX.BUFGCE.CE1</td><td>TCELL0_HEX.H2.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H2.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_HEX.H3.6</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io0-5"><a class="header" href="#bel-gclk_io0-5">Bel GCLK_IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel GCLK_IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD0</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_io1-5"><a class="header" href="#bel-gclk_io1-5">Bel GCLK_IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel GCLK_IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>TCELL0:CLK.OUT.CLKPAD1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg0-5"><a class="header" href="#bel-bufg0-5">Bel BUFG0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel BUFG0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg1-5"><a class="header" href="#bel-bufg1-5">Bel BUFG1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel BUFG1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td></tr>
<tr><td>IN</td><td>input</td><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td></tr>
<tr><td>OUT</td><td>output</td><td>TCELL0:CLK.OUT.BUFGCE.O1</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb0-3"><a class="header" href="#bel-iofb0-3">Bel IOFB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel IOFB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB0</td></tr>
</tbody>
</table></div>
<h3 id="bel-iofb1-3"><a class="header" href="#bel-iofb1-3">Bel IOFB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel IOFB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.IOFB1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK0</td><td>BUFG0.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CLK1</td><td>BUFG1.IN</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE0</td><td>BUFG0.CE</td></tr>
<tr><td>TCELL0:CLK.IMUX.BUFGCE.CE1</td><td>BUFG1.CE</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O0</td><td>BUFG0.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.BUFGCE.O1</td><td>BUFG1.OUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD0</td><td>GCLK_IO0.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.CLKPAD1</td><td>GCLK_IO1.GCLKOUT</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB0</td><td>IOFB0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.IOFB1</td><td>IOFB1.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[0]</a>
</td>
<td title="0.4.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[5]</a>
</td>
<td title="0.5.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1[4]</a>
</td>
<td>-</td>
<td title="0.7.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H0.1">~GCLK_INT:DRIVE.0.HEX.H0.1</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[2]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[3]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[1]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[0]</a>
</td>
<td title="0.4.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[5]</a>
</td>
<td title="0.5.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1[4]</a>
</td>
<td>-</td>
<td title="0.7.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H1.1">~GCLK_INT:DRIVE.0.HEX.H1.1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[0]</a>
</td>
<td title="0.4.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[5]</a>
</td>
<td title="0.5.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1[4]</a>
</td>
<td>-</td>
<td title="0.7.15">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H2.1">~GCLK_INT:DRIVE.0.HEX.H2.1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[2]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[3]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[1]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[0]</a>
</td>
<td title="0.4.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[5]</a>
</td>
<td title="0.5.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1[4]</a>
</td>
<td>-</td>
<td title="0.7.14">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H3.1">~GCLK_INT:DRIVE.0.HEX.H3.1</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[2]</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[3]</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[1]</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[0]</a>
</td>
<td title="0.4.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[5]</a>
</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6[4]</a>
</td>
<td>-</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H0.6">~GCLK_INT:DRIVE.0.HEX.H0.6</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[2]</a>
</td>
<td title="0.1.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[3]</a>
</td>
<td title="0.2.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[1]</a>
</td>
<td title="0.3.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[0]</a>
</td>
<td title="0.4.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[5]</a>
</td>
<td title="0.5.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6[4]</a>
</td>
<td>-</td>
<td title="0.7.12">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H1.6">~GCLK_INT:DRIVE.0.HEX.H1.6</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[2]</a>
</td>
<td title="0.1.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[3]</a>
</td>
<td title="0.2.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[1]</a>
</td>
<td title="0.3.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[0]</a>
</td>
<td title="0.4.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[5]</a>
</td>
<td title="0.5.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6[4]</a>
</td>
<td>-</td>
<td title="0.7.11">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H2.6">~GCLK_INT:DRIVE.0.HEX.H2.6</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[2]</a>
</td>
<td title="0.1.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[3]</a>
</td>
<td title="0.2.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[1]</a>
</td>
<td title="0.3.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[0]</a>
</td>
<td title="0.4.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[5]</a>
</td>
<td title="0.5.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6[4]</a>
</td>
<td>-</td>
<td title="0.7.10">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H3.6">~GCLK_INT:DRIVE.0.HEX.H3.6</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[2]</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[3]</a>
</td>
<td title="0.2.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[5]</a>
</td>
<td title="0.5.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9[4]</a>
</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[2]</a>
</td>
<td title="0.1.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[1]</a>
</td>
<td title="0.3.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[0]</a>
</td>
<td title="0.4.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[5]</a>
</td>
<td title="0.5.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6[4]</a>
</td>
<td>-</td>
<td title="0.7.8">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[2]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[0]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[3]</a>
</td>
<td title="0.4.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[5]</a>
</td>
<td title="0.6.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[2]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex-CLKT_2DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex-CLKT_2DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</a>
</td>
<td title="0.4.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[0]</a>
</td>
<td title="0.5.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[0]</a>
</td>
<td title="0.6.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[1]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[0]</a>
</td>
<td title="0.4.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[5]</a>
</td>
<td title="0.5.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0[4]</a>
</td>
<td title="0.6.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[2]</a>
</td>
<td title="0.7.5">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[0]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[4]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[5]</a>
</td>
<td title="0.4.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0[6]</a>
</td>
<td title="0.6.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</a>
</td>
<td title="0.7.4">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[3]</a>
</td>
<td title="0.4.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY[4]</a>
</td>
<td title="0.5.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[9]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[8]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[4]</a>
</td>
<td title="0.4.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[7]</a>
</td>
<td title="0.5.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[6]</a>
</td>
<td title="0.6.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[5]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[2]</a>
</td>
<td title="0.1.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[3]</a>
</td>
<td title="0.2.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[1]</a>
</td>
<td title="0.3.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[0]</a>
</td>
<td title="0.4.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[5]</a>
</td>
<td title="0.5.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[10]</a>
</td>
<td title="0.7.1">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[7]</a>
</td>
<td title="0.4.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[6]</a>
</td>
<td title="0.5.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1[3]</a>
</td>
<td title="0.6.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex CLKT_2DLL bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>17</td>
<td title="1.0.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[0]</a>
</td>
<td title="1.1.17">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF[1]</a>
</td>
<td title="1.2.17">
<a href="#tile-virtex-CLKT_2DLL-IOFB1:IBUF">IOFB1:IBUF[1]</a>
</td>
<td title="1.3.17">
<a href="#tile-virtex-CLKT_2DLL-IOFB1:IBUF">IOFB1:IBUF[0]</a>
</td>
</tr>
<tr><td>16</td>
<td title="1.0.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[0]</a>
</td>
<td title="1.1.16">
<a href="#tile-virtex-CLKT_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF[1]</a>
</td>
<td title="1.2.16">
<a href="#tile-virtex-CLKT_2DLL-IOFB0:IBUF">IOFB0:IBUF[1]</a>
</td>
<td title="1.3.16">
<a href="#tile-virtex-CLKT_2DLL-IOFB0:IBUF">IOFB0:IBUF[0]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-BUFG0:DISABLE_ATTR">BUFG0:DISABLE_ATTR</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-BUFG1:DISABLE_ATTR">BUFG1:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.0">GCLK_INT:DRIVE.0.LH.0</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.3">GCLK_INT:DRIVE.0.LH.3</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.6">GCLK_INT:DRIVE.0.LH.6</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.LH.9">GCLK_INT:DRIVE.0.LH.9</th>
<th>0.7.9</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE0</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1">GCLK_INT:INV.CLK.IMUX.BUFGCE.CE1</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H0.1">GCLK_INT:DRIVE.0.HEX.H0.1</th>
<th>0.7.17</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H0.6">GCLK_INT:DRIVE.0.HEX.H0.6</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H1.1">GCLK_INT:DRIVE.0.HEX.H1.1</th>
<th>0.7.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H1.6">GCLK_INT:DRIVE.0.HEX.H1.6</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H2.1">GCLK_INT:DRIVE.0.HEX.H2.1</th>
<th>0.7.15</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H2.6">GCLK_INT:DRIVE.0.HEX.H2.6</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H3.1">GCLK_INT:DRIVE.0.HEX.H3.1</th>
<th>0.7.14</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:DRIVE.0.HEX.H3.6">GCLK_INT:DRIVE.0.HEX.H3.6</th>
<th>0.7.10</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE0</th>
<th>0.5.4</th>
<th>0.3.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
<th>0.6.7</th>
<th>0.7.7</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CE1</th>
<th>0.4.4</th>
<th>0.5.7</th>
<th>0.4.7</th>
<th>0.3.7</th>
<th>0.0.7</th>
<th>0.1.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H2.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H3.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.HEX.H3.6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK0</th>
<th>0.7.0</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.0.2</th>
<th>0.3.2</th>
<th>0.6.2</th>
<th>0.6.0</th>
<th>0.6.3</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1">GCLK_INT:MUX.0.CLK.IMUX.BUFGCE.CLK1</th>
<th>0.6.1</th>
<th>0.0.0</th>
<th>0.1.0</th>
<th>0.3.0</th>
<th>0.4.0</th>
<th>0.7.2</th>
<th>0.2.0</th>
<th>0.5.0</th>
<th>0.6.5</th>
<th>0.7.3</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H0.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.HEX.H1.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.1">GCLK_INT:MUX.0.HEX.H0.1</th>
<th>0.4.17</th>
<th>0.5.17</th>
<th>0.1.17</th>
<th>0.0.17</th>
<th>0.2.17</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H0.6">GCLK_INT:MUX.0.HEX.H0.6</th>
<th>0.4.13</th>
<th>0.5.13</th>
<th>0.1.13</th>
<th>0.0.13</th>
<th>0.2.13</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.1">GCLK_INT:MUX.0.HEX.H1.1</th>
<th>0.4.16</th>
<th>0.5.16</th>
<th>0.1.16</th>
<th>0.0.16</th>
<th>0.2.16</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H1.6">GCLK_INT:MUX.0.HEX.H1.6</th>
<th>0.4.12</th>
<th>0.5.12</th>
<th>0.1.12</th>
<th>0.0.12</th>
<th>0.2.12</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.1">GCLK_INT:MUX.0.HEX.H2.1</th>
<th>0.4.15</th>
<th>0.5.15</th>
<th>0.1.15</th>
<th>0.0.15</th>
<th>0.2.15</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H2.6">GCLK_INT:MUX.0.HEX.H2.6</th>
<th>0.4.11</th>
<th>0.5.11</th>
<th>0.1.11</th>
<th>0.0.11</th>
<th>0.2.11</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.1">GCLK_INT:MUX.0.HEX.H3.1</th>
<th>0.4.14</th>
<th>0.5.14</th>
<th>0.1.14</th>
<th>0.0.14</th>
<th>0.2.14</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.HEX.H3.6">GCLK_INT:MUX.0.HEX.H3.6</th>
<th>0.4.10</th>
<th>0.5.10</th>
<th>0.1.10</th>
<th>0.0.10</th>
<th>0.2.10</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.0">GCLK_INT:MUX.0.LH.0</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.3">GCLK_INT:MUX.0.LH.3</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.0.1</th>
<th>0.2.1</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.6">GCLK_INT:MUX.0.LH.6</th>
<th>0.4.8</th>
<th>0.5.8</th>
<th>0.1.8</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_INT:MUX.0.LH.9">GCLK_INT:MUX.0.LH.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
<th>0.1.9</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.CLK.OUT.CLKPAD0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.BUFGCE.O1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4.DLL.OUT.CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.CLKPAD1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.DLL.OUT.CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>3.DLL.OUT.LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>4.DLL.OUT.CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_IO0:DELAY">GCLK_IO0:DELAY</th>
<th>0.4.3</th>
<th>0.3.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_IO1:DELAY">GCLK_IO1:DELAY</th>
<th>0.6.6</th>
<th>0.7.6</th>
<th>0.1.6</th>
<th>0.0.6</th>
<th>0.5.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_IO0:IBUF">GCLK_IO0:IBUF</th>
<th>1.1.16</th>
<th>1.0.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-GCLK_IO1:IBUF">GCLK_IO1:IBUF</th>
<th>1.1.17</th>
<th>1.0.17</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKT_2DLL-IOFB0:IBUF">IOFB0:IBUF</th>
<th>1.2.16</th>
<th>1.3.16</th>
</tr>
<tr><th id="tile-virtex-CLKT_2DLL-IOFB1:IBUF">IOFB1:IBUF</th>
<th>1.2.17</th>
<th>1.3.17</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkvclkv"><a class="header" href="#tile-clkvclkv">Tile CLKV.CLKV</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv"><a class="header" href="#bel-clkv">Bel CLKV</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.CLKV bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>OUT_L0</td><td>output</td><td>TCELL0:GCLK0</td></tr>
<tr><td>OUT_L1</td><td>output</td><td>TCELL0:GCLK1</td></tr>
<tr><td>OUT_L2</td><td>output</td><td>TCELL0:GCLK2</td></tr>
<tr><td>OUT_L3</td><td>output</td><td>TCELL0:GCLK3</td></tr>
<tr><td>OUT_R0</td><td>output</td><td>TCELL1:GCLK0</td></tr>
<tr><td>OUT_R1</td><td>output</td><td>TCELL1:GCLK1</td></tr>
<tr><td>OUT_R2</td><td>output</td><td>TCELL1:GCLK2</td></tr>
<tr><td>OUT_R3</td><td>output</td><td>TCELL1:GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.CLKV bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:GCLK0</td><td>CLKV.OUT_L0</td></tr>
<tr><td>TCELL0:GCLK1</td><td>CLKV.OUT_L1</td></tr>
<tr><td>TCELL0:GCLK2</td><td>CLKV.OUT_L2</td></tr>
<tr><td>TCELL0:GCLK3</td><td>CLKV.OUT_L3</td></tr>
<tr><td>TCELL1:GCLK0</td><td>CLKV.OUT_R0</td></tr>
<tr><td>TCELL1:GCLK1</td><td>CLKV.OUT_R1</td></tr>
<tr><td>TCELL1:GCLK2</td><td>CLKV.OUT_R2</td></tr>
<tr><td>TCELL1:GCLK3</td><td>CLKV.OUT_R3</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.CLKV bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-virtex-CLKV.CLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</th>
<th>0.0.10</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkvgclkv"><a class="header" href="#tile-clkvgclkv">Tile CLKV.GCLKV</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv-1"><a class="header" href="#bel-clkv-1">Bel CLKV</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.GCLKV bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>OUT_L0</td><td>output</td><td>TCELL0:GCLK0</td></tr>
<tr><td>OUT_L1</td><td>output</td><td>TCELL0:GCLK1</td></tr>
<tr><td>OUT_L2</td><td>output</td><td>TCELL0:GCLK2</td></tr>
<tr><td>OUT_L3</td><td>output</td><td>TCELL0:GCLK3</td></tr>
<tr><td>OUT_R0</td><td>output</td><td>TCELL1:GCLK0</td></tr>
<tr><td>OUT_R1</td><td>output</td><td>TCELL1:GCLK1</td></tr>
<tr><td>OUT_R2</td><td>output</td><td>TCELL1:GCLK2</td></tr>
<tr><td>OUT_R3</td><td>output</td><td>TCELL1:GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.GCLKV bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:GCLK0</td><td>CLKV.OUT_L0</td></tr>
<tr><td>TCELL0:GCLK1</td><td>CLKV.OUT_L1</td></tr>
<tr><td>TCELL0:GCLK2</td><td>CLKV.OUT_L2</td></tr>
<tr><td>TCELL0:GCLK3</td><td>CLKV.OUT_L3</td></tr>
<tr><td>TCELL1:GCLK0</td><td>CLKV.OUT_R0</td></tr>
<tr><td>TCELL1:GCLK1</td><td>CLKV.OUT_R1</td></tr>
<tr><td>TCELL1:GCLK2</td><td>CLKV.OUT_R2</td></tr>
<tr><td>TCELL1:GCLK3</td><td>CLKV.OUT_R3</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.GCLKV bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex-CLKV.GCLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</th>
<th>0.0.12</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkv_bram_s"><a class="header" href="#tile-clkv_bram_s">Tile CLKV_BRAM_S</a></h2>
<p>Cells: 3</p>
<h3 id="bel-clkv_bram_s"><a class="header" href="#bel-clkv_bram_s">Bel CLKV_BRAM_S</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_S bel CLKV_BRAM_S</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>IN0</td><td>input</td><td>TCELL2:GCLK0</td></tr>
<tr><td>IN1</td><td>input</td><td>TCELL2:GCLK1</td></tr>
<tr><td>IN2</td><td>input</td><td>TCELL2:GCLK2</td></tr>
<tr><td>IN3</td><td>input</td><td>TCELL2:GCLK3</td></tr>
<tr><td>OUT_L0</td><td>output</td><td>TCELL1:GCLK0</td></tr>
<tr><td>OUT_L1</td><td>output</td><td>TCELL1:GCLK1</td></tr>
<tr><td>OUT_L2</td><td>output</td><td>TCELL1:GCLK2</td></tr>
<tr><td>OUT_L3</td><td>output</td><td>TCELL1:GCLK3</td></tr>
<tr><td>OUT_R0</td><td>output</td><td>TCELL0:GCLK0</td></tr>
<tr><td>OUT_R1</td><td>output</td><td>TCELL0:GCLK1</td></tr>
<tr><td>OUT_R2</td><td>output</td><td>TCELL0:GCLK2</td></tr>
<tr><td>OUT_R3</td><td>output</td><td>TCELL0:GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:GCLK0</td><td>CLKV_BRAM_S.OUT_R0</td></tr>
<tr><td>TCELL0:GCLK1</td><td>CLKV_BRAM_S.OUT_R1</td></tr>
<tr><td>TCELL0:GCLK2</td><td>CLKV_BRAM_S.OUT_R2</td></tr>
<tr><td>TCELL0:GCLK3</td><td>CLKV_BRAM_S.OUT_R3</td></tr>
<tr><td>TCELL1:GCLK0</td><td>CLKV_BRAM_S.OUT_L0</td></tr>
<tr><td>TCELL1:GCLK1</td><td>CLKV_BRAM_S.OUT_L1</td></tr>
<tr><td>TCELL1:GCLK2</td><td>CLKV_BRAM_S.OUT_L2</td></tr>
<tr><td>TCELL1:GCLK3</td><td>CLKV_BRAM_S.OUT_L3</td></tr>
<tr><td>TCELL2:GCLK0</td><td>CLKV_BRAM_S.IN0</td></tr>
<tr><td>TCELL2:GCLK1</td><td>CLKV_BRAM_S.IN1</td></tr>
<tr><td>TCELL2:GCLK2</td><td>CLKV_BRAM_S.IN2</td></tr>
<tr><td>TCELL2:GCLK3</td><td>CLKV_BRAM_S.IN3</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_S bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="13">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">~CLKV_BRAM_S:BUF.GCLK0[0]</a>
</td>
<td title="0.6.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">~CLKV_BRAM_S:BUF.GCLK1[0]</a>
</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">~CLKV_BRAM_S:BUF.GCLK2[0]</a>
</td>
<td title="0.8.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">~CLKV_BRAM_S:BUF.GCLK3[0]</a>
</td>
<td title="0.9.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">~CLKV_BRAM_S:BUF.GCLK0[1]</a>
</td>
<td title="0.10.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">~CLKV_BRAM_S:BUF.GCLK1[1]</a>
</td>
<td title="0.11.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">~CLKV_BRAM_S:BUF.GCLK2[1]</a>
</td>
<td title="0.12.13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">~CLKV_BRAM_S:BUF.GCLK3[1]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">CLKV_BRAM_S:BUF.GCLK0</th>
<th>0.9.13</th>
<th>0.5.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">CLKV_BRAM_S:BUF.GCLK1</th>
<th>0.10.13</th>
<th>0.6.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">CLKV_BRAM_S:BUF.GCLK2</th>
<th>0.11.13</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">CLKV_BRAM_S:BUF.GCLK3</th>
<th>0.12.13</th>
<th>0.8.13</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkv_bram_n"><a class="header" href="#tile-clkv_bram_n">Tile CLKV_BRAM_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-clkv_bram_n"><a class="header" href="#bel-clkv_bram_n">Bel CLKV_BRAM_N</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_N bel CLKV_BRAM_N</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>IN0</td><td>input</td><td>TCELL2:GCLK0</td></tr>
<tr><td>IN1</td><td>input</td><td>TCELL2:GCLK1</td></tr>
<tr><td>IN2</td><td>input</td><td>TCELL2:GCLK2</td></tr>
<tr><td>IN3</td><td>input</td><td>TCELL2:GCLK3</td></tr>
<tr><td>OUT_L0</td><td>output</td><td>TCELL1:GCLK0</td></tr>
<tr><td>OUT_L1</td><td>output</td><td>TCELL1:GCLK1</td></tr>
<tr><td>OUT_L2</td><td>output</td><td>TCELL1:GCLK2</td></tr>
<tr><td>OUT_L3</td><td>output</td><td>TCELL1:GCLK3</td></tr>
<tr><td>OUT_R0</td><td>output</td><td>TCELL0:GCLK0</td></tr>
<tr><td>OUT_R1</td><td>output</td><td>TCELL0:GCLK1</td></tr>
<tr><td>OUT_R2</td><td>output</td><td>TCELL0:GCLK2</td></tr>
<tr><td>OUT_R3</td><td>output</td><td>TCELL0:GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:GCLK0</td><td>CLKV_BRAM_N.OUT_R0</td></tr>
<tr><td>TCELL0:GCLK1</td><td>CLKV_BRAM_N.OUT_R1</td></tr>
<tr><td>TCELL0:GCLK2</td><td>CLKV_BRAM_N.OUT_R2</td></tr>
<tr><td>TCELL0:GCLK3</td><td>CLKV_BRAM_N.OUT_R3</td></tr>
<tr><td>TCELL1:GCLK0</td><td>CLKV_BRAM_N.OUT_L0</td></tr>
<tr><td>TCELL1:GCLK1</td><td>CLKV_BRAM_N.OUT_L1</td></tr>
<tr><td>TCELL1:GCLK2</td><td>CLKV_BRAM_N.OUT_L2</td></tr>
<tr><td>TCELL1:GCLK3</td><td>CLKV_BRAM_N.OUT_L3</td></tr>
<tr><td>TCELL2:GCLK0</td><td>CLKV_BRAM_N.IN0</td></tr>
<tr><td>TCELL2:GCLK1</td><td>CLKV_BRAM_N.IN1</td></tr>
<tr><td>TCELL2:GCLK2</td><td>CLKV_BRAM_N.IN2</td></tr>
<tr><td>TCELL2:GCLK3</td><td>CLKV_BRAM_N.IN3</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV_BRAM_N bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="13">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.5.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">~CLKV_BRAM_N:BUF.GCLK0[0]</a>
</td>
<td title="0.6.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">~CLKV_BRAM_N:BUF.GCLK1[0]</a>
</td>
<td title="0.7.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">~CLKV_BRAM_N:BUF.GCLK2[0]</a>
</td>
<td title="0.8.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">~CLKV_BRAM_N:BUF.GCLK3[0]</a>
</td>
<td title="0.9.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">~CLKV_BRAM_N:BUF.GCLK0[1]</a>
</td>
<td title="0.10.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">~CLKV_BRAM_N:BUF.GCLK1[1]</a>
</td>
<td title="0.11.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">~CLKV_BRAM_N:BUF.GCLK2[1]</a>
</td>
<td title="0.12.13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">~CLKV_BRAM_N:BUF.GCLK3[1]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">CLKV_BRAM_N:BUF.GCLK0</th>
<th>0.9.13</th>
<th>0.5.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">CLKV_BRAM_N:BUF.GCLK1</th>
<th>0.10.13</th>
<th>0.6.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">CLKV_BRAM_N:BUF.GCLK2</th>
<th>0.11.13</th>
<th>0.7.13</th>
</tr>
<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">CLKV_BRAM_N:BUF.GCLK3</th>
<th>0.12.13</th>
<th>0.8.13</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkvnull"><a class="header" href="#tile-clkvnull">Tile CLKV.NULL</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv-2"><a class="header" href="#bel-clkv-2">Bel CLKV</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.NULL bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>OUT_L0</td><td>output</td><td>TCELL0:GCLK0</td></tr>
<tr><td>OUT_L1</td><td>output</td><td>TCELL0:GCLK1</td></tr>
<tr><td>OUT_L2</td><td>output</td><td>TCELL0:GCLK2</td></tr>
<tr><td>OUT_L3</td><td>output</td><td>TCELL0:GCLK3</td></tr>
<tr><td>OUT_R0</td><td>output</td><td>TCELL1:GCLK0</td></tr>
<tr><td>OUT_R1</td><td>output</td><td>TCELL1:GCLK1</td></tr>
<tr><td>OUT_R2</td><td>output</td><td>TCELL1:GCLK2</td></tr>
<tr><td>OUT_R3</td><td>output</td><td>TCELL1:GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKV.NULL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:GCLK0</td><td>CLKV.OUT_L0</td></tr>
<tr><td>TCELL0:GCLK1</td><td>CLKV.OUT_L1</td></tr>
<tr><td>TCELL0:GCLK2</td><td>CLKV.OUT_L2</td></tr>
<tr><td>TCELL0:GCLK3</td><td>CLKV.OUT_L3</td></tr>
<tr><td>TCELL1:GCLK0</td><td>CLKV.OUT_R0</td></tr>
<tr><td>TCELL1:GCLK1</td><td>CLKV.OUT_R1</td></tr>
<tr><td>TCELL1:GCLK2</td><td>CLKV.OUT_R2</td></tr>
<tr><td>TCELL1:GCLK3</td><td>CLKV.OUT_R3</td></tr>
</tbody>
</table></div>
<h2 id="tile-clkc"><a class="header" href="#tile-clkc">Tile CLKC</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clkc"><a class="header" href="#bel-clkc">Bel CLKC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKC bel CLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclkc"><a class="header" href="#bel-gclkc">Bel GCLKC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex CLKC bel GCLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h2 id="tile-gclkc"><a class="header" href="#tile-gclkc">Tile GCLKC</a></h2>
<p>Cells: 0</p>
<h3 id="bel-gclkc-1"><a class="header" href="#bel-gclkc-1">Bel GCLKC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex GCLKC bel GCLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h2 id="tile-bram_clkh"><a class="header" href="#tile-bram_clkh">Tile BRAM_CLKH</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bram_clkh"><a class="header" href="#bel-bram_clkh">Bel BRAM_CLKH</a></h3>
<div class="table-wrapper"><table>
<caption>virtex BRAM_CLKH bel BRAM_CLKH</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>OUT0</td><td>output</td><td>GCLK0</td></tr>
<tr><td>OUT1</td><td>output</td><td>GCLK1</td></tr>
<tr><td>OUT2</td><td>output</td><td>GCLK2</td></tr>
<tr><td>OUT3</td><td>output</td><td>GCLK3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex BRAM_CLKH bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>GCLK0</td><td>BRAM_CLKH.OUT0</td></tr>
<tr><td>GCLK1</td><td>BRAM_CLKH.OUT1</td></tr>
<tr><td>GCLK2</td><td>BRAM_CLKH.OUT2</td></tr>
<tr><td>GCLK3</td><td>BRAM_CLKH.OUT3</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex/bram.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex/io/index.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex/bram.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex/io/index.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
