// Seed: 3213604657
module module_0;
  if (id_1) begin : LABEL_0
    wire id_2;
  end else begin : LABEL_0
    assign id_1 = id_1;
    wire id_3 = id_3, id_4;
  end
  reg id_5 = id_5;
  assign id_5 = 1;
  assign id_1 = id_5;
  assign module_1.id_2 = 0;
  reg id_6 = (id_1) == id_6 & 1'b0;
  initial
    if (1)
      if ((1));
      else if (1) begin : LABEL_0
        id_1 <= id_1;
        id_5 <= 1;
        if (id_5) if (id_6) id_6.id_6 <= id_5;
      end
endmodule
module module_1;
  wire id_1;
  wand id_2;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_3, id_4;
endmodule
