{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587112398839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587112398846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 01:33:18 2020 " "Processing started: Fri Apr 17 01:33:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587112398846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112398846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112398846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587112399737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587112399737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413596 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413602 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413608 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413614 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413620 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413626 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413639 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413645 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413651 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413657 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413663 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413670 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413676 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic_function " "Found design unit 1: datapath-logic_function" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413682 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_test-logic_function " "Found design unit 1: datapath_test-logic_function" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath_test.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413689 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_test " "Found entity 1: datapath_test" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112413689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112413689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587112414669 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives datapath.vhd(161) " "VHDL Process Statement warning at datapath.vhd(161): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414815 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rock datapath.vhd(163) " "VHDL Process Statement warning at datapath.vhd(163): signal \"rock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414815 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "already datapath.vhd(172) " "VHDL Process Statement warning at datapath.vhd(172): signal \"already\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414817 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapath.vhd(174) " "VHDL Process Statement warning at datapath.vhd(174): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414817 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sashay datapath.vhd(192) " "VHDL Process Statement warning at datapath.vhd(192): signal \"sashay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414819 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(230) " "VHDL Process Statement warning at datapath.vhd(230): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414824 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(236) " "VHDL Process Statement warning at datapath.vhd(236): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414824 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(242) " "VHDL Process Statement warning at datapath.vhd(242): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414825 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(242) " "VHDL Process Statement warning at datapath.vhd(242): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414825 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "incr datapath.vhd(224) " "VHDL Process Statement warning at datapath.vhd(224): inferring latch(es) for signal or variable \"incr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 224 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112414825 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapath.vhd(260) " "VHDL Process Statement warning at datapath.vhd(260): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112414825 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr datapath.vhd(224) " "Inferred latch for \"incr\" at datapath.vhd(224)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112414847 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112415447 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(35) " "VHDL Signal Declaration warning at instruction_fetch.vhd(35): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1587112415521 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(36) " "VHDL Signal Declaration warning at instruction_fetch.vhd(36): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1587112415521 "|datapath|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\"" {  } { { "../lab1/instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112415528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112415577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\"" {  } { { "../lab1/instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112415693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../lab1/inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112416842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112416922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112416927 ""}  } { { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587112416927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112417326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"risc_v_decoder:u2\"" {  } { { "datapath.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417558 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417621 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417621 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417621 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417621 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417622 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417623 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417624 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417625 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417626 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417627 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417628 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417629 "|datapath|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u3\"" {  } { { "datapath.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417639 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417709 "|datapath|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u4\"" {  } { { "datapath.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"ALU_64:u5\"" {  } { { "datapath.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417810 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417811 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417812 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112417813 "|datapath|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"ALU_64:u5\|addsub:U1\"" {  } { { "../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112417852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"ALU_64:u5\|logicShift:U3\"" {  } { { "../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112418201 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587112418281 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418282 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418282 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418282 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418282 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418282 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418283 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418283 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418283 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418284 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418284 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418285 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418285 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418285 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418285 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418285 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418286 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418286 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418286 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418286 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418286 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418287 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418288 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418288 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418288 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418288 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418289 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418289 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418289 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418290 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418290 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418290 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418290 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418291 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418291 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418291 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418292 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418292 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418292 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418292 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418293 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418293 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418294 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418294 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418294 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418294 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418295 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418295 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418295 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418295 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418296 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418297 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418297 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418297 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418298 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u6\"" {  } { { "datapath.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112418337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112418512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112418628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587112418629 ""}  } { { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587112418629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587112418734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112418734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112418736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u7\"" {  } { { "datapath.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112419068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:u8\"" {  } { { "datapath.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112419091 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf" 1549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 44 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112420492 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587112420492 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587112420492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "326 " "326 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587112422674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587112424853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587112424853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "No output dependent on input pin \"load\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112426731 "|datapath|load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112426731 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587112426731 "|datapath|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587112426731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587112426733 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587112426733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587112426733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587112426907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 01:33:46 2020 " "Processing ended: Fri Apr 17 01:33:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587112426907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587112426907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587112426907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587112426907 ""}
