--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 133971 paths analyzed, 10974 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.377ns.
--------------------------------------------------------------------------------
Slack:                  4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      11.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X8Y50.A4       net (fanout=15)       3.806   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X8Y50.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
    SLICE_X10Y35.C1      net (fanout=1)        1.702   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
    SLICE_X10Y35.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     11.548ns (2.607ns logic, 8.941ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  4.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      11.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X14Y40.A1      net (fanout=15)       3.926   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X14Y40.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11
    SLICE_X10Y35.C5      net (fanout=1)        1.294   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11
    SLICE_X10Y35.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     11.241ns (2.588ns logic, 8.653ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      11.048ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X8Y45.B4       net (fanout=15)       3.370   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X8Y45.B        Tilo                  0.254   f1_tdc_control/Mmux_Byte_countr_d1
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y35.C6      net (fanout=1)        1.638   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y35.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.607ns logic, 8.441ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      11.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X17Y31.B4      net (fanout=15)       3.233   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X17Y31.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122
    SLICE_X10Y35.D1      net (fanout=1)        1.728   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122
    SLICE_X10Y35.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (2.611ns logic, 8.394ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  4.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.749 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A6      net (fanout=1)        1.247   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.548ns (2.967ns logic, 7.581ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.547ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A6      net (fanout=1)        1.247   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.547ns (2.991ns logic, 7.556ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f5_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f5_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A3      net (fanout=1)        1.456   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X19Y17.A2      net (fanout=16)       2.557   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X19Y17.A       Tilo                  0.259   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy<5>11
    SLICE_X18Y47.A1      net (fanout=13)       3.440   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]
    SLICE_X18Y47.CLK     Tas                   0.349   mems_rom/f5_CH_D_q[15]
                                                       mems_rom/Mmux_f5_CH_D_d61
                                                       mems_rom/f5_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                     10.396ns (2.943ns logic, 7.453ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.454ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.661 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A3      net (fanout=1)        1.153   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.454ns (2.967ns logic, 7.487ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.453ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.686 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A3      net (fanout=1)        1.153   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.453ns (2.991ns logic, 7.462ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  5.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f3_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.328ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.739 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f3_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A6      net (fanout=1)        1.247   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X19Y8.B4       net (fanout=12)       3.591   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X19Y8.CLK      Tas                   0.373   mems_rom/f3_CH_C_q[13]
                                                       mems_rom/f3_CH_C_q_13_dpot
                                                       mems_rom/f3_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.328ns (2.991ns logic, 7.337ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.749 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA2    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.A1      net (fanout=1)        1.368   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]
    SLICE_X19Y28.A       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X23Y42.C1      net (fanout=40)       2.131   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.301ns (2.967ns logic, 7.334ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA2    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.A1      net (fanout=1)        1.368   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]
    SLICE_X19Y28.A       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X23Y42.C1      net (fanout=40)       2.131   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.300ns (2.991ns logic, 7.309ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f5_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.297 - 0.306)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f5_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA0    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A2      net (fanout=1)        1.285   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta[0]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X19Y17.A2      net (fanout=16)       2.557   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X19Y17.A       Tilo                  0.259   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy<5>11
    SLICE_X18Y47.A1      net (fanout=13)       3.440   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]
    SLICE_X18Y47.CLK     Tas                   0.349   mems_rom/f5_CH_D_q[15]
                                                       mems_rom/Mmux_f5_CH_D_d61
                                                       mems_rom/f5_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                     10.225ns (2.943ns logic, 7.282ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.230ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.744 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f3_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A6      net (fanout=1)        1.247   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X15Y10.D5      net (fanout=12)       3.493   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X15Y10.CLK     Tas                   0.373   mems_rom/f3_CH_D_q[13]
                                                       mems_rom/f3_CH_D_q_13_dpot
                                                       mems_rom/f3_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.230ns (2.991ns logic, 7.239ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  5.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.664ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X17Y31.B2      net (fanout=15)       2.980   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X17Y31.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122
    SLICE_X10Y35.D1      net (fanout=1)        1.728   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122
    SLICE_X10Y35.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.664ns (2.523ns logic, 8.141ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  5.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f3_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.234ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.651 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f3_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A3      net (fanout=1)        1.153   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X19Y8.B4       net (fanout=12)       3.591   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X19Y8.CLK      Tas                   0.373   mems_rom/f3_CH_C_q[13]
                                                       mems_rom/f3_CH_C_q_13_dpot
                                                       mems_rom/f3_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.234ns (2.991ns logic, 7.243ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  5.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f5_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f5_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A3      net (fanout=1)        1.456   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X19Y17.C6      net (fanout=16)       2.158   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X19Y17.C       Tilo                  0.259   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy<5>11_1
    SLICE_X18Y47.B2      net (fanout=11)       3.619   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy<5>11
    SLICE_X18Y47.CLK     Tas                   0.349   mems_rom/f5_CH_D_q[15]
                                                       mems_rom/Mmux_f5_CH_D_d71
                                                       mems_rom/f5_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                     10.176ns (2.943ns logic, 7.233ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  5.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.204ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.749 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A3      net (fanout=1)        1.456   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X23Y42.C4      net (fanout=16)       1.970   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.204ns (2.943ns logic, 7.261ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.203ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A3      net (fanout=1)        1.456   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X23Y42.C4      net (fanout=16)       1.970   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (2.967ns logic, 7.236ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.136ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.656 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f3_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A3      net (fanout=1)        1.153   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X15Y10.D5      net (fanout=12)       3.493   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X15Y10.CLK     Tas                   0.373   mems_rom/f3_CH_D_q[13]
                                                       mems_rom/f3_CH_D_q_13_dpot
                                                       mems_rom/f3_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.136ns (2.991ns logic, 7.145ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.749 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA3    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.C4      net (fanout=1)        0.968   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[3]
    SLICE_X19Y28.C       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X23Y42.C2      net (fanout=28)       2.352   mems_rom/n0639[3]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.122ns (2.967ns logic, 7.155ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X16Y28.B4      net (fanout=15)       2.751   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X16Y28.B       Tilo                  0.254   f4_addr[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121
    SLICE_X10Y35.D2      net (fanout=1)        1.758   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121
    SLICE_X10Y35.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.548ns (2.606ns logic, 7.942ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  5.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.540ns (Levels of Logic = 3)
  Clock Path Skew:      0.463ns (0.814 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X8Y50.A6       net (fanout=15)       2.886   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X8Y50.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
    SLICE_X10Y35.C1      net (fanout=1)        1.702   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
    SLICE_X10Y35.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B2       net (fanout=1)        1.775   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X8Y18.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.658   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.540ns (2.519ns logic, 8.021ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  5.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.121ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.661 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA0    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y27.A3      net (fanout=1)        1.271   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X19Y27.A       Tilo                  0.259   mems_rom/f6_CH_C_q[9]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X23Y42.C6      net (fanout=64)       2.048   mems_rom/n0639[0]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.121ns (2.967ns logic, 7.154ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  5.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.121ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA3    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.C4      net (fanout=1)        0.968   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[3]
    SLICE_X19Y28.C       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X23Y42.C2      net (fanout=28)       2.352   mems_rom/n0639[3]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.121ns (2.991ns logic, 7.130ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f3_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.081ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.739 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f3_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA2    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.A1      net (fanout=1)        1.368   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]
    SLICE_X19Y28.A       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X23Y42.C1      net (fanout=40)       2.131   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X19Y8.B4       net (fanout=12)       3.591   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X19Y8.CLK      Tas                   0.373   mems_rom/f3_CH_C_q[13]
                                                       mems_rom/f3_CH_C_q_13_dpot
                                                       mems_rom/f3_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.081ns (2.991ns logic, 7.090ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.120ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.686 - 0.615)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA0    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y27.A3      net (fanout=1)        1.271   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X19Y27.A       Tilo                  0.259   mems_rom/f6_CH_C_q[9]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X23Y42.C6      net (fanout=64)       2.048   mems_rom/n0639[0]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X11Y11.D5      net (fanout=12)       3.810   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X11Y11.CLK     Tas                   0.373   mems_rom/f2_CH_C_q[13]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.120ns (2.991ns logic, 7.129ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  5.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.690 - 0.718)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A6      net (fanout=1)        1.247   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]
    SLICE_X19Y21.A       Tilo                  0.259   mems_rom/f4_CH_B_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X23Y42.C3      net (fanout=52)       2.499   mems_rom/n0639[1]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X19Y16.C1      net (fanout=12)       3.267   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X19Y16.CLK     Tas                   0.373   mems_rom/f1_CH_C_q[13]
                                                       mems_rom/f1_CH_C_q_13_dpot
                                                       mems_rom/f1_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.004ns (2.991ns logic, 7.013ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f5_CH_C_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f5_CH_C_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y32.A3      net (fanout=1)        1.456   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]
    SLICE_X18Y32.A       Tilo                  0.235   mems_rom/f6_CH_A_q[13]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X19Y17.A2      net (fanout=16)       2.557   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]
    SLICE_X19Y17.A       Tilo                  0.259   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy<5>11
    SLICE_X21Y40.A3      net (fanout=13)       3.023   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]
    SLICE_X21Y40.CLK     Tas                   0.373   mems_rom/f5_CH_C_q[15]
                                                       mems_rom/Mmux_f5_CH_C_d61
                                                       mems_rom/f5_CH_C_q_14
    -------------------------------------------------  ---------------------------
    Total                                     10.003ns (2.967ns logic, 7.036ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.057ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             2.100   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.C3      net (fanout=1)        0.903   mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[1]
    SLICE_X19Y28.C       Tilo                  0.259   mems_rom/f6_CH_A_q[11]
                                                       mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X23Y42.C2      net (fanout=28)       2.352   mems_rom/n0639[3]
    SLICE_X23Y42.C       Tilo                  0.259   mems_rom/f5_CH_D_q[13]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor<5>11
    SLICE_X14Y12.B1      net (fanout=12)       3.835   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]
    SLICE_X14Y12.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.057ns (2.967ns logic, 7.090ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/DP/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/SP/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/SP/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem30/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem30/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP/CLK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem37/DP/CLK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/SP/CLK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem37/SP/CLK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem43/DP/CLK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem44/DP/CLK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem43/SP/CLK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem44/SP/CLK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/DP/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     14.563ns|            0|            0|            0|       133971|
| TS_new_clk_clkfx              |     15.625ns|     11.377ns|          N/A|            0|            0|       133971|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.377|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 133971 paths, 0 nets, and 18792 connections

Design statistics:
   Minimum period:  11.377ns{1}   (Maximum frequency:  87.897MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 27 19:08:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 457 MB



