
F3Discovery_CPP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a40  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08004bc8  08004bc8  00014bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000009c  08004d74  08004d74  00014d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000118  08004e10  08004e10  00014e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f28  08004f28  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004f28  08004f28  00014f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f30  08004f30  00014f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004f34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000003f8  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20000470  20000470  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ef21  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f3e  00000000  00000000  0002efc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  00031f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000bf0  00000000  00000000  00032c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000208dd  00000000  00000000  00033870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012d82  00000000  00000000  0005414d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b112c  00000000  00000000  00066ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00117ffb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000445c  00000000  00000000  0011804c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000078 	.word	0x20000078
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004bb0 	.word	0x08004bb0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000007c 	.word	0x2000007c
 80001c4:	08004bb0 	.word	0x08004bb0

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <selfrel_offset31>:
 80001dc:	6803      	ldr	r3, [r0, #0]
 80001de:	005a      	lsls	r2, r3, #1
 80001e0:	bf4c      	ite	mi
 80001e2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80001e6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80001ea:	4418      	add	r0, r3
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop

080001f0 <search_EIT_table>:
 80001f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80001f4:	b329      	cbz	r1, 8000242 <search_EIT_table+0x52>
 80001f6:	1e4f      	subs	r7, r1, #1
 80001f8:	4604      	mov	r4, r0
 80001fa:	4615      	mov	r5, r2
 80001fc:	463e      	mov	r6, r7
 80001fe:	f04f 0800 	mov.w	r8, #0
 8000202:	eb08 0106 	add.w	r1, r8, r6
 8000206:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800020a:	1049      	asrs	r1, r1, #1
 800020c:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000210:	4648      	mov	r0, r9
 8000212:	f7ff ffe3 	bl	80001dc <selfrel_offset31>
 8000216:	4603      	mov	r3, r0
 8000218:	00c8      	lsls	r0, r1, #3
 800021a:	3008      	adds	r0, #8
 800021c:	428f      	cmp	r7, r1
 800021e:	4420      	add	r0, r4
 8000220:	d009      	beq.n	8000236 <search_EIT_table+0x46>
 8000222:	42ab      	cmp	r3, r5
 8000224:	d809      	bhi.n	800023a <search_EIT_table+0x4a>
 8000226:	f7ff ffd9 	bl	80001dc <selfrel_offset31>
 800022a:	3801      	subs	r0, #1
 800022c:	42a8      	cmp	r0, r5
 800022e:	d20a      	bcs.n	8000246 <search_EIT_table+0x56>
 8000230:	f101 0801 	add.w	r8, r1, #1
 8000234:	e7e5      	b.n	8000202 <search_EIT_table+0x12>
 8000236:	42ab      	cmp	r3, r5
 8000238:	d905      	bls.n	8000246 <search_EIT_table+0x56>
 800023a:	4588      	cmp	r8, r1
 800023c:	d001      	beq.n	8000242 <search_EIT_table+0x52>
 800023e:	1e4e      	subs	r6, r1, #1
 8000240:	e7df      	b.n	8000202 <search_EIT_table+0x12>
 8000242:	f04f 0900 	mov.w	r9, #0
 8000246:	4648      	mov	r0, r9
 8000248:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800024c <__gnu_unwind_get_pr_addr>:
 800024c:	2801      	cmp	r0, #1
 800024e:	d007      	beq.n	8000260 <__gnu_unwind_get_pr_addr+0x14>
 8000250:	2802      	cmp	r0, #2
 8000252:	d007      	beq.n	8000264 <__gnu_unwind_get_pr_addr+0x18>
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <__gnu_unwind_get_pr_addr+0x1c>)
 8000256:	2800      	cmp	r0, #0
 8000258:	bf0c      	ite	eq
 800025a:	4618      	moveq	r0, r3
 800025c:	2000      	movne	r0, #0
 800025e:	4770      	bx	lr
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__gnu_unwind_get_pr_addr+0x20>)
 8000262:	4770      	bx	lr
 8000264:	4802      	ldr	r0, [pc, #8]	; (8000270 <__gnu_unwind_get_pr_addr+0x24>)
 8000266:	4770      	bx	lr
 8000268:	08000925 	.word	0x08000925
 800026c:	08000929 	.word	0x08000929
 8000270:	0800092d 	.word	0x0800092d

08000274 <get_eit_entry>:
 8000274:	b530      	push	{r4, r5, lr}
 8000276:	4b23      	ldr	r3, [pc, #140]	; (8000304 <get_eit_entry+0x90>)
 8000278:	b083      	sub	sp, #12
 800027a:	4604      	mov	r4, r0
 800027c:	1e8d      	subs	r5, r1, #2
 800027e:	b33b      	cbz	r3, 80002d0 <get_eit_entry+0x5c>
 8000280:	a901      	add	r1, sp, #4
 8000282:	4628      	mov	r0, r5
 8000284:	f3af 8000 	nop.w
 8000288:	b1e8      	cbz	r0, 80002c6 <get_eit_entry+0x52>
 800028a:	9901      	ldr	r1, [sp, #4]
 800028c:	462a      	mov	r2, r5
 800028e:	f7ff ffaf 	bl	80001f0 <search_EIT_table>
 8000292:	4601      	mov	r1, r0
 8000294:	b1b8      	cbz	r0, 80002c6 <get_eit_entry+0x52>
 8000296:	f7ff ffa1 	bl	80001dc <selfrel_offset31>
 800029a:	684b      	ldr	r3, [r1, #4]
 800029c:	64a0      	str	r0, [r4, #72]	; 0x48
 800029e:	2b01      	cmp	r3, #1
 80002a0:	d02c      	beq.n	80002fc <get_eit_entry+0x88>
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	f101 0004 	add.w	r0, r1, #4
 80002a8:	db24      	blt.n	80002f4 <get_eit_entry+0x80>
 80002aa:	f7ff ff97 	bl	80001dc <selfrel_offset31>
 80002ae:	2300      	movs	r3, #0
 80002b0:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 80002b4:	6803      	ldr	r3, [r0, #0]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	db11      	blt.n	80002de <get_eit_entry+0x6a>
 80002ba:	f7ff ff8f 	bl	80001dc <selfrel_offset31>
 80002be:	6120      	str	r0, [r4, #16]
 80002c0:	2000      	movs	r0, #0
 80002c2:	b003      	add	sp, #12
 80002c4:	bd30      	pop	{r4, r5, pc}
 80002c6:	2300      	movs	r3, #0
 80002c8:	2009      	movs	r0, #9
 80002ca:	6123      	str	r3, [r4, #16]
 80002cc:	b003      	add	sp, #12
 80002ce:	bd30      	pop	{r4, r5, pc}
 80002d0:	4b0d      	ldr	r3, [pc, #52]	; (8000308 <get_eit_entry+0x94>)
 80002d2:	490e      	ldr	r1, [pc, #56]	; (800030c <get_eit_entry+0x98>)
 80002d4:	1ac9      	subs	r1, r1, r3
 80002d6:	10c9      	asrs	r1, r1, #3
 80002d8:	4618      	mov	r0, r3
 80002da:	9101      	str	r1, [sp, #4]
 80002dc:	e7d6      	b.n	800028c <get_eit_entry+0x18>
 80002de:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80002e2:	f7ff ffb3 	bl	800024c <__gnu_unwind_get_pr_addr>
 80002e6:	2800      	cmp	r0, #0
 80002e8:	6120      	str	r0, [r4, #16]
 80002ea:	bf14      	ite	ne
 80002ec:	2000      	movne	r0, #0
 80002ee:	2009      	moveq	r0, #9
 80002f0:	b003      	add	sp, #12
 80002f2:	bd30      	pop	{r4, r5, pc}
 80002f4:	2301      	movs	r3, #1
 80002f6:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 80002fa:	e7db      	b.n	80002b4 <get_eit_entry+0x40>
 80002fc:	2300      	movs	r3, #0
 80002fe:	6123      	str	r3, [r4, #16]
 8000300:	2005      	movs	r0, #5
 8000302:	e7de      	b.n	80002c2 <get_eit_entry+0x4e>
 8000304:	00000000 	.word	0x00000000
 8000308:	08004e10 	.word	0x08004e10
 800030c:	08004f28 	.word	0x08004f28

08000310 <restore_non_core_regs>:
 8000310:	6803      	ldr	r3, [r0, #0]
 8000312:	07da      	lsls	r2, r3, #31
 8000314:	b510      	push	{r4, lr}
 8000316:	4604      	mov	r4, r0
 8000318:	d406      	bmi.n	8000328 <restore_non_core_regs+0x18>
 800031a:	079b      	lsls	r3, r3, #30
 800031c:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000320:	d509      	bpl.n	8000336 <restore_non_core_regs+0x26>
 8000322:	f000 fc5b 	bl	8000bdc <__gnu_Unwind_Restore_VFP_D>
 8000326:	6823      	ldr	r3, [r4, #0]
 8000328:	0759      	lsls	r1, r3, #29
 800032a:	d509      	bpl.n	8000340 <restore_non_core_regs+0x30>
 800032c:	071a      	lsls	r2, r3, #28
 800032e:	d50e      	bpl.n	800034e <restore_non_core_regs+0x3e>
 8000330:	06db      	lsls	r3, r3, #27
 8000332:	d513      	bpl.n	800035c <restore_non_core_regs+0x4c>
 8000334:	bd10      	pop	{r4, pc}
 8000336:	f000 fc49 	bl	8000bcc <__gnu_Unwind_Restore_VFP>
 800033a:	6823      	ldr	r3, [r4, #0]
 800033c:	0759      	lsls	r1, r3, #29
 800033e:	d4f5      	bmi.n	800032c <restore_non_core_regs+0x1c>
 8000340:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000344:	f000 fc52 	bl	8000bec <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000348:	6823      	ldr	r3, [r4, #0]
 800034a:	071a      	lsls	r2, r3, #28
 800034c:	d4f0      	bmi.n	8000330 <restore_non_core_regs+0x20>
 800034e:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000352:	f000 fc53 	bl	8000bfc <__gnu_Unwind_Restore_WMMXD>
 8000356:	6823      	ldr	r3, [r4, #0]
 8000358:	06db      	lsls	r3, r3, #27
 800035a:	d4eb      	bmi.n	8000334 <restore_non_core_regs+0x24>
 800035c:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000364:	f000 bc8e 	b.w	8000c84 <__gnu_Unwind_Restore_WMMXC>

08000368 <__gnu_unwind_24bit.constprop.0>:
 8000368:	2009      	movs	r0, #9
 800036a:	4770      	bx	lr

0800036c <_Unwind_decode_typeinfo_ptr.constprop.0>:
 800036c:	4603      	mov	r3, r0
 800036e:	6800      	ldr	r0, [r0, #0]
 8000370:	b100      	cbz	r0, 8000374 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 8000372:	4418      	add	r0, r3
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop

08000378 <_Unwind_DebugHook>:
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <unwind_phase2>:
 800037c:	b570      	push	{r4, r5, r6, lr}
 800037e:	4604      	mov	r4, r0
 8000380:	460e      	mov	r6, r1
 8000382:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000384:	4620      	mov	r0, r4
 8000386:	f7ff ff75 	bl	8000274 <get_eit_entry>
 800038a:	4605      	mov	r5, r0
 800038c:	b988      	cbnz	r0, 80003b2 <unwind_phase2+0x36>
 800038e:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8000390:	6162      	str	r2, [r4, #20]
 8000392:	6923      	ldr	r3, [r4, #16]
 8000394:	4632      	mov	r2, r6
 8000396:	4621      	mov	r1, r4
 8000398:	2001      	movs	r0, #1
 800039a:	4798      	blx	r3
 800039c:	2808      	cmp	r0, #8
 800039e:	d0f0      	beq.n	8000382 <unwind_phase2+0x6>
 80003a0:	2807      	cmp	r0, #7
 80003a2:	d106      	bne.n	80003b2 <unwind_phase2+0x36>
 80003a4:	4628      	mov	r0, r5
 80003a6:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80003a8:	f7ff ffe6 	bl	8000378 <_Unwind_DebugHook>
 80003ac:	1d30      	adds	r0, r6, #4
 80003ae:	f000 fc01 	bl	8000bb4 <__restore_core_regs>
 80003b2:	f004 fa5d 	bl	8004870 <abort>
 80003b6:	bf00      	nop

080003b8 <unwind_phase2_forced>:
 80003b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003bc:	1d0d      	adds	r5, r1, #4
 80003be:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80003c2:	f8d0 9018 	ldr.w	r9, [r0, #24]
 80003c6:	4607      	mov	r7, r0
 80003c8:	4614      	mov	r4, r2
 80003ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003cc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80003d0:	f10d 0c0c 	add.w	ip, sp, #12
 80003d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80003d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80003de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80003e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80003e8:	ae02      	add	r6, sp, #8
 80003ea:	f04f 0e00 	mov.w	lr, #0
 80003ee:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80003f2:	f8c6 e000 	str.w	lr, [r6]
 80003f6:	e020      	b.n	800043a <unwind_phase2_forced+0x82>
 80003f8:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80003fa:	617b      	str	r3, [r7, #20]
 80003fc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000400:	4631      	mov	r1, r6
 8000402:	a87a      	add	r0, sp, #488	; 0x1e8
 8000404:	f004 fbc6 	bl	8004b94 <memcpy>
 8000408:	693b      	ldr	r3, [r7, #16]
 800040a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800040c:	4639      	mov	r1, r7
 800040e:	4650      	mov	r0, sl
 8000410:	4798      	blx	r3
 8000412:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8000414:	6473      	str	r3, [r6, #68]	; 0x44
 8000416:	4621      	mov	r1, r4
 8000418:	e9cd 6900 	strd	r6, r9, [sp]
 800041c:	4605      	mov	r5, r0
 800041e:	463b      	mov	r3, r7
 8000420:	463a      	mov	r2, r7
 8000422:	2001      	movs	r0, #1
 8000424:	47c0      	blx	r8
 8000426:	4604      	mov	r4, r0
 8000428:	b9e0      	cbnz	r0, 8000464 <unwind_phase2_forced+0xac>
 800042a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800042e:	a97a      	add	r1, sp, #488	; 0x1e8
 8000430:	4630      	mov	r0, r6
 8000432:	f004 fbaf 	bl	8004b94 <memcpy>
 8000436:	2d08      	cmp	r5, #8
 8000438:	d11a      	bne.n	8000470 <unwind_phase2_forced+0xb8>
 800043a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800043c:	4638      	mov	r0, r7
 800043e:	f7ff ff19 	bl	8000274 <get_eit_entry>
 8000442:	3409      	adds	r4, #9
 8000444:	fa5f fa84 	uxtb.w	sl, r4
 8000448:	4605      	mov	r5, r0
 800044a:	2800      	cmp	r0, #0
 800044c:	d0d4      	beq.n	80003f8 <unwind_phase2_forced+0x40>
 800044e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000450:	6473      	str	r3, [r6, #68]	; 0x44
 8000452:	463a      	mov	r2, r7
 8000454:	e9cd 6900 	strd	r6, r9, [sp]
 8000458:	463b      	mov	r3, r7
 800045a:	f04a 0110 	orr.w	r1, sl, #16
 800045e:	2001      	movs	r0, #1
 8000460:	47c0      	blx	r8
 8000462:	b100      	cbz	r0, 8000466 <unwind_phase2_forced+0xae>
 8000464:	2509      	movs	r5, #9
 8000466:	4628      	mov	r0, r5
 8000468:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000470:	2d07      	cmp	r5, #7
 8000472:	d1f7      	bne.n	8000464 <unwind_phase2_forced+0xac>
 8000474:	4620      	mov	r0, r4
 8000476:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000478:	f7ff ff7e 	bl	8000378 <_Unwind_DebugHook>
 800047c:	a803      	add	r0, sp, #12
 800047e:	f000 fb99 	bl	8000bb4 <__restore_core_regs>
 8000482:	bf00      	nop

08000484 <_Unwind_GetCFA>:
 8000484:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000486:	4770      	bx	lr

08000488 <__gnu_Unwind_RaiseException>:
 8000488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800048c:	640b      	str	r3, [r1, #64]	; 0x40
 800048e:	f101 0c04 	add.w	ip, r1, #4
 8000492:	460e      	mov	r6, r1
 8000494:	4605      	mov	r5, r0
 8000496:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800049a:	b0f9      	sub	sp, #484	; 0x1e4
 800049c:	ac01      	add	r4, sp, #4
 800049e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80004a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80004aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004ac:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80004b0:	f04f 37ff 	mov.w	r7, #4294967295
 80004b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80004b8:	9700      	str	r7, [sp, #0]
 80004ba:	e006      	b.n	80004ca <__gnu_Unwind_RaiseException+0x42>
 80004bc:	692b      	ldr	r3, [r5, #16]
 80004be:	466a      	mov	r2, sp
 80004c0:	4629      	mov	r1, r5
 80004c2:	4798      	blx	r3
 80004c4:	2808      	cmp	r0, #8
 80004c6:	4604      	mov	r4, r0
 80004c8:	d108      	bne.n	80004dc <__gnu_Unwind_RaiseException+0x54>
 80004ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 80004cc:	4628      	mov	r0, r5
 80004ce:	f7ff fed1 	bl	8000274 <get_eit_entry>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	d0f2      	beq.n	80004bc <__gnu_Unwind_RaiseException+0x34>
 80004d6:	2009      	movs	r0, #9
 80004d8:	b079      	add	sp, #484	; 0x1e4
 80004da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004dc:	4668      	mov	r0, sp
 80004de:	f7ff ff17 	bl	8000310 <restore_non_core_regs>
 80004e2:	2c06      	cmp	r4, #6
 80004e4:	d1f7      	bne.n	80004d6 <__gnu_Unwind_RaiseException+0x4e>
 80004e6:	4631      	mov	r1, r6
 80004e8:	4628      	mov	r0, r5
 80004ea:	f7ff ff47 	bl	800037c <unwind_phase2>
 80004ee:	bf00      	nop

080004f0 <__gnu_Unwind_ForcedUnwind>:
 80004f0:	60c1      	str	r1, [r0, #12]
 80004f2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80004f4:	6182      	str	r2, [r0, #24]
 80004f6:	6419      	str	r1, [r3, #64]	; 0x40
 80004f8:	2200      	movs	r2, #0
 80004fa:	4619      	mov	r1, r3
 80004fc:	e75c      	b.n	80003b8 <unwind_phase2_forced>
 80004fe:	bf00      	nop

08000500 <__gnu_Unwind_Resume>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	68c6      	ldr	r6, [r0, #12]
 8000504:	6943      	ldr	r3, [r0, #20]
 8000506:	640b      	str	r3, [r1, #64]	; 0x40
 8000508:	b9ae      	cbnz	r6, 8000536 <__gnu_Unwind_Resume+0x36>
 800050a:	6903      	ldr	r3, [r0, #16]
 800050c:	460a      	mov	r2, r1
 800050e:	4604      	mov	r4, r0
 8000510:	460d      	mov	r5, r1
 8000512:	4601      	mov	r1, r0
 8000514:	2002      	movs	r0, #2
 8000516:	4798      	blx	r3
 8000518:	2807      	cmp	r0, #7
 800051a:	d005      	beq.n	8000528 <__gnu_Unwind_Resume+0x28>
 800051c:	2808      	cmp	r0, #8
 800051e:	d10f      	bne.n	8000540 <__gnu_Unwind_Resume+0x40>
 8000520:	4629      	mov	r1, r5
 8000522:	4620      	mov	r0, r4
 8000524:	f7ff ff2a 	bl	800037c <unwind_phase2>
 8000528:	4630      	mov	r0, r6
 800052a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800052c:	f7ff ff24 	bl	8000378 <_Unwind_DebugHook>
 8000530:	1d28      	adds	r0, r5, #4
 8000532:	f000 fb3f 	bl	8000bb4 <__restore_core_regs>
 8000536:	2201      	movs	r2, #1
 8000538:	f7ff ff3e 	bl	80003b8 <unwind_phase2_forced>
 800053c:	f004 f998 	bl	8004870 <abort>
 8000540:	f004 f996 	bl	8004870 <abort>

08000544 <__gnu_Unwind_Resume_or_Rethrow>:
 8000544:	68c2      	ldr	r2, [r0, #12]
 8000546:	b11a      	cbz	r2, 8000550 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000548:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800054a:	640a      	str	r2, [r1, #64]	; 0x40
 800054c:	2200      	movs	r2, #0
 800054e:	e733      	b.n	80003b8 <unwind_phase2_forced>
 8000550:	e79a      	b.n	8000488 <__gnu_Unwind_RaiseException>
 8000552:	bf00      	nop

08000554 <_Unwind_Complete>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <_Unwind_DeleteException>:
 8000558:	6883      	ldr	r3, [r0, #8]
 800055a:	4601      	mov	r1, r0
 800055c:	b10b      	cbz	r3, 8000562 <_Unwind_DeleteException+0xa>
 800055e:	2001      	movs	r0, #1
 8000560:	4718      	bx	r3
 8000562:	4770      	bx	lr

08000564 <_Unwind_VRS_Get>:
 8000564:	2901      	cmp	r1, #1
 8000566:	d012      	beq.n	800058e <_Unwind_VRS_Get+0x2a>
 8000568:	d809      	bhi.n	800057e <_Unwind_VRS_Get+0x1a>
 800056a:	b973      	cbnz	r3, 800058a <_Unwind_VRS_Get+0x26>
 800056c:	2a0f      	cmp	r2, #15
 800056e:	d80c      	bhi.n	800058a <_Unwind_VRS_Get+0x26>
 8000570:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000574:	4618      	mov	r0, r3
 8000576:	6853      	ldr	r3, [r2, #4]
 8000578:	9a00      	ldr	r2, [sp, #0]
 800057a:	6013      	str	r3, [r2, #0]
 800057c:	4770      	bx	lr
 800057e:	3903      	subs	r1, #3
 8000580:	2901      	cmp	r1, #1
 8000582:	bf94      	ite	ls
 8000584:	2001      	movls	r0, #1
 8000586:	2002      	movhi	r0, #2
 8000588:	4770      	bx	lr
 800058a:	2002      	movs	r0, #2
 800058c:	4770      	bx	lr
 800058e:	4608      	mov	r0, r1
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <_Unwind_GetGR>:
 8000594:	b500      	push	{lr}
 8000596:	b085      	sub	sp, #20
 8000598:	460a      	mov	r2, r1
 800059a:	2300      	movs	r3, #0
 800059c:	a903      	add	r1, sp, #12
 800059e:	9100      	str	r1, [sp, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	f7ff ffdf 	bl	8000564 <_Unwind_VRS_Get>
 80005a6:	9803      	ldr	r0, [sp, #12]
 80005a8:	b005      	add	sp, #20
 80005aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80005ae:	bf00      	nop

080005b0 <_Unwind_VRS_Set>:
 80005b0:	2901      	cmp	r1, #1
 80005b2:	d012      	beq.n	80005da <_Unwind_VRS_Set+0x2a>
 80005b4:	d809      	bhi.n	80005ca <_Unwind_VRS_Set+0x1a>
 80005b6:	b973      	cbnz	r3, 80005d6 <_Unwind_VRS_Set+0x26>
 80005b8:	2a0f      	cmp	r2, #15
 80005ba:	d80c      	bhi.n	80005d6 <_Unwind_VRS_Set+0x26>
 80005bc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80005c0:	9a00      	ldr	r2, [sp, #0]
 80005c2:	6812      	ldr	r2, [r2, #0]
 80005c4:	6042      	str	r2, [r0, #4]
 80005c6:	4618      	mov	r0, r3
 80005c8:	4770      	bx	lr
 80005ca:	3903      	subs	r1, #3
 80005cc:	2901      	cmp	r1, #1
 80005ce:	bf94      	ite	ls
 80005d0:	2001      	movls	r0, #1
 80005d2:	2002      	movhi	r0, #2
 80005d4:	4770      	bx	lr
 80005d6:	2002      	movs	r0, #2
 80005d8:	4770      	bx	lr
 80005da:	4608      	mov	r0, r1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <_Unwind_SetGR>:
 80005e0:	b510      	push	{r4, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	2300      	movs	r3, #0
 80005e6:	ac03      	add	r4, sp, #12
 80005e8:	9203      	str	r2, [sp, #12]
 80005ea:	9400      	str	r4, [sp, #0]
 80005ec:	460a      	mov	r2, r1
 80005ee:	4619      	mov	r1, r3
 80005f0:	f7ff ffde 	bl	80005b0 <_Unwind_VRS_Set>
 80005f4:	b004      	add	sp, #16
 80005f6:	bd10      	pop	{r4, pc}

080005f8 <__gnu_Unwind_Backtrace>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80005fc:	6413      	str	r3, [r2, #64]	; 0x40
 80005fe:	f102 0c04 	add.w	ip, r2, #4
 8000602:	4605      	mov	r5, r0
 8000604:	460c      	mov	r4, r1
 8000606:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800060a:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800060e:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 8000612:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000616:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800061a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800061e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000622:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000626:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800062a:	f04f 36ff 	mov.w	r6, #4294967295
 800062e:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8000632:	9616      	str	r6, [sp, #88]	; 0x58
 8000634:	e010      	b.n	8000658 <__gnu_Unwind_Backtrace+0x60>
 8000636:	f7ff ffd3 	bl	80005e0 <_Unwind_SetGR>
 800063a:	4621      	mov	r1, r4
 800063c:	a816      	add	r0, sp, #88	; 0x58
 800063e:	47a8      	blx	r5
 8000640:	4603      	mov	r3, r0
 8000642:	aa16      	add	r2, sp, #88	; 0x58
 8000644:	4669      	mov	r1, sp
 8000646:	2008      	movs	r0, #8
 8000648:	b983      	cbnz	r3, 800066c <__gnu_Unwind_Backtrace+0x74>
 800064a:	9b04      	ldr	r3, [sp, #16]
 800064c:	4798      	blx	r3
 800064e:	2805      	cmp	r0, #5
 8000650:	4606      	mov	r6, r0
 8000652:	d00c      	beq.n	800066e <__gnu_Unwind_Backtrace+0x76>
 8000654:	2809      	cmp	r0, #9
 8000656:	d009      	beq.n	800066c <__gnu_Unwind_Backtrace+0x74>
 8000658:	9926      	ldr	r1, [sp, #152]	; 0x98
 800065a:	4668      	mov	r0, sp
 800065c:	f7ff fe0a 	bl	8000274 <get_eit_entry>
 8000660:	4603      	mov	r3, r0
 8000662:	466a      	mov	r2, sp
 8000664:	210c      	movs	r1, #12
 8000666:	a816      	add	r0, sp, #88	; 0x58
 8000668:	2b00      	cmp	r3, #0
 800066a:	d0e4      	beq.n	8000636 <__gnu_Unwind_Backtrace+0x3e>
 800066c:	2609      	movs	r6, #9
 800066e:	a816      	add	r0, sp, #88	; 0x58
 8000670:	f7ff fe4e 	bl	8000310 <restore_non_core_regs>
 8000674:	4630      	mov	r0, r6
 8000676:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 800067a:	bd70      	pop	{r4, r5, r6, pc}

0800067c <__gnu_unwind_pr_common>:
 800067c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000680:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8000682:	b089      	sub	sp, #36	; 0x24
 8000684:	461e      	mov	r6, r3
 8000686:	f854 3b04 	ldr.w	r3, [r4], #4
 800068a:	9406      	str	r4, [sp, #24]
 800068c:	460d      	mov	r5, r1
 800068e:	4617      	mov	r7, r2
 8000690:	f000 0803 	and.w	r8, r0, #3
 8000694:	2e00      	cmp	r6, #0
 8000696:	d079      	beq.n	800078c <__gnu_unwind_pr_common+0x110>
 8000698:	0c1a      	lsrs	r2, r3, #16
 800069a:	041b      	lsls	r3, r3, #16
 800069c:	9305      	str	r3, [sp, #20]
 800069e:	f88d 201d 	strb.w	r2, [sp, #29]
 80006a2:	2302      	movs	r3, #2
 80006a4:	b2d2      	uxtb	r2, r2
 80006a6:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80006aa:	f88d 301c 	strb.w	r3, [sp, #28]
 80006ae:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80006b0:	f1b8 0f02 	cmp.w	r8, #2
 80006b4:	bf08      	it	eq
 80006b6:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80006b8:	f013 0301 	ands.w	r3, r3, #1
 80006bc:	d00c      	beq.n	80006d8 <__gnu_unwind_pr_common+0x5c>
 80006be:	a905      	add	r1, sp, #20
 80006c0:	4638      	mov	r0, r7
 80006c2:	f000 fb79 	bl	8000db8 <__gnu_unwind_execute>
 80006c6:	b918      	cbnz	r0, 80006d0 <__gnu_unwind_pr_common+0x54>
 80006c8:	2008      	movs	r0, #8
 80006ca:	b009      	add	sp, #36	; 0x24
 80006cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006d0:	2009      	movs	r0, #9
 80006d2:	b009      	add	sp, #36	; 0x24
 80006d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006d8:	f8d4 a000 	ldr.w	sl, [r4]
 80006dc:	f1ba 0f00 	cmp.w	sl, #0
 80006e0:	d0ed      	beq.n	80006be <__gnu_unwind_pr_common+0x42>
 80006e2:	9301      	str	r3, [sp, #4]
 80006e4:	f000 0308 	and.w	r3, r0, #8
 80006e8:	9302      	str	r3, [sp, #8]
 80006ea:	2e02      	cmp	r6, #2
 80006ec:	d04a      	beq.n	8000784 <__gnu_unwind_pr_common+0x108>
 80006ee:	f8b4 a000 	ldrh.w	sl, [r4]
 80006f2:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 80006f6:	3404      	adds	r4, #4
 80006f8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80006fa:	f029 0b01 	bic.w	fp, r9, #1
 80006fe:	210f      	movs	r1, #15
 8000700:	4638      	mov	r0, r7
 8000702:	449b      	add	fp, r3
 8000704:	f7ff ff46 	bl	8000594 <_Unwind_GetGR>
 8000708:	4583      	cmp	fp, r0
 800070a:	d839      	bhi.n	8000780 <__gnu_unwind_pr_common+0x104>
 800070c:	f02a 0301 	bic.w	r3, sl, #1
 8000710:	449b      	add	fp, r3
 8000712:	4583      	cmp	fp, r0
 8000714:	bf94      	ite	ls
 8000716:	2000      	movls	r0, #0
 8000718:	2001      	movhi	r0, #1
 800071a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800071e:	f003 0302 	and.w	r3, r3, #2
 8000722:	f00a 0a01 	and.w	sl, sl, #1
 8000726:	ea43 030a 	orr.w	r3, r3, sl
 800072a:	2b01      	cmp	r3, #1
 800072c:	d049      	beq.n	80007c2 <__gnu_unwind_pr_common+0x146>
 800072e:	2b02      	cmp	r3, #2
 8000730:	d032      	beq.n	8000798 <__gnu_unwind_pr_common+0x11c>
 8000732:	2b00      	cmp	r3, #0
 8000734:	d1cc      	bne.n	80006d0 <__gnu_unwind_pr_common+0x54>
 8000736:	f1b8 0f00 	cmp.w	r8, #0
 800073a:	d002      	beq.n	8000742 <__gnu_unwind_pr_common+0xc6>
 800073c:	2800      	cmp	r0, #0
 800073e:	f040 80cd 	bne.w	80008dc <__gnu_unwind_pr_common+0x260>
 8000742:	3404      	adds	r4, #4
 8000744:	f8d4 a000 	ldr.w	sl, [r4]
 8000748:	f1ba 0f00 	cmp.w	sl, #0
 800074c:	d1cd      	bne.n	80006ea <__gnu_unwind_pr_common+0x6e>
 800074e:	a905      	add	r1, sp, #20
 8000750:	4638      	mov	r0, r7
 8000752:	f000 fb31 	bl	8000db8 <__gnu_unwind_execute>
 8000756:	2800      	cmp	r0, #0
 8000758:	d1ba      	bne.n	80006d0 <__gnu_unwind_pr_common+0x54>
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d0b3      	beq.n	80006c8 <__gnu_unwind_pr_common+0x4c>
 8000760:	210f      	movs	r1, #15
 8000762:	4638      	mov	r0, r7
 8000764:	f7ff ff16 	bl	8000594 <_Unwind_GetGR>
 8000768:	210e      	movs	r1, #14
 800076a:	4602      	mov	r2, r0
 800076c:	4638      	mov	r0, r7
 800076e:	f7ff ff37 	bl	80005e0 <_Unwind_SetGR>
 8000772:	4638      	mov	r0, r7
 8000774:	4a6a      	ldr	r2, [pc, #424]	; (8000920 <__gnu_unwind_pr_common+0x2a4>)
 8000776:	210f      	movs	r1, #15
 8000778:	f7ff ff32 	bl	80005e0 <_Unwind_SetGR>
 800077c:	2007      	movs	r0, #7
 800077e:	e7a8      	b.n	80006d2 <__gnu_unwind_pr_common+0x56>
 8000780:	2000      	movs	r0, #0
 8000782:	e7ca      	b.n	800071a <__gnu_unwind_pr_common+0x9e>
 8000784:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8000788:	3408      	adds	r4, #8
 800078a:	e7b5      	b.n	80006f8 <__gnu_unwind_pr_common+0x7c>
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	9305      	str	r3, [sp, #20]
 8000790:	2303      	movs	r3, #3
 8000792:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000796:	e78a      	b.n	80006ae <__gnu_unwind_pr_common+0x32>
 8000798:	6823      	ldr	r3, [r4, #0]
 800079a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800079e:	f1b8 0f00 	cmp.w	r8, #0
 80007a2:	d145      	bne.n	8000830 <__gnu_unwind_pr_common+0x1b4>
 80007a4:	b128      	cbz	r0, 80007b2 <__gnu_unwind_pr_common+0x136>
 80007a6:	9a02      	ldr	r2, [sp, #8]
 80007a8:	2a00      	cmp	r2, #0
 80007aa:	d05c      	beq.n	8000866 <__gnu_unwind_pr_common+0x1ea>
 80007ac:	f1bb 0f00 	cmp.w	fp, #0
 80007b0:	d074      	beq.n	800089c <__gnu_unwind_pr_common+0x220>
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	da00      	bge.n	80007b8 <__gnu_unwind_pr_common+0x13c>
 80007b6:	3404      	adds	r4, #4
 80007b8:	f10b 0b01 	add.w	fp, fp, #1
 80007bc:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80007c0:	e7c0      	b.n	8000744 <__gnu_unwind_pr_common+0xc8>
 80007c2:	f1b8 0f00 	cmp.w	r8, #0
 80007c6:	d119      	bne.n	80007fc <__gnu_unwind_pr_common+0x180>
 80007c8:	b1b0      	cbz	r0, 80007f8 <__gnu_unwind_pr_common+0x17c>
 80007ca:	6863      	ldr	r3, [r4, #4]
 80007cc:	6822      	ldr	r2, [r4, #0]
 80007ce:	1c99      	adds	r1, r3, #2
 80007d0:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80007d4:	f43f af7c 	beq.w	80006d0 <__gnu_unwind_pr_common+0x54>
 80007d8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80007dc:	3301      	adds	r3, #1
 80007de:	9104      	str	r1, [sp, #16]
 80007e0:	f000 8090 	beq.w	8000904 <__gnu_unwind_pr_common+0x288>
 80007e4:	1d20      	adds	r0, r4, #4
 80007e6:	f7ff fdc1 	bl	800036c <_Unwind_decode_typeinfo_ptr.constprop.0>
 80007ea:	ab04      	add	r3, sp, #16
 80007ec:	4601      	mov	r1, r0
 80007ee:	4628      	mov	r0, r5
 80007f0:	f003 fb72 	bl	8003ed8 <__cxa_type_match>
 80007f4:	2800      	cmp	r0, #0
 80007f6:	d15b      	bne.n	80008b0 <__gnu_unwind_pr_common+0x234>
 80007f8:	3408      	adds	r4, #8
 80007fa:	e7a3      	b.n	8000744 <__gnu_unwind_pr_common+0xc8>
 80007fc:	210d      	movs	r1, #13
 80007fe:	4638      	mov	r0, r7
 8000800:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000804:	f7ff fec6 	bl	8000594 <_Unwind_GetGR>
 8000808:	4581      	cmp	r9, r0
 800080a:	d1f5      	bne.n	80007f8 <__gnu_unwind_pr_common+0x17c>
 800080c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800080e:	429c      	cmp	r4, r3
 8000810:	d1f2      	bne.n	80007f8 <__gnu_unwind_pr_common+0x17c>
 8000812:	4620      	mov	r0, r4
 8000814:	f7ff fce2 	bl	80001dc <selfrel_offset31>
 8000818:	210f      	movs	r1, #15
 800081a:	4602      	mov	r2, r0
 800081c:	4638      	mov	r0, r7
 800081e:	f7ff fedf 	bl	80005e0 <_Unwind_SetGR>
 8000822:	4638      	mov	r0, r7
 8000824:	462a      	mov	r2, r5
 8000826:	2100      	movs	r1, #0
 8000828:	f7ff feda 	bl	80005e0 <_Unwind_SetGR>
 800082c:	2007      	movs	r0, #7
 800082e:	e750      	b.n	80006d2 <__gnu_unwind_pr_common+0x56>
 8000830:	210d      	movs	r1, #13
 8000832:	4638      	mov	r0, r7
 8000834:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000838:	f7ff feac 	bl	8000594 <_Unwind_GetGR>
 800083c:	4581      	cmp	r9, r0
 800083e:	d001      	beq.n	8000844 <__gnu_unwind_pr_common+0x1c8>
 8000840:	6823      	ldr	r3, [r4, #0]
 8000842:	e7b6      	b.n	80007b2 <__gnu_unwind_pr_common+0x136>
 8000844:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000846:	429c      	cmp	r4, r3
 8000848:	d1fa      	bne.n	8000840 <__gnu_unwind_pr_common+0x1c4>
 800084a:	2304      	movs	r3, #4
 800084c:	2200      	movs	r2, #0
 800084e:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 8000852:	18e3      	adds	r3, r4, r3
 8000854:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8000858:	636b      	str	r3, [r5, #52]	; 0x34
 800085a:	6823      	ldr	r3, [r4, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	db59      	blt.n	8000914 <__gnu_unwind_pr_common+0x298>
 8000860:	2301      	movs	r3, #1
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	e7a8      	b.n	80007b8 <__gnu_unwind_pr_common+0x13c>
 8000866:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800086a:	f8cd 800c 	str.w	r8, [sp, #12]
 800086e:	f104 0a04 	add.w	sl, r4, #4
 8000872:	46b0      	mov	r8, r6
 8000874:	4691      	mov	r9, r2
 8000876:	461e      	mov	r6, r3
 8000878:	e00e      	b.n	8000898 <__gnu_unwind_pr_common+0x21c>
 800087a:	4650      	mov	r0, sl
 800087c:	9604      	str	r6, [sp, #16]
 800087e:	f7ff fd75 	bl	800036c <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000882:	2200      	movs	r2, #0
 8000884:	4601      	mov	r1, r0
 8000886:	ab04      	add	r3, sp, #16
 8000888:	4628      	mov	r0, r5
 800088a:	f109 0901 	add.w	r9, r9, #1
 800088e:	f10a 0a04 	add.w	sl, sl, #4
 8000892:	f003 fb21 	bl	8003ed8 <__cxa_type_match>
 8000896:	b9e0      	cbnz	r0, 80008d2 <__gnu_unwind_pr_common+0x256>
 8000898:	45d9      	cmp	r9, fp
 800089a:	d1ee      	bne.n	800087a <__gnu_unwind_pr_common+0x1fe>
 800089c:	210d      	movs	r1, #13
 800089e:	4638      	mov	r0, r7
 80008a0:	f7ff fe78 	bl	8000594 <_Unwind_GetGR>
 80008a4:	9b04      	ldr	r3, [sp, #16]
 80008a6:	62ac      	str	r4, [r5, #40]	; 0x28
 80008a8:	e9c5 0308 	strd	r0, r3, [r5, #32]
 80008ac:	2006      	movs	r0, #6
 80008ae:	e710      	b.n	80006d2 <__gnu_unwind_pr_common+0x56>
 80008b0:	4681      	mov	r9, r0
 80008b2:	210d      	movs	r1, #13
 80008b4:	4638      	mov	r0, r7
 80008b6:	f7ff fe6d 	bl	8000594 <_Unwind_GetGR>
 80008ba:	f1b9 0f02 	cmp.w	r9, #2
 80008be:	6228      	str	r0, [r5, #32]
 80008c0:	d125      	bne.n	800090e <__gnu_unwind_pr_common+0x292>
 80008c2:	462b      	mov	r3, r5
 80008c4:	9a04      	ldr	r2, [sp, #16]
 80008c6:	f843 2f2c 	str.w	r2, [r3, #44]!
 80008ca:	626b      	str	r3, [r5, #36]	; 0x24
 80008cc:	62ac      	str	r4, [r5, #40]	; 0x28
 80008ce:	2006      	movs	r0, #6
 80008d0:	e6ff      	b.n	80006d2 <__gnu_unwind_pr_common+0x56>
 80008d2:	4646      	mov	r6, r8
 80008d4:	6823      	ldr	r3, [r4, #0]
 80008d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80008da:	e76a      	b.n	80007b2 <__gnu_unwind_pr_common+0x136>
 80008dc:	4620      	mov	r0, r4
 80008de:	f7ff fc7d 	bl	80001dc <selfrel_offset31>
 80008e2:	3404      	adds	r4, #4
 80008e4:	4602      	mov	r2, r0
 80008e6:	63ac      	str	r4, [r5, #56]	; 0x38
 80008e8:	4628      	mov	r0, r5
 80008ea:	4614      	mov	r4, r2
 80008ec:	f003 fb52 	bl	8003f94 <__cxa_begin_cleanup>
 80008f0:	2800      	cmp	r0, #0
 80008f2:	f43f aeed 	beq.w	80006d0 <__gnu_unwind_pr_common+0x54>
 80008f6:	4638      	mov	r0, r7
 80008f8:	4622      	mov	r2, r4
 80008fa:	210f      	movs	r1, #15
 80008fc:	f7ff fe70 	bl	80005e0 <_Unwind_SetGR>
 8000900:	2007      	movs	r0, #7
 8000902:	e6e6      	b.n	80006d2 <__gnu_unwind_pr_common+0x56>
 8000904:	210d      	movs	r1, #13
 8000906:	4638      	mov	r0, r7
 8000908:	f7ff fe44 	bl	8000594 <_Unwind_GetGR>
 800090c:	6228      	str	r0, [r5, #32]
 800090e:	9b04      	ldr	r3, [sp, #16]
 8000910:	626b      	str	r3, [r5, #36]	; 0x24
 8000912:	e7db      	b.n	80008cc <__gnu_unwind_pr_common+0x250>
 8000914:	f10b 0001 	add.w	r0, fp, #1
 8000918:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800091c:	e77a      	b.n	8000814 <__gnu_unwind_pr_common+0x198>
 800091e:	bf00      	nop
 8000920:	08004849 	.word	0x08004849

08000924 <__aeabi_unwind_cpp_pr0>:
 8000924:	2300      	movs	r3, #0
 8000926:	e6a9      	b.n	800067c <__gnu_unwind_pr_common>

08000928 <__aeabi_unwind_cpp_pr1>:
 8000928:	2301      	movs	r3, #1
 800092a:	e6a7      	b.n	800067c <__gnu_unwind_pr_common>

0800092c <__aeabi_unwind_cpp_pr2>:
 800092c:	2302      	movs	r3, #2
 800092e:	e6a5      	b.n	800067c <__gnu_unwind_pr_common>

08000930 <_Unwind_VRS_Pop>:
 8000930:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000934:	4606      	mov	r6, r0
 8000936:	b0c3      	sub	sp, #268	; 0x10c
 8000938:	4615      	mov	r5, r2
 800093a:	461c      	mov	r4, r3
 800093c:	2904      	cmp	r1, #4
 800093e:	f200 80bf 	bhi.w	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000942:	e8df f001 	tbb	[pc, r1]
 8000946:	579e      	.short	0x579e
 8000948:	2dbd      	.short	0x2dbd
 800094a:	03          	.byte	0x03
 800094b:	00          	.byte	0x00
 800094c:	2c00      	cmp	r4, #0
 800094e:	f040 80b7 	bne.w	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000952:	2a10      	cmp	r2, #16
 8000954:	f200 80b4 	bhi.w	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000958:	6803      	ldr	r3, [r0, #0]
 800095a:	06d8      	lsls	r0, r3, #27
 800095c:	f100 80f9 	bmi.w	8000b52 <_Unwind_VRS_Pop+0x222>
 8000960:	af20      	add	r7, sp, #128	; 0x80
 8000962:	4638      	mov	r0, r7
 8000964:	f000 f998 	bl	8000c98 <__gnu_Unwind_Save_WMMXC>
 8000968:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 800096a:	4639      	mov	r1, r7
 800096c:	2300      	movs	r3, #0
 800096e:	f04f 0c01 	mov.w	ip, #1
 8000972:	fa0c f203 	lsl.w	r2, ip, r3
 8000976:	422a      	tst	r2, r5
 8000978:	4620      	mov	r0, r4
 800097a:	f103 0301 	add.w	r3, r3, #1
 800097e:	d003      	beq.n	8000988 <_Unwind_VRS_Pop+0x58>
 8000980:	f850 2b04 	ldr.w	r2, [r0], #4
 8000984:	600a      	str	r2, [r1, #0]
 8000986:	4604      	mov	r4, r0
 8000988:	2b04      	cmp	r3, #4
 800098a:	f101 0104 	add.w	r1, r1, #4
 800098e:	d1f0      	bne.n	8000972 <_Unwind_VRS_Pop+0x42>
 8000990:	4638      	mov	r0, r7
 8000992:	63b4      	str	r4, [r6, #56]	; 0x38
 8000994:	f000 f976 	bl	8000c84 <__gnu_Unwind_Restore_WMMXC>
 8000998:	2000      	movs	r0, #0
 800099a:	b043      	add	sp, #268	; 0x10c
 800099c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80009a0:	2c03      	cmp	r4, #3
 80009a2:	f040 808d 	bne.w	8000ac0 <_Unwind_VRS_Pop+0x190>
 80009a6:	b294      	uxth	r4, r2
 80009a8:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 80009ac:	2b10      	cmp	r3, #16
 80009ae:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80009b2:	f200 8085 	bhi.w	8000ac0 <_Unwind_VRS_Pop+0x190>
 80009b6:	6803      	ldr	r3, [r0, #0]
 80009b8:	071f      	lsls	r7, r3, #28
 80009ba:	f100 80d2 	bmi.w	8000b62 <_Unwind_VRS_Pop+0x232>
 80009be:	af20      	add	r7, sp, #128	; 0x80
 80009c0:	4638      	mov	r0, r7
 80009c2:	f000 f93d 	bl	8000c40 <__gnu_Unwind_Save_WMMXD>
 80009c6:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80009c8:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80009cc:	b154      	cbz	r4, 80009e4 <_Unwind_VRS_Pop+0xb4>
 80009ce:	460b      	mov	r3, r1
 80009d0:	1ad0      	subs	r0, r2, r3
 80009d2:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80009d6:	00e4      	lsls	r4, r4, #3
 80009d8:	581d      	ldr	r5, [r3, r0]
 80009da:	f843 5b04 	str.w	r5, [r3], #4
 80009de:	428b      	cmp	r3, r1
 80009e0:	d1fa      	bne.n	80009d8 <_Unwind_VRS_Pop+0xa8>
 80009e2:	4422      	add	r2, r4
 80009e4:	4638      	mov	r0, r7
 80009e6:	63b2      	str	r2, [r6, #56]	; 0x38
 80009e8:	f000 f908 	bl	8000bfc <__gnu_Unwind_Restore_WMMXD>
 80009ec:	2000      	movs	r0, #0
 80009ee:	b043      	add	sp, #268	; 0x10c
 80009f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80009f4:	2c01      	cmp	r4, #1
 80009f6:	ea4f 4812 	mov.w	r8, r2, lsr #16
 80009fa:	b295      	uxth	r5, r2
 80009fc:	d05c      	beq.n	8000ab8 <_Unwind_VRS_Pop+0x188>
 80009fe:	2c05      	cmp	r4, #5
 8000a00:	d15e      	bne.n	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000a02:	eb08 0905 	add.w	r9, r8, r5
 8000a06:	f1b9 0f20 	cmp.w	r9, #32
 8000a0a:	d859      	bhi.n	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000a0c:	f1b8 0f0f 	cmp.w	r8, #15
 8000a10:	d979      	bls.n	8000b06 <_Unwind_VRS_Pop+0x1d6>
 8000a12:	46a9      	mov	r9, r5
 8000a14:	2d00      	cmp	r5, #0
 8000a16:	f040 808a 	bne.w	8000b2e <_Unwind_VRS_Pop+0x1fe>
 8000a1a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000a1c:	b36d      	cbz	r5, 8000a7a <_Unwind_VRS_Pop+0x14a>
 8000a1e:	af20      	add	r7, sp, #128	; 0x80
 8000a20:	f04f 0900 	mov.w	r9, #0
 8000a24:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8000a28:	3f04      	subs	r7, #4
 8000a2a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8000a2e:	f853 1b04 	ldr.w	r1, [r3], #4
 8000a32:	f847 1f04 	str.w	r1, [r7, #4]!
 8000a36:	42ab      	cmp	r3, r5
 8000a38:	d1f9      	bne.n	8000a2e <_Unwind_VRS_Pop+0xfe>
 8000a3a:	f1b9 0f00 	cmp.w	r9, #0
 8000a3e:	d00f      	beq.n	8000a60 <_Unwind_VRS_Pop+0x130>
 8000a40:	466f      	mov	r7, sp
 8000a42:	4641      	mov	r1, r8
 8000a44:	2910      	cmp	r1, #16
 8000a46:	bf38      	it	cc
 8000a48:	2110      	movcc	r1, #16
 8000a4a:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8000a4e:	3984      	subs	r1, #132	; 0x84
 8000a50:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8000a54:	f853 0b04 	ldr.w	r0, [r3], #4
 8000a58:	f841 0f04 	str.w	r0, [r1, #4]!
 8000a5c:	42ab      	cmp	r3, r5
 8000a5e:	d1f9      	bne.n	8000a54 <_Unwind_VRS_Pop+0x124>
 8000a60:	2c01      	cmp	r4, #1
 8000a62:	f000 8086 	beq.w	8000b72 <_Unwind_VRS_Pop+0x242>
 8000a66:	f1b8 0f0f 	cmp.w	r8, #15
 8000a6a:	63b5      	str	r5, [r6, #56]	; 0x38
 8000a6c:	d947      	bls.n	8000afe <_Unwind_VRS_Pop+0x1ce>
 8000a6e:	f1b9 0f00 	cmp.w	r9, #0
 8000a72:	d002      	beq.n	8000a7a <_Unwind_VRS_Pop+0x14a>
 8000a74:	4668      	mov	r0, sp
 8000a76:	f000 f8b9 	bl	8000bec <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	b043      	add	sp, #268	; 0x10c
 8000a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a82:	b9ec      	cbnz	r4, 8000ac0 <_Unwind_VRS_Pop+0x190>
 8000a84:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000a86:	4623      	mov	r3, r4
 8000a88:	fa1f fc82 	uxth.w	ip, r2
 8000a8c:	2401      	movs	r4, #1
 8000a8e:	1d37      	adds	r7, r6, #4
 8000a90:	fa04 f203 	lsl.w	r2, r4, r3
 8000a94:	ea12 0f0c 	tst.w	r2, ip
 8000a98:	4601      	mov	r1, r0
 8000a9a:	d004      	beq.n	8000aa6 <_Unwind_VRS_Pop+0x176>
 8000a9c:	f851 2b04 	ldr.w	r2, [r1], #4
 8000aa0:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8000aa4:	4608      	mov	r0, r1
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	2b10      	cmp	r3, #16
 8000aaa:	d1f1      	bne.n	8000a90 <_Unwind_VRS_Pop+0x160>
 8000aac:	f415 5500 	ands.w	r5, r5, #8192	; 0x2000
 8000ab0:	d1e3      	bne.n	8000a7a <_Unwind_VRS_Pop+0x14a>
 8000ab2:	63b0      	str	r0, [r6, #56]	; 0x38
 8000ab4:	4628      	mov	r0, r5
 8000ab6:	e004      	b.n	8000ac2 <_Unwind_VRS_Pop+0x192>
 8000ab8:	eb08 0305 	add.w	r3, r8, r5
 8000abc:	2b10      	cmp	r3, #16
 8000abe:	d903      	bls.n	8000ac8 <_Unwind_VRS_Pop+0x198>
 8000ac0:	2002      	movs	r0, #2
 8000ac2:	b043      	add	sp, #268	; 0x10c
 8000ac4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000ac8:	f1b8 0f0f 	cmp.w	r8, #15
 8000acc:	d8f8      	bhi.n	8000ac0 <_Unwind_VRS_Pop+0x190>
 8000ace:	6833      	ldr	r3, [r6, #0]
 8000ad0:	07da      	lsls	r2, r3, #31
 8000ad2:	d506      	bpl.n	8000ae2 <_Unwind_VRS_Pop+0x1b2>
 8000ad4:	4630      	mov	r0, r6
 8000ad6:	f023 0303 	bic.w	r3, r3, #3
 8000ada:	f840 3b48 	str.w	r3, [r0], #72
 8000ade:	f000 f879 	bl	8000bd4 <__gnu_Unwind_Save_VFP>
 8000ae2:	af20      	add	r7, sp, #128	; 0x80
 8000ae4:	4638      	mov	r0, r7
 8000ae6:	f000 f875 	bl	8000bd4 <__gnu_Unwind_Save_VFP>
 8000aea:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000aec:	2d00      	cmp	r5, #0
 8000aee:	d197      	bne.n	8000a20 <_Unwind_VRS_Pop+0xf0>
 8000af0:	461d      	mov	r5, r3
 8000af2:	3504      	adds	r5, #4
 8000af4:	63b5      	str	r5, [r6, #56]	; 0x38
 8000af6:	4638      	mov	r0, r7
 8000af8:	f000 f868 	bl	8000bcc <__gnu_Unwind_Restore_VFP>
 8000afc:	e7bd      	b.n	8000a7a <_Unwind_VRS_Pop+0x14a>
 8000afe:	a820      	add	r0, sp, #128	; 0x80
 8000b00:	f000 f86c 	bl	8000bdc <__gnu_Unwind_Restore_VFP_D>
 8000b04:	e7b3      	b.n	8000a6e <_Unwind_VRS_Pop+0x13e>
 8000b06:	f1b9 0f10 	cmp.w	r9, #16
 8000b0a:	d940      	bls.n	8000b8e <_Unwind_VRS_Pop+0x25e>
 8000b0c:	f1a9 0910 	sub.w	r9, r9, #16
 8000b10:	6833      	ldr	r3, [r6, #0]
 8000b12:	07d9      	lsls	r1, r3, #31
 8000b14:	d508      	bpl.n	8000b28 <_Unwind_VRS_Pop+0x1f8>
 8000b16:	f023 0301 	bic.w	r3, r3, #1
 8000b1a:	4630      	mov	r0, r6
 8000b1c:	f043 0302 	orr.w	r3, r3, #2
 8000b20:	f840 3b48 	str.w	r3, [r0], #72
 8000b24:	f000 f85e 	bl	8000be4 <__gnu_Unwind_Save_VFP_D>
 8000b28:	f1b9 0f00 	cmp.w	r9, #0
 8000b2c:	d032      	beq.n	8000b94 <_Unwind_VRS_Pop+0x264>
 8000b2e:	6833      	ldr	r3, [r6, #0]
 8000b30:	075a      	lsls	r2, r3, #29
 8000b32:	d420      	bmi.n	8000b76 <_Unwind_VRS_Pop+0x246>
 8000b34:	f1b8 0f0f 	cmp.w	r8, #15
 8000b38:	d925      	bls.n	8000b86 <_Unwind_VRS_Pop+0x256>
 8000b3a:	466f      	mov	r7, sp
 8000b3c:	4638      	mov	r0, r7
 8000b3e:	f1c8 0510 	rsb	r5, r8, #16
 8000b42:	f000 f857 	bl	8000bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b46:	2d00      	cmp	r5, #0
 8000b48:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000b4a:	f77f af7a 	ble.w	8000a42 <_Unwind_VRS_Pop+0x112>
 8000b4e:	af20      	add	r7, sp, #128	; 0x80
 8000b50:	e768      	b.n	8000a24 <_Unwind_VRS_Pop+0xf4>
 8000b52:	f023 0310 	bic.w	r3, r3, #16
 8000b56:	6033      	str	r3, [r6, #0]
 8000b58:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8000b5c:	f000 f89c 	bl	8000c98 <__gnu_Unwind_Save_WMMXC>
 8000b60:	e6fe      	b.n	8000960 <_Unwind_VRS_Pop+0x30>
 8000b62:	f023 0308 	bic.w	r3, r3, #8
 8000b66:	6003      	str	r3, [r0, #0]
 8000b68:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8000b6c:	f000 f868 	bl	8000c40 <__gnu_Unwind_Save_WMMXD>
 8000b70:	e725      	b.n	80009be <_Unwind_VRS_Pop+0x8e>
 8000b72:	af20      	add	r7, sp, #128	; 0x80
 8000b74:	e7bd      	b.n	8000af2 <_Unwind_VRS_Pop+0x1c2>
 8000b76:	4630      	mov	r0, r6
 8000b78:	f023 0304 	bic.w	r3, r3, #4
 8000b7c:	f840 3bd0 	str.w	r3, [r0], #208
 8000b80:	f000 f838 	bl	8000bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b84:	e7d6      	b.n	8000b34 <_Unwind_VRS_Pop+0x204>
 8000b86:	a820      	add	r0, sp, #128	; 0x80
 8000b88:	f000 f82c 	bl	8000be4 <__gnu_Unwind_Save_VFP_D>
 8000b8c:	e7d5      	b.n	8000b3a <_Unwind_VRS_Pop+0x20a>
 8000b8e:	f04f 0900 	mov.w	r9, #0
 8000b92:	e7bd      	b.n	8000b10 <_Unwind_VRS_Pop+0x1e0>
 8000b94:	f1b8 0f0f 	cmp.w	r8, #15
 8000b98:	f63f af3f 	bhi.w	8000a1a <_Unwind_VRS_Pop+0xea>
 8000b9c:	af20      	add	r7, sp, #128	; 0x80
 8000b9e:	4638      	mov	r0, r7
 8000ba0:	f000 f820 	bl	8000be4 <__gnu_Unwind_Save_VFP_D>
 8000ba4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	f47f af3a 	bne.w	8000a20 <_Unwind_VRS_Pop+0xf0>
 8000bac:	4638      	mov	r0, r7
 8000bae:	f000 f815 	bl	8000bdc <__gnu_Unwind_Restore_VFP_D>
 8000bb2:	e762      	b.n	8000a7a <_Unwind_VRS_Pop+0x14a>

08000bb4 <__restore_core_regs>:
 8000bb4:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000bb8:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000bbc:	469c      	mov	ip, r3
 8000bbe:	46a6      	mov	lr, r4
 8000bc0:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000bc4:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000bc8:	46e5      	mov	sp, ip
 8000bca:	bd00      	pop	{pc}

08000bcc <__gnu_Unwind_Restore_VFP>:
 8000bcc:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop

08000bd4 <__gnu_Unwind_Save_VFP>:
 8000bd4:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__gnu_Unwind_Restore_VFP_D>:
 8000bdc:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop

08000be4 <__gnu_Unwind_Save_VFP_D>:
 8000be4:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000bec:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000bf4:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__gnu_Unwind_Restore_WMMXD>:
 8000bfc:	ecf0 0102 	ldfe	f0, [r0], #8
 8000c00:	ecf0 1102 	ldfe	f1, [r0], #8
 8000c04:	ecf0 2102 	ldfe	f2, [r0], #8
 8000c08:	ecf0 3102 	ldfe	f3, [r0], #8
 8000c0c:	ecf0 4102 	ldfe	f4, [r0], #8
 8000c10:	ecf0 5102 	ldfe	f5, [r0], #8
 8000c14:	ecf0 6102 	ldfe	f6, [r0], #8
 8000c18:	ecf0 7102 	ldfe	f7, [r0], #8
 8000c1c:	ecf0 8102 	ldfp	f0, [r0], #8
 8000c20:	ecf0 9102 	ldfp	f1, [r0], #8
 8000c24:	ecf0 a102 	ldfp	f2, [r0], #8
 8000c28:	ecf0 b102 	ldfp	f3, [r0], #8
 8000c2c:	ecf0 c102 	ldfp	f4, [r0], #8
 8000c30:	ecf0 d102 	ldfp	f5, [r0], #8
 8000c34:	ecf0 e102 	ldfp	f6, [r0], #8
 8000c38:	ecf0 f102 	ldfp	f7, [r0], #8
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__gnu_Unwind_Save_WMMXD>:
 8000c40:	ece0 0102 	stfe	f0, [r0], #8
 8000c44:	ece0 1102 	stfe	f1, [r0], #8
 8000c48:	ece0 2102 	stfe	f2, [r0], #8
 8000c4c:	ece0 3102 	stfe	f3, [r0], #8
 8000c50:	ece0 4102 	stfe	f4, [r0], #8
 8000c54:	ece0 5102 	stfe	f5, [r0], #8
 8000c58:	ece0 6102 	stfe	f6, [r0], #8
 8000c5c:	ece0 7102 	stfe	f7, [r0], #8
 8000c60:	ece0 8102 	stfp	f0, [r0], #8
 8000c64:	ece0 9102 	stfp	f1, [r0], #8
 8000c68:	ece0 a102 	stfp	f2, [r0], #8
 8000c6c:	ece0 b102 	stfp	f3, [r0], #8
 8000c70:	ece0 c102 	stfp	f4, [r0], #8
 8000c74:	ece0 d102 	stfp	f5, [r0], #8
 8000c78:	ece0 e102 	stfp	f6, [r0], #8
 8000c7c:	ece0 f102 	stfp	f7, [r0], #8
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <__gnu_Unwind_Restore_WMMXC>:
 8000c84:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000c88:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000c8c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000c90:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__gnu_Unwind_Save_WMMXC>:
 8000c98:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000c9c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000ca0:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000ca4:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop

08000cac <_Unwind_RaiseException>:
 8000cac:	46ec      	mov	ip, sp
 8000cae:	b500      	push	{lr}
 8000cb0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cb4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000cc0:	a901      	add	r1, sp, #4
 8000cc2:	f7ff fbe1 	bl	8000488 <__gnu_Unwind_RaiseException>
 8000cc6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cca:	b012      	add	sp, #72	; 0x48
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <_Unwind_Resume>:
 8000cd0:	46ec      	mov	ip, sp
 8000cd2:	b500      	push	{lr}
 8000cd4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cd8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cdc:	f04f 0300 	mov.w	r3, #0
 8000ce0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ce4:	a901      	add	r1, sp, #4
 8000ce6:	f7ff fc0b 	bl	8000500 <__gnu_Unwind_Resume>
 8000cea:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cee:	b012      	add	sp, #72	; 0x48
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop

08000cf4 <_Unwind_Resume_or_Rethrow>:
 8000cf4:	46ec      	mov	ip, sp
 8000cf6:	b500      	push	{lr}
 8000cf8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cfc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d08:	a901      	add	r1, sp, #4
 8000d0a:	f7ff fc1b 	bl	8000544 <__gnu_Unwind_Resume_or_Rethrow>
 8000d0e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d12:	b012      	add	sp, #72	; 0x48
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop

08000d18 <_Unwind_ForcedUnwind>:
 8000d18:	46ec      	mov	ip, sp
 8000d1a:	b500      	push	{lr}
 8000d1c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d20:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d2c:	ab01      	add	r3, sp, #4
 8000d2e:	f7ff fbdf 	bl	80004f0 <__gnu_Unwind_ForcedUnwind>
 8000d32:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d36:	b012      	add	sp, #72	; 0x48
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop

08000d3c <_Unwind_Backtrace>:
 8000d3c:	46ec      	mov	ip, sp
 8000d3e:	b500      	push	{lr}
 8000d40:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d44:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d50:	aa01      	add	r2, sp, #4
 8000d52:	f7ff fc51 	bl	80005f8 <__gnu_Unwind_Backtrace>
 8000d56:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d5a:	b012      	add	sp, #72	; 0x48
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <next_unwind_byte>:
 8000d60:	7a02      	ldrb	r2, [r0, #8]
 8000d62:	4603      	mov	r3, r0
 8000d64:	b97a      	cbnz	r2, 8000d86 <next_unwind_byte+0x26>
 8000d66:	7a42      	ldrb	r2, [r0, #9]
 8000d68:	b1a2      	cbz	r2, 8000d94 <next_unwind_byte+0x34>
 8000d6a:	6841      	ldr	r1, [r0, #4]
 8000d6c:	3a01      	subs	r2, #1
 8000d6e:	b410      	push	{r4}
 8000d70:	7242      	strb	r2, [r0, #9]
 8000d72:	6808      	ldr	r0, [r1, #0]
 8000d74:	2203      	movs	r2, #3
 8000d76:	1d0c      	adds	r4, r1, #4
 8000d78:	721a      	strb	r2, [r3, #8]
 8000d7a:	0202      	lsls	r2, r0, #8
 8000d7c:	605c      	str	r4, [r3, #4]
 8000d7e:	0e00      	lsrs	r0, r0, #24
 8000d80:	bc10      	pop	{r4}
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	4770      	bx	lr
 8000d86:	6800      	ldr	r0, [r0, #0]
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	721a      	strb	r2, [r3, #8]
 8000d8c:	0202      	lsls	r2, r0, #8
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	0e00      	lsrs	r0, r0, #24
 8000d92:	4770      	bx	lr
 8000d94:	20b0      	movs	r0, #176	; 0xb0
 8000d96:	4770      	bx	lr

08000d98 <_Unwind_GetGR.constprop.0>:
 8000d98:	b500      	push	{lr}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	aa03      	add	r2, sp, #12
 8000da0:	9200      	str	r2, [sp, #0]
 8000da2:	4619      	mov	r1, r3
 8000da4:	220c      	movs	r2, #12
 8000da6:	f7ff fbdd 	bl	8000564 <_Unwind_VRS_Get>
 8000daa:	9803      	ldr	r0, [sp, #12]
 8000dac:	b005      	add	sp, #20
 8000dae:	f85d fb04 	ldr.w	pc, [sp], #4
 8000db2:	bf00      	nop

08000db4 <unwind_UCB_from_context>:
 8000db4:	e7f0      	b.n	8000d98 <_Unwind_GetGR.constprop.0>
 8000db6:	bf00      	nop

08000db8 <__gnu_unwind_execute>:
 8000db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dbc:	4605      	mov	r5, r0
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	460e      	mov	r6, r1
 8000dc2:	f04f 0800 	mov.w	r8, #0
 8000dc6:	4630      	mov	r0, r6
 8000dc8:	f7ff ffca 	bl	8000d60 <next_unwind_byte>
 8000dcc:	28b0      	cmp	r0, #176	; 0xb0
 8000dce:	4604      	mov	r4, r0
 8000dd0:	f000 80ba 	beq.w	8000f48 <__gnu_unwind_execute+0x190>
 8000dd4:	0607      	lsls	r7, r0, #24
 8000dd6:	d520      	bpl.n	8000e1a <__gnu_unwind_execute+0x62>
 8000dd8:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000ddc:	2b80      	cmp	r3, #128	; 0x80
 8000dde:	d04d      	beq.n	8000e7c <__gnu_unwind_execute+0xc4>
 8000de0:	2b90      	cmp	r3, #144	; 0x90
 8000de2:	d036      	beq.n	8000e52 <__gnu_unwind_execute+0x9a>
 8000de4:	2ba0      	cmp	r3, #160	; 0xa0
 8000de6:	d060      	beq.n	8000eaa <__gnu_unwind_execute+0xf2>
 8000de8:	2bb0      	cmp	r3, #176	; 0xb0
 8000dea:	d074      	beq.n	8000ed6 <__gnu_unwind_execute+0x11e>
 8000dec:	2bc0      	cmp	r3, #192	; 0xc0
 8000dee:	f000 808b 	beq.w	8000f08 <__gnu_unwind_execute+0x150>
 8000df2:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000df6:	2bd0      	cmp	r3, #208	; 0xd0
 8000df8:	d10b      	bne.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000dfa:	f000 0207 	and.w	r2, r0, #7
 8000dfe:	3201      	adds	r2, #1
 8000e00:	2305      	movs	r3, #5
 8000e02:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000e06:	2101      	movs	r1, #1
 8000e08:	4628      	mov	r0, r5
 8000e0a:	f7ff fd91 	bl	8000930 <_Unwind_VRS_Pop>
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d0d9      	beq.n	8000dc6 <__gnu_unwind_execute+0xe>
 8000e12:	2009      	movs	r0, #9
 8000e14:	b005      	add	sp, #20
 8000e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000e1a:	0083      	lsls	r3, r0, #2
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	1d1f      	adds	r7, r3, #4
 8000e20:	f10d 090c 	add.w	r9, sp, #12
 8000e24:	2300      	movs	r3, #0
 8000e26:	4619      	mov	r1, r3
 8000e28:	f8cd 9000 	str.w	r9, [sp]
 8000e2c:	220d      	movs	r2, #13
 8000e2e:	4628      	mov	r0, r5
 8000e30:	f7ff fb98 	bl	8000564 <_Unwind_VRS_Get>
 8000e34:	9b03      	ldr	r3, [sp, #12]
 8000e36:	f8cd 9000 	str.w	r9, [sp]
 8000e3a:	0660      	lsls	r0, r4, #25
 8000e3c:	bf4c      	ite	mi
 8000e3e:	1bdf      	submi	r7, r3, r7
 8000e40:	18ff      	addpl	r7, r7, r3
 8000e42:	2300      	movs	r3, #0
 8000e44:	220d      	movs	r2, #13
 8000e46:	4619      	mov	r1, r3
 8000e48:	4628      	mov	r0, r5
 8000e4a:	9703      	str	r7, [sp, #12]
 8000e4c:	f7ff fbb0 	bl	80005b0 <_Unwind_VRS_Set>
 8000e50:	e7b9      	b.n	8000dc6 <__gnu_unwind_execute+0xe>
 8000e52:	f000 030d 	and.w	r3, r0, #13
 8000e56:	2b0d      	cmp	r3, #13
 8000e58:	d0db      	beq.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000e5a:	af03      	add	r7, sp, #12
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f000 020f 	and.w	r2, r0, #15
 8000e62:	4619      	mov	r1, r3
 8000e64:	9700      	str	r7, [sp, #0]
 8000e66:	4628      	mov	r0, r5
 8000e68:	f7ff fb7c 	bl	8000564 <_Unwind_VRS_Get>
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	9700      	str	r7, [sp, #0]
 8000e70:	220d      	movs	r2, #13
 8000e72:	4619      	mov	r1, r3
 8000e74:	4628      	mov	r0, r5
 8000e76:	f7ff fb9b 	bl	80005b0 <_Unwind_VRS_Set>
 8000e7a:	e7a4      	b.n	8000dc6 <__gnu_unwind_execute+0xe>
 8000e7c:	4630      	mov	r0, r6
 8000e7e:	f7ff ff6f 	bl	8000d60 <next_unwind_byte>
 8000e82:	0224      	lsls	r4, r4, #8
 8000e84:	4320      	orrs	r0, r4
 8000e86:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000e8a:	d0c2      	beq.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000e8c:	0104      	lsls	r4, r0, #4
 8000e8e:	2300      	movs	r3, #0
 8000e90:	b2a2      	uxth	r2, r4
 8000e92:	4619      	mov	r1, r3
 8000e94:	4628      	mov	r0, r5
 8000e96:	f7ff fd4b 	bl	8000930 <_Unwind_VRS_Pop>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d1b9      	bne.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000e9e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000ea2:	bf18      	it	ne
 8000ea4:	f04f 0801 	movne.w	r8, #1
 8000ea8:	e78d      	b.n	8000dc6 <__gnu_unwind_execute+0xe>
 8000eaa:	43c2      	mvns	r2, r0
 8000eac:	f002 0307 	and.w	r3, r2, #7
 8000eb0:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000eb4:	411a      	asrs	r2, r3
 8000eb6:	0701      	lsls	r1, r0, #28
 8000eb8:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	bf48      	it	mi
 8000ec2:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4628      	mov	r0, r5
 8000eca:	f7ff fd31 	bl	8000930 <_Unwind_VRS_Pop>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	f43f af79 	beq.w	8000dc6 <__gnu_unwind_execute+0xe>
 8000ed4:	e79d      	b.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000ed6:	28b1      	cmp	r0, #177	; 0xb1
 8000ed8:	d03b      	beq.n	8000f52 <__gnu_unwind_execute+0x19a>
 8000eda:	28b2      	cmp	r0, #178	; 0xb2
 8000edc:	f000 8093 	beq.w	8001006 <__gnu_unwind_execute+0x24e>
 8000ee0:	28b3      	cmp	r0, #179	; 0xb3
 8000ee2:	d041      	beq.n	8000f68 <__gnu_unwind_execute+0x1b0>
 8000ee4:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000ee8:	2bb4      	cmp	r3, #180	; 0xb4
 8000eea:	d092      	beq.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000eec:	f000 0207 	and.w	r2, r0, #7
 8000ef0:	3201      	adds	r2, #1
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4628      	mov	r0, r5
 8000efc:	f7ff fd18 	bl	8000930 <_Unwind_VRS_Pop>
 8000f00:	2800      	cmp	r0, #0
 8000f02:	f43f af60 	beq.w	8000dc6 <__gnu_unwind_execute+0xe>
 8000f06:	e784      	b.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000f08:	28c6      	cmp	r0, #198	; 0xc6
 8000f0a:	d04a      	beq.n	8000fa2 <__gnu_unwind_execute+0x1ea>
 8000f0c:	28c7      	cmp	r0, #199	; 0xc7
 8000f0e:	d054      	beq.n	8000fba <__gnu_unwind_execute+0x202>
 8000f10:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000f14:	2bc0      	cmp	r3, #192	; 0xc0
 8000f16:	d063      	beq.n	8000fe0 <__gnu_unwind_execute+0x228>
 8000f18:	28c8      	cmp	r0, #200	; 0xc8
 8000f1a:	d068      	beq.n	8000fee <__gnu_unwind_execute+0x236>
 8000f1c:	28c9      	cmp	r0, #201	; 0xc9
 8000f1e:	f47f af78 	bne.w	8000e12 <__gnu_unwind_execute+0x5a>
 8000f22:	4630      	mov	r0, r6
 8000f24:	f7ff ff1c 	bl	8000d60 <next_unwind_byte>
 8000f28:	0302      	lsls	r2, r0, #12
 8000f2a:	f000 000f 	and.w	r0, r0, #15
 8000f2e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000f32:	3001      	adds	r0, #1
 8000f34:	4302      	orrs	r2, r0
 8000f36:	2101      	movs	r1, #1
 8000f38:	2305      	movs	r3, #5
 8000f3a:	4628      	mov	r0, r5
 8000f3c:	f7ff fcf8 	bl	8000930 <_Unwind_VRS_Pop>
 8000f40:	2800      	cmp	r0, #0
 8000f42:	f43f af40 	beq.w	8000dc6 <__gnu_unwind_execute+0xe>
 8000f46:	e764      	b.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000f48:	f1b8 0f00 	cmp.w	r8, #0
 8000f4c:	d018      	beq.n	8000f80 <__gnu_unwind_execute+0x1c8>
 8000f4e:	2000      	movs	r0, #0
 8000f50:	e760      	b.n	8000e14 <__gnu_unwind_execute+0x5c>
 8000f52:	4630      	mov	r0, r6
 8000f54:	f7ff ff04 	bl	8000d60 <next_unwind_byte>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	f43f af59 	beq.w	8000e12 <__gnu_unwind_execute+0x5a>
 8000f60:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000f64:	d0c8      	beq.n	8000ef8 <__gnu_unwind_execute+0x140>
 8000f66:	e754      	b.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	f7ff fef9 	bl	8000d60 <next_unwind_byte>
 8000f6e:	0302      	lsls	r2, r0, #12
 8000f70:	f000 030f 	and.w	r3, r0, #15
 8000f74:	3301      	adds	r3, #1
 8000f76:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e7bb      	b.n	8000ef8 <__gnu_unwind_execute+0x140>
 8000f80:	ac03      	add	r4, sp, #12
 8000f82:	4643      	mov	r3, r8
 8000f84:	220e      	movs	r2, #14
 8000f86:	4641      	mov	r1, r8
 8000f88:	9400      	str	r4, [sp, #0]
 8000f8a:	4628      	mov	r0, r5
 8000f8c:	f7ff faea 	bl	8000564 <_Unwind_VRS_Get>
 8000f90:	9400      	str	r4, [sp, #0]
 8000f92:	4643      	mov	r3, r8
 8000f94:	220f      	movs	r2, #15
 8000f96:	4641      	mov	r1, r8
 8000f98:	4628      	mov	r0, r5
 8000f9a:	f7ff fb09 	bl	80005b0 <_Unwind_VRS_Set>
 8000f9e:	4640      	mov	r0, r8
 8000fa0:	e738      	b.n	8000e14 <__gnu_unwind_execute+0x5c>
 8000fa2:	4630      	mov	r0, r6
 8000fa4:	f7ff fedc 	bl	8000d60 <next_unwind_byte>
 8000fa8:	0302      	lsls	r2, r0, #12
 8000faa:	f000 030f 	and.w	r3, r0, #15
 8000fae:	3301      	adds	r3, #1
 8000fb0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e79e      	b.n	8000ef8 <__gnu_unwind_execute+0x140>
 8000fba:	4630      	mov	r0, r6
 8000fbc:	f7ff fed0 	bl	8000d60 <next_unwind_byte>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	f43f af25 	beq.w	8000e12 <__gnu_unwind_execute+0x5a>
 8000fc8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000fcc:	f47f af21 	bne.w	8000e12 <__gnu_unwind_execute+0x5a>
 8000fd0:	2104      	movs	r1, #4
 8000fd2:	4628      	mov	r0, r5
 8000fd4:	f7ff fcac 	bl	8000930 <_Unwind_VRS_Pop>
 8000fd8:	2800      	cmp	r0, #0
 8000fda:	f43f aef4 	beq.w	8000dc6 <__gnu_unwind_execute+0xe>
 8000fde:	e718      	b.n	8000e12 <__gnu_unwind_execute+0x5a>
 8000fe0:	f000 020f 	and.w	r2, r0, #15
 8000fe4:	3201      	adds	r2, #1
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8000fec:	e784      	b.n	8000ef8 <__gnu_unwind_execute+0x140>
 8000fee:	4630      	mov	r0, r6
 8000ff0:	f7ff feb6 	bl	8000d60 <next_unwind_byte>
 8000ff4:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8000ff8:	f000 030f 	and.w	r3, r0, #15
 8000ffc:	3210      	adds	r2, #16
 8000ffe:	3301      	adds	r3, #1
 8001000:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001004:	e797      	b.n	8000f36 <__gnu_unwind_execute+0x17e>
 8001006:	2300      	movs	r3, #0
 8001008:	f10d 090c 	add.w	r9, sp, #12
 800100c:	220d      	movs	r2, #13
 800100e:	4619      	mov	r1, r3
 8001010:	f8cd 9000 	str.w	r9, [sp]
 8001014:	4628      	mov	r0, r5
 8001016:	f7ff faa5 	bl	8000564 <_Unwind_VRS_Get>
 800101a:	4630      	mov	r0, r6
 800101c:	f7ff fea0 	bl	8000d60 <next_unwind_byte>
 8001020:	0602      	lsls	r2, r0, #24
 8001022:	f04f 0402 	mov.w	r4, #2
 8001026:	d50c      	bpl.n	8001042 <__gnu_unwind_execute+0x28a>
 8001028:	9b03      	ldr	r3, [sp, #12]
 800102a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800102e:	40a0      	lsls	r0, r4
 8001030:	4418      	add	r0, r3
 8001032:	9003      	str	r0, [sp, #12]
 8001034:	4630      	mov	r0, r6
 8001036:	f7ff fe93 	bl	8000d60 <next_unwind_byte>
 800103a:	0603      	lsls	r3, r0, #24
 800103c:	f104 0407 	add.w	r4, r4, #7
 8001040:	d4f2      	bmi.n	8001028 <__gnu_unwind_execute+0x270>
 8001042:	9b03      	ldr	r3, [sp, #12]
 8001044:	f8cd 9000 	str.w	r9, [sp]
 8001048:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800104c:	40a2      	lsls	r2, r4
 800104e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001052:	441a      	add	r2, r3
 8001054:	2300      	movs	r3, #0
 8001056:	9203      	str	r2, [sp, #12]
 8001058:	4619      	mov	r1, r3
 800105a:	220d      	movs	r2, #13
 800105c:	4628      	mov	r0, r5
 800105e:	f7ff faa7 	bl	80005b0 <_Unwind_VRS_Set>
 8001062:	e6b0      	b.n	8000dc6 <__gnu_unwind_execute+0xe>

08001064 <__gnu_unwind_frame>:
 8001064:	b510      	push	{r4, lr}
 8001066:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001068:	6853      	ldr	r3, [r2, #4]
 800106a:	b084      	sub	sp, #16
 800106c:	f04f 0c03 	mov.w	ip, #3
 8001070:	3208      	adds	r2, #8
 8001072:	021c      	lsls	r4, r3, #8
 8001074:	4608      	mov	r0, r1
 8001076:	0e1b      	lsrs	r3, r3, #24
 8001078:	a901      	add	r1, sp, #4
 800107a:	9401      	str	r4, [sp, #4]
 800107c:	9202      	str	r2, [sp, #8]
 800107e:	f88d c00c 	strb.w	ip, [sp, #12]
 8001082:	f88d 300d 	strb.w	r3, [sp, #13]
 8001086:	f7ff fe97 	bl	8000db8 <__gnu_unwind_execute>
 800108a:	b004      	add	sp, #16
 800108c:	bd10      	pop	{r4, pc}
 800108e:	bf00      	nop

08001090 <_Unwind_GetRegionStart>:
 8001090:	b508      	push	{r3, lr}
 8001092:	f7ff fe8f 	bl	8000db4 <unwind_UCB_from_context>
 8001096:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001098:	bd08      	pop	{r3, pc}
 800109a:	bf00      	nop

0800109c <_Unwind_GetLanguageSpecificData>:
 800109c:	b508      	push	{r3, lr}
 800109e:	f7ff fe89 	bl	8000db4 <unwind_UCB_from_context>
 80010a2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80010a4:	79c3      	ldrb	r3, [r0, #7]
 80010a6:	3302      	adds	r3, #2
 80010a8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80010ac:	bd08      	pop	{r3, pc}
 80010ae:	bf00      	nop

080010b0 <_ZN5stm324GPIOC1Ev>:

#include <GPIO_.hpp>

namespace stm32 {

GPIO::GPIO() {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 f82c 	bl	8001118 <_ZN5stm3210PeripheralC1Ev>
 80010c0:	4a03      	ldr	r2, [pc, #12]	; (80010d0 <_ZN5stm324GPIOC1Ev+0x20>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4618      	mov	r0, r3
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	08004bd0 	.word	0x08004bd0

080010d4 <_ZN5stm324GPIOD1Ev>:

GPIO::~GPIO() {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	4a05      	ldr	r2, [pc, #20]	; (80010f4 <_ZN5stm324GPIOD1Ev+0x20>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 f827 	bl	8001138 <_ZN5stm3210PeripheralD1Ev>
	// TODO Auto-generated destructor stub
}
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	08004bd0 	.word	0x08004bd0

080010f8 <_ZN5stm324GPIOD0Ev>:
GPIO::~GPIO() {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
}
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ffe7 	bl	80010d4 <_ZN5stm324GPIOD1Ev>
 8001106:	2104      	movs	r1, #4
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f002 feaa 	bl	8003e62 <_ZdlPvj>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <_ZN5stm3210PeripheralC1Ev>:

#include <Peripheral.hpp>

namespace stm32 {

Peripheral::Peripheral() {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <_ZN5stm3210PeripheralC1Ev+0x1c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	08004be0 	.word	0x08004be0

08001138 <_ZN5stm3210PeripheralD1Ev>:

Peripheral::~Peripheral() {
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <_ZN5stm3210PeripheralD1Ev+0x1c>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4618      	mov	r0, r3
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	08004be0 	.word	0x08004be0

08001158 <_ZN5stm3210PeripheralD0Ev>:
Peripheral::~Peripheral() {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
}
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff ffe9 	bl	8001138 <_ZN5stm3210PeripheralD1Ev>
 8001166:	2104      	movs	r1, #4
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f002 fe7a 	bl	8003e62 <_ZdlPvj>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <_ZN5stm323PinC1EP12GPIO_TypeDeft>:

Pin::Pin(uint16_t p) {
	setPin(p);
}

Pin::Pin(GPIO_TypeDef* pt, uint16_t pn) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	4613      	mov	r3, r2
 8001184:	80fb      	strh	r3, [r7, #6]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f8bf 	bl	800130c <_ZN5stm324PortC1Ev>
 800118e:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <_ZN5stm323PinC1EP12GPIO_TypeDeft+0x48>)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	601a      	str	r2, [r3, #0]
	setPort(pt);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	68b9      	ldr	r1, [r7, #8]
 8001198:	4618      	mov	r0, r3
 800119a:	f000 f8c9 	bl	8001330 <_ZN5stm324Port7setPortEP12GPIO_TypeDef>
	setPin(pn);
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	4619      	mov	r1, r3
 80011a2:	68f8      	ldr	r0, [r7, #12]
 80011a4:	f000 f80e 	bl	80011c4 <_ZN5stm323Pin6setPinEt>
}
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	e005      	b.n	80011b8 <_ZN5stm323PinC1EP12GPIO_TypeDeft+0x40>
Pin::Pin(GPIO_TypeDef* pt, uint16_t pn) {
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f90a 	bl	80013c8 <_ZN5stm324PortD1Ev>
 80011b4:	f002 fe6c 	bl	8003e90 <__cxa_end_cleanup>
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	08004bf0 	.word	0x08004bf0

080011c4 <_ZN5stm323Pin6setPinEt>:

void Pin::setPin(uint16_t p) {
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	807b      	strh	r3, [r7, #2]
	this->pin = p;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	887a      	ldrh	r2, [r7, #2]
 80011d4:	811a      	strh	r2, [r3, #8]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <_ZN5stm323Pin6getPinEv>:

uint16_t Pin::getPin() {
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
	return this->pin;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	891b      	ldrh	r3, [r3, #8]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <_ZN5stm323PinaSE5State>:

void Pin::operator =(State pv) {
 80011fa:	b590      	push	{r4, r7, lr}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
 8001202:	460b      	mov	r3, r1
 8001204:	70fb      	strb	r3, [r7, #3]
	if(pv != State::Reset) {
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00c      	beq.n	8001226 <_ZN5stm323PinaSE5State+0x2c>
		this->getPort()->BSRR = (uint32_t)(this->getPin());
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7ff ffe8 	bl	80011e2 <_ZN5stm323Pin6getPinEv>
 8001212:	4603      	mov	r3, r0
 8001214:	461c      	mov	r4, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f897 	bl	800134c <_ZN5stm324Port7getPortEv>
 800121e:	4603      	mov	r3, r0
 8001220:	4622      	mov	r2, r4
 8001222:	619a      	str	r2, [r3, #24]
	}
	else {
		this->getPort()->BRR = (uint32_t)(this->getPin());
	}
}
 8001224:	e00b      	b.n	800123e <_ZN5stm323PinaSE5State+0x44>
		this->getPort()->BRR = (uint32_t)(this->getPin());
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ffdb 	bl	80011e2 <_ZN5stm323Pin6getPinEv>
 800122c:	4603      	mov	r3, r0
 800122e:	461c      	mov	r4, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f88a 	bl	800134c <_ZN5stm324Port7getPortEv>
 8001238:	4603      	mov	r3, r0
 800123a:	4622      	mov	r2, r4
 800123c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bd90      	pop	{r4, r7, pc}

08001246 <_ZN5stm323PinntEv>:

void Pin::operator !() {
 8001246:	b5b0      	push	{r4, r5, r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
	this->getPort()->BSRR = ((this->getPort()->ODR & this->getPin()) << GPIO_PIN_NUMBER) | (~(this->getPort()->ODR) & this->getPin());
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4618      	mov	r0, r3
 8001252:	f000 f87b 	bl	800134c <_ZN5stm324Port7getPortEv>
 8001256:	4603      	mov	r3, r0
 8001258:	695c      	ldr	r4, [r3, #20]
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffc1 	bl	80011e2 <_ZN5stm323Pin6getPinEv>
 8001260:	4603      	mov	r3, r0
 8001262:	4023      	ands	r3, r4
 8001264:	041d      	lsls	r5, r3, #16
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4618      	mov	r0, r3
 800126a:	f000 f86f 	bl	800134c <_ZN5stm324Port7getPortEv>
 800126e:	4603      	mov	r3, r0
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	43dc      	mvns	r4, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffb4 	bl	80011e2 <_ZN5stm323Pin6getPinEv>
 800127a:	4603      	mov	r3, r0
 800127c:	401c      	ands	r4, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4618      	mov	r0, r3
 8001282:	f000 f863 	bl	800134c <_ZN5stm324Port7getPortEv>
 8001286:	4602      	mov	r2, r0
 8001288:	ea45 0304 	orr.w	r3, r5, r4
 800128c:	6193      	str	r3, [r2, #24]
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bdb0      	pop	{r4, r5, r7, pc}

08001296 <_ZN5stm323PincoEv>:

State Pin::operator ~() {
 8001296:	b590      	push	{r4, r7, lr}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
	return (this->getPort()->IDR & this->getPin() ? State::Set : State::Reset);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f853 	bl	800134c <_ZN5stm324Port7getPortEv>
 80012a6:	4603      	mov	r3, r0
 80012a8:	691c      	ldr	r4, [r3, #16]
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff99 	bl	80011e2 <_ZN5stm323Pin6getPinEv>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4023      	ands	r3, r4
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <_ZN5stm323PincoEv+0x26>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <_ZN5stm323PincoEv+0x28>
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd90      	pop	{r4, r7, pc}
	...

080012c8 <_ZN5stm323PinD1Ev>:

Pin::~Pin() {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	4a05      	ldr	r2, [pc, #20]	; (80012e8 <_ZN5stm323PinD1Ev+0x20>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f875 	bl	80013c8 <_ZN5stm324PortD1Ev>
	// TODO Auto-generated destructor stub
}
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	08004bf0 	.word	0x08004bf0

080012ec <_ZN5stm323PinD0Ev>:
Pin::~Pin() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
}
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7ff ffe7 	bl	80012c8 <_ZN5stm323PinD1Ev>
 80012fa:	210c      	movs	r1, #12
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f002 fdb0 	bl	8003e62 <_ZdlPvj>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <_ZN5stm324PortC1Ev>:
#include <Port.hpp>

namespace stm32 {


Port::Port() {}
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff feca 	bl	80010b0 <_ZN5stm324GPIOC1Ev>
 800131c:	4a03      	ldr	r2, [pc, #12]	; (800132c <_ZN5stm324PortC1Ev+0x20>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	08004c0c 	.word	0x08004c0c

08001330 <_ZN5stm324Port7setPortEP12GPIO_TypeDef>:

Port::Port(GPIO_TypeDef* p) {
	setPort(p);
}

void Port::setPort(GPIO_TypeDef* p) {
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
	this->port = p;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	605a      	str	r2, [r3, #4]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <_ZN5stm324Port7getPortEv>:

GPIO_TypeDef* Port::getPort() {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	return this->port;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr

08001364 <_ZN5stm324PortaSEt>:

void Port::operator =(uint16_t pv) {
 8001364:	b590      	push	{r4, r7, lr}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	807b      	strh	r3, [r7, #2]
	this->getPort()->BSRR = (uint32_t)((~pv << GPIO_PIN_NUMBER) + pv);
 8001370:	887b      	ldrh	r3, [r7, #2]
 8001372:	43db      	mvns	r3, r3
 8001374:	041a      	lsls	r2, r3, #16
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	18d4      	adds	r4, r2, r3
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff ffe6 	bl	800134c <_ZN5stm324Port7getPortEv>
 8001380:	4603      	mov	r3, r0
 8001382:	4622      	mov	r2, r4
 8001384:	619a      	str	r2, [r3, #24]
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bd90      	pop	{r4, r7, pc}

0800138e <_ZN5stm324PortntEv>:

void Port::operator !() {
 800138e:	b5b0      	push	{r4, r5, r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
	this->getPort()->BSRR = ((this->getPort()->ODR & GPIO_PIN_ALL) << GPIO_PIN_NUMBER) | (~(this->getPort()->ODR) & GPIO_PIN_ALL);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ffd8 	bl	800134c <_ZN5stm324Port7getPortEv>
 800139c:	4603      	mov	r3, r0
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	041d      	lsls	r5, r3, #16
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffd2 	bl	800134c <_ZN5stm324Port7getPortEv>
 80013a8:	4603      	mov	r3, r0
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	43db      	mvns	r3, r3
 80013ae:	b29c      	uxth	r4, r3
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ffcb 	bl	800134c <_ZN5stm324Port7getPortEv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	ea45 0304 	orr.w	r3, r5, r4
 80013bc:	6193      	str	r3, [r2, #24]
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080013c8 <_ZN5stm324PortD1Ev>:

uint16_t Port::operator ~() {
	return (uint16_t)(this->getPort()->IDR);
}

Port::~Port() {}
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <_ZN5stm324PortD1Ev+0x20>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fe7b 	bl	80010d4 <_ZN5stm324GPIOD1Ev>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	08004c0c 	.word	0x08004c0c

080013ec <_ZN5stm324PortD0Ev>:
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ffe7 	bl	80013c8 <_ZN5stm324PortD1Ev>
 80013fa:	2108      	movs	r1, #8
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f002 fd30 	bl	8003e62 <_ZdlPvj>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b31      	ldr	r3, [pc, #196]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	4a30      	ldr	r2, [pc, #192]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001428:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800142c:	6153      	str	r3, [r2, #20]
 800142e:	4b2e      	ldr	r3, [pc, #184]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800143a:	4b2b      	ldr	r3, [pc, #172]	; (80014e8 <MX_GPIO_Init+0xdc>)
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	4a2a      	ldr	r2, [pc, #168]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001440:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001444:	6153      	str	r3, [r2, #20]
 8001446:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	4a24      	ldr	r2, [pc, #144]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145c:	6153      	str	r3, [r2, #20]
 800145e:	4b22      	ldr	r3, [pc, #136]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800146a:	4b1f      	ldr	r3, [pc, #124]	; (80014e8 <MX_GPIO_Init+0xdc>)
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	4a1e      	ldr	r2, [pc, #120]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001474:	6153      	str	r3, [r2, #20]
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	4a18      	ldr	r2, [pc, #96]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800148c:	6153      	str	r3, [r2, #20]
 800148e:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <MX_GPIO_Init+0xdc>)
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80014a0:	4812      	ldr	r0, [pc, #72]	; (80014ec <MX_GPIO_Init+0xe0>)
 80014a2:	f000 fe13 	bl	80020cc <HAL_GPIO_WritePin>
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014a6:	2301      	movs	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014bc:	f000 fc8c 	bl	8001dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 80014c0:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80014c4:	617b      	str	r3, [r7, #20]
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4804      	ldr	r0, [pc, #16]	; (80014ec <MX_GPIO_Init+0xe0>)
 80014da:	f000 fc7d 	bl	8001dd8 <HAL_GPIO_Init>

}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	; 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40021000 	.word	0x40021000
 80014ec:	48001000 	.word	0x48001000

080014f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <MX_I2C1_Init+0x74>)
 80014f6:	4a1c      	ldr	r2, [pc, #112]	; (8001568 <MX_I2C1_Init+0x78>)
 80014f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <MX_I2C1_Init+0x74>)
 80014fc:	4a1b      	ldr	r2, [pc, #108]	; (800156c <MX_I2C1_Init+0x7c>)
 80014fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001500:	4b18      	ldr	r3, [pc, #96]	; (8001564 <MX_I2C1_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001506:	4b17      	ldr	r3, [pc, #92]	; (8001564 <MX_I2C1_Init+0x74>)
 8001508:	2201      	movs	r2, #1
 800150a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <MX_I2C1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <MX_I2C1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <MX_I2C1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_I2C1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_I2C1_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800152a:	480e      	ldr	r0, [pc, #56]	; (8001564 <MX_I2C1_Init+0x74>)
 800152c:	f000 fde6 	bl	80020fc <HAL_I2C_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001536:	f000 f911 	bl	800175c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800153a:	2100      	movs	r1, #0
 800153c:	4809      	ldr	r0, [pc, #36]	; (8001564 <MX_I2C1_Init+0x74>)
 800153e:	f000 fe6c 	bl	800221a <HAL_I2CEx_ConfigAnalogFilter>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001548:	f000 f908 	bl	800175c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800154c:	2100      	movs	r1, #0
 800154e:	4805      	ldr	r0, [pc, #20]	; (8001564 <MX_I2C1_Init+0x74>)
 8001550:	f000 feae 	bl	80022b0 <HAL_I2CEx_ConfigDigitalFilter>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800155a:	f000 f8ff 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000094 	.word	0x20000094
 8001568:	40005400 	.word	0x40005400
 800156c:	2000090e 	.word	0x2000090e

08001570 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a17      	ldr	r2, [pc, #92]	; (80015ec <HAL_I2C_MspInit+0x7c>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d127      	bne.n	80015e2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	4a16      	ldr	r2, [pc, #88]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 8001598:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800159c:	6153      	str	r3, [r2, #20]
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80015aa:	23c0      	movs	r3, #192	; 0xc0
 80015ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ae:	2312      	movs	r3, #18
 80015b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b6:	2303      	movs	r3, #3
 80015b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ba:	2304      	movs	r3, #4
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	480b      	ldr	r0, [pc, #44]	; (80015f4 <HAL_I2C_MspInit+0x84>)
 80015c6:	f000 fc07 	bl	8001dd8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a08      	ldr	r2, [pc, #32]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 80015d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_I2C_MspInit+0x80>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40005400 	.word	0x40005400
 80015f0:	40021000 	.word	0x40021000
 80015f4:	48000400 	.word	0x48000400

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f000 fa7b 	bl	8001af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 f83b 	bl	800167c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f7ff ff01 	bl	800140c <MX_GPIO_Init>
  MX_I2C1_Init();
 800160a:	f7ff ff71 	bl	80014f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 800160e:	f000 f8ab 	bl	8001768 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8001612:	f000 f9e1 	bl	80019d8 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  stm32::Pin PA11(GPIOE, GPIO_PIN_11);
 8001616:	f107 030c 	add.w	r3, r7, #12
 800161a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800161e:	4915      	ldr	r1, [pc, #84]	; (8001674 <main+0x7c>)
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fda9 	bl	8001178 <_ZN5stm323PinC1EP12GPIO_TypeDeft>
  stm32::Pin PA12(GPIOE, GPIO_PIN_12);
 8001626:	463b      	mov	r3, r7
 8001628:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800162c:	4911      	ldr	r1, [pc, #68]	; (8001674 <main+0x7c>)
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fda2 	bl	8001178 <_ZN5stm323PinC1EP12GPIO_TypeDeft>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  !PA11;
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fe04 	bl	8001246 <_ZN5stm323PinntEv>
	  a = static_cast<State>(~PA11);
 800163e:	f107 030c 	add.w	r3, r7, #12
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fe27 	bl	8001296 <_ZN5stm323PincoEv>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <main+0x80>)
 800164e:	601a      	str	r2, [r3, #0]
	  HAL_Delay(1000);
 8001650:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001654:	f000 fab6 	bl	8001bc4 <HAL_Delay>
	  !PA11;
 8001658:	e7ec      	b.n	8001634 <main+0x3c>
  stm32::Pin PA12(GPIOE, GPIO_PIN_12);
 800165a:	463b      	mov	r3, r7
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fe33 	bl	80012c8 <_ZN5stm323PinD1Ev>
 8001662:	e7ff      	b.n	8001664 <main+0x6c>
  stm32::Pin PA11(GPIOE, GPIO_PIN_11);
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fe2d 	bl	80012c8 <_ZN5stm323PinD1Ev>
 800166e:	f002 fc0f 	bl	8003e90 <__cxa_end_cleanup>
 8001672:	bf00      	nop
 8001674:	48001000 	.word	0x48001000
 8001678:	200000e8 	.word	0x200000e8

0800167c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b09e      	sub	sp, #120	; 0x78
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001686:	2228      	movs	r2, #40	; 0x28
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f003 f932 	bl	80048f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	463b      	mov	r3, r7
 80016a2:	223c      	movs	r2, #60	; 0x3c
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f003 f924 	bl	80048f4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80016ac:	2303      	movs	r3, #3
 80016ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80016b0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80016b4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ba:	2301      	movs	r3, #1
 80016bc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016be:	2310      	movs	r3, #16
 80016c0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016c2:	2302      	movs	r3, #2
 80016c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ca:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016d0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 ff08 	bl	80024ec <HAL_RCC_OscConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bf14      	ite	ne
 80016e2:	2301      	movne	r3, #1
 80016e4:	2300      	moveq	r3, #0
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 80016ec:	f000 f836 	bl	800175c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f0:	230f      	movs	r3, #15
 80016f2:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f4:	2302      	movs	r3, #2
 80016f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f8:	2300      	movs	r3, #0
 80016fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001700:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001702:	2300      	movs	r3, #0
 8001704:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001706:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800170a:	2102      	movs	r1, #2
 800170c:	4618      	mov	r0, r3
 800170e:	f001 ff2b 	bl	8003568 <HAL_RCC_ClockConfig>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf14      	ite	ne
 8001718:	2301      	movne	r3, #1
 800171a:	2300      	moveq	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8001722:	f000 f81b 	bl	800175c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <_Z18SystemClock_Configv+0xdc>)
 8001728:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800172e:	2300      	movs	r3, #0
 8001730:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001732:	463b      	mov	r3, r7
 8001734:	4618      	mov	r0, r3
 8001736:	f002 f8fd 	bl	8003934 <HAL_RCCEx_PeriphCLKConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	bf14      	ite	ne
 8001740:	2301      	movne	r3, #1
 8001742:	2300      	moveq	r3, #0
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 800174a:	f000 f807 	bl	800175c <Error_Handler>
  }
}
 800174e:	bf00      	nop
 8001750:	3778      	adds	r7, #120	; 0x78
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	00020020 	.word	0x00020020

0800175c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001760:	b672      	cpsid	i
}
 8001762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001764:	e7fe      	b.n	8001764 <Error_Handler+0x8>
	...

08001768 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <MX_SPI1_Init+0x74>)
 800176e:	4a1c      	ldr	r2, [pc, #112]	; (80017e0 <MX_SPI1_Init+0x78>)
 8001770:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <MX_SPI1_Init+0x74>)
 8001774:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001778:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800177a:	4b18      	ldr	r3, [pc, #96]	; (80017dc <MX_SPI1_Init+0x74>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001780:	4b16      	ldr	r3, [pc, #88]	; (80017dc <MX_SPI1_Init+0x74>)
 8001782:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001786:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_SPI1_Init+0x74>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <MX_SPI1_Init+0x74>)
 8001790:	2200      	movs	r2, #0
 8001792:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001794:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_SPI1_Init+0x74>)
 8001796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800179a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_SPI1_Init+0x74>)
 800179e:	2208      	movs	r2, #8
 80017a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_SPI1_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_SPI1_Init+0x74>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <MX_SPI1_Init+0x74>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_SPI1_Init+0x74>)
 80017b6:	2207      	movs	r2, #7
 80017b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <MX_SPI1_Init+0x74>)
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_SPI1_Init+0x74>)
 80017c2:	2208      	movs	r2, #8
 80017c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_SPI1_Init+0x74>)
 80017c8:	f002 fa64 	bl	8003c94 <HAL_SPI_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80017d2:	f7ff ffc3 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200000ec 	.word	0x200000ec
 80017e0:	40013000 	.word	0x40013000

080017e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	; 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a17      	ldr	r2, [pc, #92]	; (8001860 <HAL_SPI_MspInit+0x7c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d128      	bne.n	8001858 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001806:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_SPI_MspInit+0x80>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	4a16      	ldr	r2, [pc, #88]	; (8001864 <HAL_SPI_MspInit+0x80>)
 800180c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001810:	6193      	str	r3, [r2, #24]
 8001812:	4b14      	ldr	r3, [pc, #80]	; (8001864 <HAL_SPI_MspInit+0x80>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800181a:	613b      	str	r3, [r7, #16]
 800181c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <HAL_SPI_MspInit+0x80>)
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	4a10      	ldr	r2, [pc, #64]	; (8001864 <HAL_SPI_MspInit+0x80>)
 8001824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001828:	6153      	str	r3, [r2, #20]
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <HAL_SPI_MspInit+0x80>)
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001836:	23e0      	movs	r3, #224	; 0xe0
 8001838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183a:	2302      	movs	r3, #2
 800183c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001842:	2303      	movs	r3, #3
 8001844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001846:	2305      	movs	r3, #5
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001854:	f000 fac0 	bl	8001dd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001858:	bf00      	nop
 800185a:	3728      	adds	r7, #40	; 0x28
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40013000 	.word	0x40013000
 8001864:	40021000 	.word	0x40021000

08001868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <HAL_MspInit+0x44>)
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	4a0e      	ldr	r2, [pc, #56]	; (80018ac <HAL_MspInit+0x44>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6193      	str	r3, [r2, #24]
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <HAL_MspInit+0x44>)
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <HAL_MspInit+0x44>)
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	4a08      	ldr	r2, [pc, #32]	; (80018ac <HAL_MspInit+0x44>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	61d3      	str	r3, [r2, #28]
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <HAL_MspInit+0x44>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800189e:	2007      	movs	r0, #7
 80018a0:	f000 fa66 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40021000 	.word	0x40021000

080018b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b4:	e7fe      	b.n	80018b4 <NMI_Handler+0x4>

080018b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ba:	e7fe      	b.n	80018ba <HardFault_Handler+0x4>

080018bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c0:	e7fe      	b.n	80018c0 <MemManage_Handler+0x4>

080018c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c6:	e7fe      	b.n	80018c6 <BusFault_Handler+0x4>

080018c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018cc:	e7fe      	b.n	80018cc <UsageFault_Handler+0x4>

080018ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018fc:	f000 f942 	bl	8001b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}

08001904 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return 1;
 8001908:	2301      	movs	r3, #1
}
 800190a:	4618      	mov	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_kill>:

int _kill(int pid, int sig)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800191e:	f002 ffaf 	bl	8004880 <__errno>
 8001922:	4603      	mov	r3, r0
 8001924:	2216      	movs	r2, #22
 8001926:	601a      	str	r2, [r3, #0]
  return -1;
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_exit>:

void _exit (int status)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800193c:	f04f 31ff 	mov.w	r1, #4294967295
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ffe7 	bl	8001914 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001946:	e7fe      	b.n	8001946 <_exit+0x12>

08001948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001950:	4a14      	ldr	r2, [pc, #80]	; (80019a4 <_sbrk+0x5c>)
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <_sbrk+0x60>)
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800195c:	4b13      	ldr	r3, [pc, #76]	; (80019ac <_sbrk+0x64>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d102      	bne.n	800196a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <_sbrk+0x64>)
 8001966:	4a12      	ldr	r2, [pc, #72]	; (80019b0 <_sbrk+0x68>)
 8001968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800196a:	4b10      	ldr	r3, [pc, #64]	; (80019ac <_sbrk+0x64>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	429a      	cmp	r2, r3
 8001976:	d207      	bcs.n	8001988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001978:	f002 ff82 	bl	8004880 <__errno>
 800197c:	4603      	mov	r3, r0
 800197e:	220c      	movs	r2, #12
 8001980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001982:	f04f 33ff 	mov.w	r3, #4294967295
 8001986:	e009      	b.n	800199c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001988:	4b08      	ldr	r3, [pc, #32]	; (80019ac <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800198e:	4b07      	ldr	r3, [pc, #28]	; (80019ac <_sbrk+0x64>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	4a05      	ldr	r2, [pc, #20]	; (80019ac <_sbrk+0x64>)
 8001998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800199a:	68fb      	ldr	r3, [r7, #12]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	2000a000 	.word	0x2000a000
 80019a8:	00000800 	.word	0x00000800
 80019ac:	20000150 	.word	0x20000150
 80019b0:	20000470 	.word	0x20000470

080019b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <SystemInit+0x20>)
 80019ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019be:	4a05      	ldr	r2, [pc, #20]	; (80019d4 <SystemInit+0x20>)
 80019c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019de:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <MX_USB_PCD_Init+0x40>)
 80019e0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019e4:	2208      	movs	r2, #8
 80019e6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019ea:	2202      	movs	r2, #2
 80019ec:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019ee:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019f0:	2202      	movs	r2, #2
 80019f2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001a00:	4804      	ldr	r0, [pc, #16]	; (8001a14 <MX_USB_PCD_Init+0x3c>)
 8001a02:	f000 fca1 	bl	8002348 <HAL_PCD_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001a0c:	f7ff fea6 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000154 	.word	0x20000154
 8001a18:	40005c00 	.word	0x40005c00

08001a1c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a18      	ldr	r2, [pc, #96]	; (8001a9c <HAL_PCD_MspInit+0x80>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d129      	bne.n	8001a92 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3e:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	4a17      	ldr	r2, [pc, #92]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a48:	6153      	str	r3, [r2, #20]
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001a56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001a68:	230e      	movs	r3, #14
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	4619      	mov	r1, r3
 8001a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a76:	f000 f9af 	bl	8001dd8 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a84:	61d3      	str	r3, [r2, #28]
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_PCD_MspInit+0x84>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8001a92:	bf00      	nop
 8001a94:	3728      	adds	r7, #40	; 0x28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40005c00 	.word	0x40005c00
 8001aa0:	40021000 	.word	0x40021000

08001aa4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001adc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aa8:	f7ff ff84 	bl	80019b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aac:	480c      	ldr	r0, [pc, #48]	; (8001ae0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001aae:	490d      	ldr	r1, [pc, #52]	; (8001ae4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	; (8001ae8 <LoopForever+0xe>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab4:	e002      	b.n	8001abc <LoopCopyDataInit>

08001ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aba:	3304      	adds	r3, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac0:	d3f9      	bcc.n	8001ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	; (8001aec <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ac4:	4c0a      	ldr	r4, [pc, #40]	; (8001af0 <LoopForever+0x16>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac8:	e001      	b.n	8001ace <LoopFillZerobss>

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001acc:	3204      	adds	r2, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f002 fedb 	bl	800488c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ad6:	f7ff fd8f 	bl	80015f8 <main>

08001ada <LoopForever>:

LoopForever:
    b LoopForever
 8001ada:	e7fe      	b.n	8001ada <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001adc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001ae8:	08004f34 	.word	0x08004f34
  ldr r2, =_sbss
 8001aec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001af0:	20000470 	.word	0x20000470

08001af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001af4:	e7fe      	b.n	8001af4 <ADC1_2_IRQHandler>
	...

08001af8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001afc:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <HAL_Init+0x28>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <HAL_Init+0x28>)
 8001b02:	f043 0310 	orr.w	r3, r3, #16
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b08:	2003      	movs	r0, #3
 8001b0a:	f000 f931 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f000 f808 	bl	8001b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b14:	f7ff fea8 	bl	8001868 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40022000 	.word	0x40022000

08001b24 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_InitTick+0x54>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_InitTick+0x58>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	4619      	mov	r1, r3
 8001b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f000 f93b 	bl	8001dbe <HAL_SYSTICK_Config>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e00e      	b.n	8001b70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b0f      	cmp	r3, #15
 8001b56:	d80a      	bhi.n	8001b6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b60:	f000 f911 	bl	8001d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b64:	4a06      	ldr	r2, [pc, #24]	; (8001b80 <HAL_InitTick+0x5c>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e000      	b.n	8001b70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	20000004 	.word	0x20000004

08001b84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b88:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <HAL_IncTick+0x20>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <HAL_IncTick+0x24>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <HAL_IncTick+0x24>)
 8001b96:	6013      	str	r3, [r2, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000008 	.word	0x20000008
 8001ba8:	20000440 	.word	0x20000440

08001bac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return uwTick;  
 8001bb0:	4b03      	ldr	r3, [pc, #12]	; (8001bc0 <HAL_GetTick+0x14>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	20000440 	.word	0x20000440

08001bc4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bcc:	f7ff ffee 	bl	8001bac <HAL_GetTick>
 8001bd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bdc:	d005      	beq.n	8001bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bde:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <HAL_Delay+0x44>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	461a      	mov	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	4413      	add	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bea:	bf00      	nop
 8001bec:	f7ff ffde 	bl	8001bac <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d8f7      	bhi.n	8001bec <HAL_Delay+0x28>
  {
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000008 	.word	0x20000008

08001c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <__NVIC_SetPriorityGrouping+0x44>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c22:	68ba      	ldr	r2, [r7, #8]
 8001c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c28:	4013      	ands	r3, r2
 8001c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c3e:	4a04      	ldr	r2, [pc, #16]	; (8001c50 <__NVIC_SetPriorityGrouping+0x44>)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	60d3      	str	r3, [r2, #12]
}
 8001c44:	bf00      	nop
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c58:	4b04      	ldr	r3, [pc, #16]	; (8001c6c <__NVIC_GetPriorityGrouping+0x18>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	0a1b      	lsrs	r3, r3, #8
 8001c5e:	f003 0307 	and.w	r3, r3, #7
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	6039      	str	r1, [r7, #0]
 8001c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	db0a      	blt.n	8001c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	490c      	ldr	r1, [pc, #48]	; (8001cbc <__NVIC_SetPriority+0x4c>)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	0112      	lsls	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c98:	e00a      	b.n	8001cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4908      	ldr	r1, [pc, #32]	; (8001cc0 <__NVIC_SetPriority+0x50>)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	440b      	add	r3, r1
 8001cae:	761a      	strb	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	; 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f1c3 0307 	rsb	r3, r3, #7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	bf28      	it	cs
 8001ce2:	2304      	movcs	r3, #4
 8001ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d902      	bls.n	8001cf4 <NVIC_EncodePriority+0x30>
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3b03      	subs	r3, #3
 8001cf2:	e000      	b.n	8001cf6 <NVIC_EncodePriority+0x32>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	43d9      	mvns	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	4313      	orrs	r3, r2
         );
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	; 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d3c:	d301      	bcc.n	8001d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00f      	b.n	8001d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d42:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <SysTick_Config+0x40>)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	f7ff ff8e 	bl	8001c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d54:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <SysTick_Config+0x40>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5a:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <SysTick_Config+0x40>)
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	e000e010 	.word	0xe000e010

08001d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ff47 	bl	8001c0c <__NVIC_SetPriorityGrouping>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d98:	f7ff ff5c 	bl	8001c54 <__NVIC_GetPriorityGrouping>
 8001d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	6978      	ldr	r0, [r7, #20]
 8001da4:	f7ff ff8e 	bl	8001cc4 <NVIC_EncodePriority>
 8001da8:	4602      	mov	r2, r0
 8001daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dae:	4611      	mov	r1, r2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff ff5d 	bl	8001c70 <__NVIC_SetPriority>
}
 8001db6:	bf00      	nop
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff ffb0 	bl	8001d2c <SysTick_Config>
 8001dcc:	4603      	mov	r3, r0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
	...

08001dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b087      	sub	sp, #28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de6:	e154      	b.n	8002092 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	2101      	movs	r1, #1
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	fa01 f303 	lsl.w	r3, r1, r3
 8001df4:	4013      	ands	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f000 8146 	beq.w	800208c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d005      	beq.n	8001e18 <HAL_GPIO_Init+0x40>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d130      	bne.n	8001e7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	2203      	movs	r2, #3
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e4e:	2201      	movs	r2, #1
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	091b      	lsrs	r3, r3, #4
 8001e64:	f003 0201 	and.w	r2, r3, #1
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d017      	beq.n	8001eb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2203      	movs	r2, #3
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d123      	bne.n	8001f0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	08da      	lsrs	r2, r3, #3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3208      	adds	r2, #8
 8001eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ece:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	220f      	movs	r2, #15
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	08da      	lsrs	r2, r3, #3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3208      	adds	r2, #8
 8001f04:	6939      	ldr	r1, [r7, #16]
 8001f06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	2203      	movs	r2, #3
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0203 	and.w	r2, r3, #3
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 80a0 	beq.w	800208c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4c:	4b58      	ldr	r3, [pc, #352]	; (80020b0 <HAL_GPIO_Init+0x2d8>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a57      	ldr	r2, [pc, #348]	; (80020b0 <HAL_GPIO_Init+0x2d8>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b55      	ldr	r3, [pc, #340]	; (80020b0 <HAL_GPIO_Init+0x2d8>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f64:	4a53      	ldr	r2, [pc, #332]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f003 0303 	and.w	r3, r3, #3
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	220f      	movs	r2, #15
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f8e:	d019      	beq.n	8001fc4 <HAL_GPIO_Init+0x1ec>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a49      	ldr	r2, [pc, #292]	; (80020b8 <HAL_GPIO_Init+0x2e0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d013      	beq.n	8001fc0 <HAL_GPIO_Init+0x1e8>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a48      	ldr	r2, [pc, #288]	; (80020bc <HAL_GPIO_Init+0x2e4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00d      	beq.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a47      	ldr	r2, [pc, #284]	; (80020c0 <HAL_GPIO_Init+0x2e8>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d007      	beq.n	8001fb8 <HAL_GPIO_Init+0x1e0>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a46      	ldr	r2, [pc, #280]	; (80020c4 <HAL_GPIO_Init+0x2ec>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d101      	bne.n	8001fb4 <HAL_GPIO_Init+0x1dc>
 8001fb0:	2304      	movs	r3, #4
 8001fb2:	e008      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fb4:	2305      	movs	r3, #5
 8001fb6:	e006      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e004      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e002      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	f002 0203 	and.w	r2, r2, #3
 8001fcc:	0092      	lsls	r2, r2, #2
 8001fce:	4093      	lsls	r3, r2
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fd6:	4937      	ldr	r1, [pc, #220]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fe4:	4b38      	ldr	r3, [pc, #224]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002008:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800200e:	4b2e      	ldr	r3, [pc, #184]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	43db      	mvns	r3, r3
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	4013      	ands	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4313      	orrs	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002032:	4a25      	ldr	r2, [pc, #148]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002038:	4b23      	ldr	r3, [pc, #140]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	43db      	mvns	r3, r3
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	4013      	ands	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800205c:	4a1a      	ldr	r2, [pc, #104]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002062:	4b19      	ldr	r3, [pc, #100]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	43db      	mvns	r3, r3
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002086:	4a10      	ldr	r2, [pc, #64]	; (80020c8 <HAL_GPIO_Init+0x2f0>)
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
 800209c:	2b00      	cmp	r3, #0
 800209e:	f47f aea3 	bne.w	8001de8 <HAL_GPIO_Init+0x10>
  }
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40010000 	.word	0x40010000
 80020b8:	48000400 	.word	0x48000400
 80020bc:	48000800 	.word	0x48000800
 80020c0:	48000c00 	.word	0x48000c00
 80020c4:	48001000 	.word	0x48001000
 80020c8:	40010400 	.word	0x40010400

080020cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	807b      	strh	r3, [r7, #2]
 80020d8:	4613      	mov	r3, r2
 80020da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020dc:	787b      	ldrb	r3, [r7, #1]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020e2:	887a      	ldrh	r2, [r7, #2]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020e8:	e002      	b.n	80020f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ea:	887a      	ldrh	r2, [r7, #2]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e081      	b.n	8002212 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d106      	bne.n	8002128 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff fa24 	bl	8001570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2224      	movs	r2, #36	; 0x24
 800212c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800214c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800215c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d107      	bne.n	8002176 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	e006      	b.n	8002184 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002182:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	2b02      	cmp	r3, #2
 800218a:	d104      	bne.n	8002196 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691a      	ldr	r2, [r3, #16]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	69d9      	ldr	r1, [r3, #28]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1a      	ldr	r2, [r3, #32]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0201 	orr.w	r2, r2, #1
 80021f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2220      	movs	r2, #32
 80021fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b20      	cmp	r3, #32
 800222e:	d138      	bne.n	80022a2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800223a:	2302      	movs	r3, #2
 800223c:	e032      	b.n	80022a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2224      	movs	r2, #36	; 0x24
 800224a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800226c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6819      	ldr	r1, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0201 	orr.w	r2, r2, #1
 800228c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2220      	movs	r2, #32
 8002292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	e000      	b.n	80022a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80022a2:	2302      	movs	r3, #2
  }
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b20      	cmp	r3, #32
 80022c4:	d139      	bne.n	800233a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e033      	b.n	800233c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2224      	movs	r2, #36	; 0x24
 80022e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0201 	bic.w	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002302:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4313      	orrs	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 0201 	orr.w	r2, r2, #1
 8002324:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2220      	movs	r2, #32
 800232a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	e000      	b.n	800233c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800233a:	2302      	movs	r3, #2
  }
}
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800234a:	b08b      	sub	sp, #44	; 0x2c
 800234c:	af06      	add	r7, sp, #24
 800234e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e0c4      	b.n	80024e4 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d106      	bne.n	8002374 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fb54 	bl	8001a1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2203      	movs	r2, #3
 8002378:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f001 fd32 	bl	8003dea <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002386:	2300      	movs	r3, #0
 8002388:	73fb      	strb	r3, [r7, #15]
 800238a:	e040      	b.n	800240e <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	440b      	add	r3, r1
 800239c:	3301      	adds	r3, #1
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	440b      	add	r3, r1
 80023b2:	7bfa      	ldrb	r2, [r7, #15]
 80023b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	4613      	mov	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	440b      	add	r3, r1
 80023c6:	3303      	adds	r3, #3
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023cc:	7bfa      	ldrb	r2, [r7, #15]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	440b      	add	r3, r1
 80023da:	3338      	adds	r3, #56	; 0x38
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	440b      	add	r3, r1
 80023ee:	333c      	adds	r3, #60	; 0x3c
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023f4:	7bfa      	ldrb	r2, [r7, #15]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	440b      	add	r3, r1
 8002402:	3340      	adds	r3, #64	; 0x40
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	3301      	adds	r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	429a      	cmp	r2, r3
 8002416:	d3b9      	bcc.n	800238c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]
 800241c:	e044      	b.n	80024a8 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	440b      	add	r3, r1
 800242c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4413      	add	r3, r2
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	440b      	add	r3, r1
 8002442:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	440b      	add	r3, r1
 8002458:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4413      	add	r3, r2
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	440b      	add	r3, r1
 800246e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002476:	7bfa      	ldrb	r2, [r7, #15]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	440b      	add	r3, r1
 8002484:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	440b      	add	r3, r1
 800249a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	3301      	adds	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	7bfa      	ldrb	r2, [r7, #15]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d3b5      	bcc.n	800241e <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	687e      	ldr	r6, [r7, #4]
 80024ba:	466d      	mov	r5, sp
 80024bc:	f106 0410 	add.w	r4, r6, #16
 80024c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024c4:	6823      	ldr	r3, [r4, #0]
 80024c6:	602b      	str	r3, [r5, #0]
 80024c8:	1d33      	adds	r3, r6, #4
 80024ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024cc:	6838      	ldr	r0, [r7, #0]
 80024ce:	f001 fca7 	bl	8003e20 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002502:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d102      	bne.n	8002512 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	f001 b823 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002516:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 817d 	beq.w	8002822 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002528:	4bbc      	ldr	r3, [pc, #752]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 030c 	and.w	r3, r3, #12
 8002530:	2b04      	cmp	r3, #4
 8002532:	d00c      	beq.n	800254e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002534:	4bb9      	ldr	r3, [pc, #740]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b08      	cmp	r3, #8
 800253e:	d15c      	bne.n	80025fa <HAL_RCC_OscConfig+0x10e>
 8002540:	4bb6      	ldr	r3, [pc, #728]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800254c:	d155      	bne.n	80025fa <HAL_RCC_OscConfig+0x10e>
 800254e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002552:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002556:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800255a:	fa93 f3a3 	rbit	r3, r3
 800255e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002562:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
 800256c:	095b      	lsrs	r3, r3, #5
 800256e:	b2db      	uxtb	r3, r3
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b01      	cmp	r3, #1
 8002578:	d102      	bne.n	8002580 <HAL_RCC_OscConfig+0x94>
 800257a:	4ba8      	ldr	r3, [pc, #672]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	e015      	b.n	80025ac <HAL_RCC_OscConfig+0xc0>
 8002580:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002584:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800258c:	fa93 f3a3 	rbit	r3, r3
 8002590:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002594:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002598:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800259c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80025a8:	4b9c      	ldr	r3, [pc, #624]	; (800281c <HAL_RCC_OscConfig+0x330>)
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025b0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80025b4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80025b8:	fa92 f2a2 	rbit	r2, r2
 80025bc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80025c0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80025c4:	fab2 f282 	clz	r2, r2
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	f042 0220 	orr.w	r2, r2, #32
 80025ce:	b2d2      	uxtb	r2, r2
 80025d0:	f002 021f 	and.w	r2, r2, #31
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f202 	lsl.w	r2, r1, r2
 80025da:	4013      	ands	r3, r2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 811f 	beq.w	8002820 <HAL_RCC_OscConfig+0x334>
 80025e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f040 8116 	bne.w	8002820 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	f000 bfaf 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800260a:	d106      	bne.n	800261a <HAL_RCC_OscConfig+0x12e>
 800260c:	4b83      	ldr	r3, [pc, #524]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a82      	ldr	r2, [pc, #520]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	e036      	b.n	8002688 <HAL_RCC_OscConfig+0x19c>
 800261a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800261e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0x158>
 800262a:	4b7c      	ldr	r3, [pc, #496]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a7b      	ldr	r2, [pc, #492]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002630:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002634:	6013      	str	r3, [r2, #0]
 8002636:	4b79      	ldr	r3, [pc, #484]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a78      	ldr	r2, [pc, #480]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800263c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	e021      	b.n	8002688 <HAL_RCC_OscConfig+0x19c>
 8002644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002648:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0x184>
 8002656:	4b71      	ldr	r3, [pc, #452]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a70      	ldr	r2, [pc, #448]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800265c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	4b6e      	ldr	r3, [pc, #440]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a6d      	ldr	r2, [pc, #436]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0x19c>
 8002670:	4b6a      	ldr	r3, [pc, #424]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a69      	ldr	r2, [pc, #420]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	4b67      	ldr	r3, [pc, #412]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a66      	ldr	r2, [pc, #408]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002686:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002688:	4b64      	ldr	r3, [pc, #400]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800268a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268c:	f023 020f 	bic.w	r2, r3, #15
 8002690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002694:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	495f      	ldr	r1, [pc, #380]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d059      	beq.n	8002766 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b2:	f7ff fa7b 	bl	8001bac <HAL_GetTick>
 80026b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026bc:	f7ff fa76 	bl	8001bac <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b64      	cmp	r3, #100	; 0x64
 80026ca:	d902      	bls.n	80026d2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	f000 bf43 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 80026d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026d6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80026de:	fa93 f3a3 	rbit	r3, r3
 80026e2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80026e6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	095b      	lsrs	r3, r3, #5
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d102      	bne.n	8002704 <HAL_RCC_OscConfig+0x218>
 80026fe:	4b47      	ldr	r3, [pc, #284]	; (800281c <HAL_RCC_OscConfig+0x330>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	e015      	b.n	8002730 <HAL_RCC_OscConfig+0x244>
 8002704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002708:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002718:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800271c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002720:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002724:	fa93 f3a3 	rbit	r3, r3
 8002728:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800272c:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCC_OscConfig+0x330>)
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002734:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002738:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800273c:	fa92 f2a2 	rbit	r2, r2
 8002740:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002744:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002748:	fab2 f282 	clz	r2, r2
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	f042 0220 	orr.w	r2, r2, #32
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	f002 021f 	and.w	r2, r2, #31
 8002758:	2101      	movs	r1, #1
 800275a:	fa01 f202 	lsl.w	r2, r1, r2
 800275e:	4013      	ands	r3, r2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0ab      	beq.n	80026bc <HAL_RCC_OscConfig+0x1d0>
 8002764:	e05d      	b.n	8002822 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002766:	f7ff fa21 	bl	8001bac <HAL_GetTick>
 800276a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276e:	e00a      	b.n	8002786 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002770:	f7ff fa1c 	bl	8001bac <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b64      	cmp	r3, #100	; 0x64
 800277e:	d902      	bls.n	8002786 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	f000 bee9 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 8002786:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800278a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002792:	fa93 f3a3 	rbit	r3, r3
 8002796:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800279a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279e:	fab3 f383 	clz	r3, r3
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	095b      	lsrs	r3, r3, #5
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d102      	bne.n	80027b8 <HAL_RCC_OscConfig+0x2cc>
 80027b2:	4b1a      	ldr	r3, [pc, #104]	; (800281c <HAL_RCC_OscConfig+0x330>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	e015      	b.n	80027e4 <HAL_RCC_OscConfig+0x2f8>
 80027b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027bc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80027c4:	fa93 f3a3 	rbit	r3, r3
 80027c8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80027cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80027d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <HAL_RCC_OscConfig+0x330>)
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027e8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80027ec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80027f0:	fa92 f2a2 	rbit	r2, r2
 80027f4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80027f8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80027fc:	fab2 f282 	clz	r2, r2
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	f042 0220 	orr.w	r2, r2, #32
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	f002 021f 	and.w	r2, r2, #31
 800280c:	2101      	movs	r1, #1
 800280e:	fa01 f202 	lsl.w	r2, r1, r2
 8002812:	4013      	ands	r3, r2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1ab      	bne.n	8002770 <HAL_RCC_OscConfig+0x284>
 8002818:	e003      	b.n	8002822 <HAL_RCC_OscConfig+0x336>
 800281a:	bf00      	nop
 800281c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002822:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002826:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 817d 	beq.w	8002b32 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002838:	4ba6      	ldr	r3, [pc, #664]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00b      	beq.n	800285c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002844:	4ba3      	ldr	r3, [pc, #652]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b08      	cmp	r3, #8
 800284e:	d172      	bne.n	8002936 <HAL_RCC_OscConfig+0x44a>
 8002850:	4ba0      	ldr	r3, [pc, #640]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d16c      	bne.n	8002936 <HAL_RCC_OscConfig+0x44a>
 800285c:	2302      	movs	r3, #2
 800285e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800286e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	b2db      	uxtb	r3, r3
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b01      	cmp	r3, #1
 8002884:	d102      	bne.n	800288c <HAL_RCC_OscConfig+0x3a0>
 8002886:	4b93      	ldr	r3, [pc, #588]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	e013      	b.n	80028b4 <HAL_RCC_OscConfig+0x3c8>
 800288c:	2302      	movs	r3, #2
 800288e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002892:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002896:	fa93 f3a3 	rbit	r3, r3
 800289a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800289e:	2302      	movs	r3, #2
 80028a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80028a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80028a8:	fa93 f3a3 	rbit	r3, r3
 80028ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80028b0:	4b88      	ldr	r3, [pc, #544]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	2202      	movs	r2, #2
 80028b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80028ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80028be:	fa92 f2a2 	rbit	r2, r2
 80028c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80028c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80028ca:	fab2 f282 	clz	r2, r2
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	f042 0220 	orr.w	r2, r2, #32
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	f002 021f 	and.w	r2, r2, #31
 80028da:	2101      	movs	r1, #1
 80028dc:	fa01 f202 	lsl.w	r2, r1, r2
 80028e0:	4013      	ands	r3, r2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <HAL_RCC_OscConfig+0x410>
 80028e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d002      	beq.n	80028fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	f000 be2e 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028fc:	4b75      	ldr	r3, [pc, #468]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002908:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	21f8      	movs	r1, #248	; 0xf8
 8002912:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002916:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800291a:	fa91 f1a1 	rbit	r1, r1
 800291e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002922:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002926:	fab1 f181 	clz	r1, r1
 800292a:	b2c9      	uxtb	r1, r1
 800292c:	408b      	lsls	r3, r1
 800292e:	4969      	ldr	r1, [pc, #420]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002930:	4313      	orrs	r3, r2
 8002932:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002934:	e0fd      	b.n	8002b32 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800293a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8088 	beq.w	8002a58 <HAL_RCC_OscConfig+0x56c>
 8002948:	2301      	movs	r3, #1
 800294a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002952:	fa93 f3a3 	rbit	r3, r3
 8002956:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800295a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295e:	fab3 f383 	clz	r3, r3
 8002962:	b2db      	uxtb	r3, r3
 8002964:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002968:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	461a      	mov	r2, r3
 8002970:	2301      	movs	r3, #1
 8002972:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002974:	f7ff f91a 	bl	8001bac <HAL_GetTick>
 8002978:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297c:	e00a      	b.n	8002994 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800297e:	f7ff f915 	bl	8001bac <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d902      	bls.n	8002994 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	f000 bde2 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 8002994:	2302      	movs	r3, #2
 8002996:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800299e:	fa93 f3a3 	rbit	r3, r3
 80029a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80029a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029aa:	fab3 f383 	clz	r3, r3
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	095b      	lsrs	r3, r3, #5
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d102      	bne.n	80029c4 <HAL_RCC_OscConfig+0x4d8>
 80029be:	4b45      	ldr	r3, [pc, #276]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	e013      	b.n	80029ec <HAL_RCC_OscConfig+0x500>
 80029c4:	2302      	movs	r3, #2
 80029c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80029d6:	2302      	movs	r3, #2
 80029d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80029dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80029e0:	fa93 f3a3 	rbit	r3, r3
 80029e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80029e8:	4b3a      	ldr	r3, [pc, #232]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 80029ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ec:	2202      	movs	r2, #2
 80029ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80029f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80029f6:	fa92 f2a2 	rbit	r2, r2
 80029fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80029fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002a02:	fab2 f282 	clz	r2, r2
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	f042 0220 	orr.w	r2, r2, #32
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	f002 021f 	and.w	r2, r2, #31
 8002a12:	2101      	movs	r1, #1
 8002a14:	fa01 f202 	lsl.w	r2, r1, r2
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0af      	beq.n	800297e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1e:	4b2d      	ldr	r3, [pc, #180]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	21f8      	movs	r1, #248	; 0xf8
 8002a34:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a38:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002a3c:	fa91 f1a1 	rbit	r1, r1
 8002a40:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002a44:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002a48:	fab1 f181 	clz	r1, r1
 8002a4c:	b2c9      	uxtb	r1, r1
 8002a4e:	408b      	lsls	r3, r1
 8002a50:	4920      	ldr	r1, [pc, #128]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]
 8002a56:	e06c      	b.n	8002b32 <HAL_RCC_OscConfig+0x646>
 8002a58:	2301      	movs	r3, #1
 8002a5a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002a62:	fa93 f3a3 	rbit	r3, r3
 8002a66:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002a6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7ff f892 	bl	8001bac <HAL_GetTick>
 8002a88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8c:	e00a      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a8e:	f7ff f88d 	bl	8001bac <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d902      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	f000 bd5a 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002aae:	fa93 f3a3 	rbit	r3, r3
 8002ab2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002ab6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d104      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x5ec>
 8002ace:	4b01      	ldr	r3, [pc, #4]	; (8002ad4 <HAL_RCC_OscConfig+0x5e8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	e015      	b.n	8002b00 <HAL_RCC_OscConfig+0x614>
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	2302      	movs	r3, #2
 8002ada:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002aea:	2302      	movs	r3, #2
 8002aec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002af0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002afc:	4bc8      	ldr	r3, [pc, #800]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	2202      	movs	r2, #2
 8002b02:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002b06:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002b0a:	fa92 f2a2 	rbit	r2, r2
 8002b0e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002b12:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002b16:	fab2 f282 	clz	r2, r2
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	f042 0220 	orr.w	r2, r2, #32
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	f002 021f 	and.w	r2, r2, #31
 8002b26:	2101      	movs	r1, #1
 8002b28:	fa01 f202 	lsl.w	r2, r1, r2
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1ad      	bne.n	8002a8e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0308 	and.w	r3, r3, #8
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 8110 	beq.w	8002d68 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d079      	beq.n	8002c4c <HAL_RCC_OscConfig+0x760>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b6e:	fab3 f383 	clz	r3, r3
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	461a      	mov	r2, r3
 8002b76:	4bab      	ldr	r3, [pc, #684]	; (8002e24 <HAL_RCC_OscConfig+0x938>)
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	2301      	movs	r3, #1
 8002b80:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b82:	f7ff f813 	bl	8001bac <HAL_GetTick>
 8002b86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b8c:	f7ff f80e 	bl	8001bac <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d902      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	f000 bcdb 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002bb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	fa93 f2a3 	rbit	r2, r3
 8002bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002be0:	2202      	movs	r2, #2
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	fa93 f2a3 	rbit	r2, r3
 8002bf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002bfa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfc:	4b88      	ldr	r3, [pc, #544]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c04:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002c08:	2102      	movs	r1, #2
 8002c0a:	6019      	str	r1, [r3, #0]
 8002c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c10:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	fa93 f1a3 	rbit	r1, r3
 8002c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c1e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002c22:	6019      	str	r1, [r3, #0]
  return result;
 8002c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c28:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	fab3 f383 	clz	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	f003 031f 	and.w	r3, r3, #31
 8002c3e:	2101      	movs	r1, #1
 8002c40:	fa01 f303 	lsl.w	r3, r1, r3
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d0a0      	beq.n	8002b8c <HAL_RCC_OscConfig+0x6a0>
 8002c4a:	e08d      	b.n	8002d68 <HAL_RCC_OscConfig+0x87c>
 8002c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c50:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002c54:	2201      	movs	r2, #1
 8002c56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	fa93 f2a3 	rbit	r2, r3
 8002c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c6a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c6e:	601a      	str	r2, [r3, #0]
  return result;
 8002c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c74:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c78:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c7a:	fab3 f383 	clz	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b68      	ldr	r3, [pc, #416]	; (8002e24 <HAL_RCC_OscConfig+0x938>)
 8002c84:	4413      	add	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c8e:	f7fe ff8d 	bl	8001bac <HAL_GetTick>
 8002c92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c98:	f7fe ff88 	bl	8001bac <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d902      	bls.n	8002cae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	f000 bc55 	b.w	8003558 <HAL_RCC_OscConfig+0x106c>
 8002cae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	fa93 f2a3 	rbit	r2, r3
 8002cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ccc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002cda:	2202      	movs	r2, #2
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	fa93 f2a3 	rbit	r2, r3
 8002cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cfa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002cfe:	2202      	movs	r2, #2
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	fa93 f2a3 	rbit	r2, r3
 8002d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d14:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d18:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d1a:	4b41      	ldr	r3, [pc, #260]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d22:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002d26:	2102      	movs	r1, #2
 8002d28:	6019      	str	r1, [r3, #0]
 8002d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d2e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	fa93 f1a3 	rbit	r1, r3
 8002d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d3c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002d40:	6019      	str	r1, [r3, #0]
  return result;
 8002d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d46:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	fab3 f383 	clz	r3, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	f003 031f 	and.w	r3, r3, #31
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d197      	bne.n	8002c98 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 81a1 	beq.w	80030c0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d84:	4b26      	ldr	r3, [pc, #152]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002d86:	69db      	ldr	r3, [r3, #28]
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d116      	bne.n	8002dbe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d90:	4b23      	ldr	r3, [pc, #140]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002d92:	69db      	ldr	r3, [r3, #28]
 8002d94:	4a22      	ldr	r2, [pc, #136]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d9a:	61d3      	str	r3, [r2, #28]
 8002d9c:	4b20      	ldr	r3, [pc, #128]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002d9e:	69db      	ldr	r3, [r3, #28]
 8002da0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002db6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbe:	4b1a      	ldr	r3, [pc, #104]	; (8002e28 <HAL_RCC_OscConfig+0x93c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d11a      	bne.n	8002e00 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dca:	4b17      	ldr	r3, [pc, #92]	; (8002e28 <HAL_RCC_OscConfig+0x93c>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a16      	ldr	r2, [pc, #88]	; (8002e28 <HAL_RCC_OscConfig+0x93c>)
 8002dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dd6:	f7fe fee9 	bl	8001bac <HAL_GetTick>
 8002dda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dde:	e009      	b.n	8002df4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de0:	f7fe fee4 	bl	8001bac <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b64      	cmp	r3, #100	; 0x64
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e3b1      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df4:	4b0c      	ldr	r3, [pc, #48]	; (8002e28 <HAL_RCC_OscConfig+0x93c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0ef      	beq.n	8002de0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d10d      	bne.n	8002e2c <HAL_RCC_OscConfig+0x940>
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	4a02      	ldr	r2, [pc, #8]	; (8002e20 <HAL_RCC_OscConfig+0x934>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	6213      	str	r3, [r2, #32]
 8002e1c:	e03c      	b.n	8002e98 <HAL_RCC_OscConfig+0x9ac>
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	10908120 	.word	0x10908120
 8002e28:	40007000 	.word	0x40007000
 8002e2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10c      	bne.n	8002e56 <HAL_RCC_OscConfig+0x96a>
 8002e3c:	4bc1      	ldr	r3, [pc, #772]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4ac0      	ldr	r2, [pc, #768]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6213      	str	r3, [r2, #32]
 8002e48:	4bbe      	ldr	r3, [pc, #760]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4abd      	ldr	r2, [pc, #756]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e4e:	f023 0304 	bic.w	r3, r3, #4
 8002e52:	6213      	str	r3, [r2, #32]
 8002e54:	e020      	b.n	8002e98 <HAL_RCC_OscConfig+0x9ac>
 8002e56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	2b05      	cmp	r3, #5
 8002e64:	d10c      	bne.n	8002e80 <HAL_RCC_OscConfig+0x994>
 8002e66:	4bb7      	ldr	r3, [pc, #732]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	4ab6      	ldr	r2, [pc, #728]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e6c:	f043 0304 	orr.w	r3, r3, #4
 8002e70:	6213      	str	r3, [r2, #32]
 8002e72:	4bb4      	ldr	r3, [pc, #720]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	4ab3      	ldr	r2, [pc, #716]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6213      	str	r3, [r2, #32]
 8002e7e:	e00b      	b.n	8002e98 <HAL_RCC_OscConfig+0x9ac>
 8002e80:	4bb0      	ldr	r3, [pc, #704]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	4aaf      	ldr	r2, [pc, #700]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e86:	f023 0301 	bic.w	r3, r3, #1
 8002e8a:	6213      	str	r3, [r2, #32]
 8002e8c:	4bad      	ldr	r3, [pc, #692]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	4aac      	ldr	r2, [pc, #688]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002e92:	f023 0304 	bic.w	r3, r3, #4
 8002e96:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 8081 	beq.w	8002fac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eaa:	f7fe fe7f 	bl	8001bac <HAL_GetTick>
 8002eae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb2:	e00b      	b.n	8002ecc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eb4:	f7fe fe7a 	bl	8001bac <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e345      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
 8002ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ed0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002edc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	fa93 f2a3 	rbit	r2, r3
 8002ee6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002ef8:	2202      	movs	r2, #2
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f00:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	fa93 f2a3 	rbit	r2, r3
 8002f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002f12:	601a      	str	r2, [r3, #0]
  return result;
 8002f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f18:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002f1c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	095b      	lsrs	r3, r3, #5
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	f043 0302 	orr.w	r3, r3, #2
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d102      	bne.n	8002f38 <HAL_RCC_OscConfig+0xa4c>
 8002f32:	4b84      	ldr	r3, [pc, #528]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	e013      	b.n	8002f60 <HAL_RCC_OscConfig+0xa74>
 8002f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002f40:	2202      	movs	r2, #2
 8002f42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f48:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	fa93 f2a3 	rbit	r2, r3
 8002f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f56:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	4b79      	ldr	r3, [pc, #484]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f64:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f68:	2102      	movs	r1, #2
 8002f6a:	6011      	str	r1, [r2, #0]
 8002f6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f70:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	fa92 f1a2 	rbit	r1, r2
 8002f7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f7e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f82:	6011      	str	r1, [r2, #0]
  return result;
 8002f84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f88:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f8c:	6812      	ldr	r2, [r2, #0]
 8002f8e:	fab2 f282 	clz	r2, r2
 8002f92:	b2d2      	uxtb	r2, r2
 8002f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f98:	b2d2      	uxtb	r2, r2
 8002f9a:	f002 021f 	and.w	r2, r2, #31
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d084      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x9c8>
 8002faa:	e07f      	b.n	80030ac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fac:	f7fe fdfe 	bl	8001bac <HAL_GetTick>
 8002fb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb4:	e00b      	b.n	8002fce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe fdf9 	bl	8001bac <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e2c4      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
 8002fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fde:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	fa93 f2a3 	rbit	r2, r3
 8002fe8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ff6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003002:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	fa93 f2a3 	rbit	r2, r3
 800300c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003010:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003014:	601a      	str	r2, [r3, #0]
  return result;
 8003016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800301a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800301e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003020:	fab3 f383 	clz	r3, r3
 8003024:	b2db      	uxtb	r3, r3
 8003026:	095b      	lsrs	r3, r3, #5
 8003028:	b2db      	uxtb	r3, r3
 800302a:	f043 0302 	orr.w	r3, r3, #2
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d102      	bne.n	800303a <HAL_RCC_OscConfig+0xb4e>
 8003034:	4b43      	ldr	r3, [pc, #268]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	e013      	b.n	8003062 <HAL_RCC_OscConfig+0xb76>
 800303a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003042:	2202      	movs	r2, #2
 8003044:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	fa93 f2a3 	rbit	r2, r3
 8003054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003058:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	4b39      	ldr	r3, [pc, #228]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003066:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800306a:	2102      	movs	r1, #2
 800306c:	6011      	str	r1, [r2, #0]
 800306e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003072:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003076:	6812      	ldr	r2, [r2, #0]
 8003078:	fa92 f1a2 	rbit	r1, r2
 800307c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003080:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003084:	6011      	str	r1, [r2, #0]
  return result;
 8003086:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800308a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	fab2 f282 	clz	r2, r2
 8003094:	b2d2      	uxtb	r2, r2
 8003096:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	f002 021f 	and.w	r2, r2, #31
 80030a0:	2101      	movs	r1, #1
 80030a2:	fa01 f202 	lsl.w	r2, r1, r2
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d184      	bne.n	8002fb6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030ac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d105      	bne.n	80030c0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b4:	4b23      	ldr	r3, [pc, #140]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	4a22      	ldr	r2, [pc, #136]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 80030ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 8242 	beq.w	8003556 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d2:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <HAL_RCC_OscConfig+0xc58>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b08      	cmp	r3, #8
 80030dc:	f000 8213 	beq.w	8003506 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	f040 8162 	bne.w	80033b6 <HAL_RCC_OscConfig+0xeca>
 80030f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80030fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003104:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	fa93 f2a3 	rbit	r2, r3
 800310e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003112:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003116:	601a      	str	r2, [r3, #0]
  return result;
 8003118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800311c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003120:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003122:	fab3 f383 	clz	r3, r3
 8003126:	b2db      	uxtb	r3, r3
 8003128:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800312c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	461a      	mov	r2, r3
 8003134:	2300      	movs	r3, #0
 8003136:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003138:	f7fe fd38 	bl	8001bac <HAL_GetTick>
 800313c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003140:	e00c      	b.n	800315c <HAL_RCC_OscConfig+0xc70>
 8003142:	bf00      	nop
 8003144:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003148:	f7fe fd30 	bl	8001bac <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e1fd      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
 800315c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003160:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003164:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800316e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	fa93 f2a3 	rbit	r2, r3
 8003178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003180:	601a      	str	r2, [r3, #0]
  return result;
 8003182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003186:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800318a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800318c:	fab3 f383 	clz	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	b2db      	uxtb	r3, r3
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	d102      	bne.n	80031a6 <HAL_RCC_OscConfig+0xcba>
 80031a0:	4bb0      	ldr	r3, [pc, #704]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	e027      	b.n	80031f6 <HAL_RCC_OscConfig+0xd0a>
 80031a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031aa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80031ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80031d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031de:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	fa93 f2a3 	rbit	r2, r3
 80031e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	4b9c      	ldr	r3, [pc, #624]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 80031f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031fa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80031fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003202:	6011      	str	r1, [r2, #0]
 8003204:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003208:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800320c:	6812      	ldr	r2, [r2, #0]
 800320e:	fa92 f1a2 	rbit	r1, r2
 8003212:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003216:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800321a:	6011      	str	r1, [r2, #0]
  return result;
 800321c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003220:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	fab2 f282 	clz	r2, r2
 800322a:	b2d2      	uxtb	r2, r2
 800322c:	f042 0220 	orr.w	r2, r2, #32
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	f002 021f 	and.w	r2, r2, #31
 8003236:	2101      	movs	r1, #1
 8003238:	fa01 f202 	lsl.w	r2, r1, r2
 800323c:	4013      	ands	r3, r2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d182      	bne.n	8003148 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003242:	4b88      	ldr	r3, [pc, #544]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800324a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	430b      	orrs	r3, r1
 8003264:	497f      	ldr	r1, [pc, #508]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 8003266:	4313      	orrs	r3, r2
 8003268:	604b      	str	r3, [r1, #4]
 800326a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003272:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003276:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	fa93 f2a3 	rbit	r2, r3
 8003286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800328e:	601a      	str	r2, [r3, #0]
  return result;
 8003290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003294:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003298:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800329a:	fab3 f383 	clz	r3, r3
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	461a      	mov	r2, r3
 80032ac:	2301      	movs	r3, #1
 80032ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7fe fc7c 	bl	8001bac <HAL_GetTick>
 80032b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b8:	e009      	b.n	80032ce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ba:	f7fe fc77 	bl	8001bac <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e144      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
 80032ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80032d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	fa93 f2a3 	rbit	r2, r3
 80032ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80032f2:	601a      	str	r2, [r3, #0]
  return result;
 80032f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80032fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032fe:	fab3 f383 	clz	r3, r3
 8003302:	b2db      	uxtb	r3, r3
 8003304:	095b      	lsrs	r3, r3, #5
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b01      	cmp	r3, #1
 8003310:	d102      	bne.n	8003318 <HAL_RCC_OscConfig+0xe2c>
 8003312:	4b54      	ldr	r3, [pc, #336]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	e027      	b.n	8003368 <HAL_RCC_OscConfig+0xe7c>
 8003318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800331c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003320:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003324:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	fa93 f2a3 	rbit	r2, r3
 8003334:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003338:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003342:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003346:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003350:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	fa93 f2a3 	rbit	r2, r3
 800335a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	4b3f      	ldr	r3, [pc, #252]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 8003366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003368:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800336c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003370:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003374:	6011      	str	r1, [r2, #0]
 8003376:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800337a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800337e:	6812      	ldr	r2, [r2, #0]
 8003380:	fa92 f1a2 	rbit	r1, r2
 8003384:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003388:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800338c:	6011      	str	r1, [r2, #0]
  return result;
 800338e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003392:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	fab2 f282 	clz	r2, r2
 800339c:	b2d2      	uxtb	r2, r2
 800339e:	f042 0220 	orr.w	r2, r2, #32
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	f002 021f 	and.w	r2, r2, #31
 80033a8:	2101      	movs	r1, #1
 80033aa:	fa01 f202 	lsl.w	r2, r1, r2
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d082      	beq.n	80032ba <HAL_RCC_OscConfig+0xdce>
 80033b4:	e0cf      	b.n	8003556 <HAL_RCC_OscConfig+0x106a>
 80033b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80033be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	fa93 f2a3 	rbit	r2, r3
 80033d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80033da:	601a      	str	r2, [r3, #0]
  return result;
 80033dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80033e4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e6:	fab3 f383 	clz	r3, r3
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	461a      	mov	r2, r3
 80033f8:	2300      	movs	r3, #0
 80033fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fc:	f7fe fbd6 	bl	8001bac <HAL_GetTick>
 8003400:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003404:	e009      	b.n	800341a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003406:	f7fe fbd1 	bl	8001bac <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e09e      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
 800341a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003422:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003426:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	fa93 f2a3 	rbit	r2, r3
 8003436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800343a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800343e:	601a      	str	r2, [r3, #0]
  return result;
 8003440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003444:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003448:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344a:	fab3 f383 	clz	r3, r3
 800344e:	b2db      	uxtb	r3, r3
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d104      	bne.n	8003468 <HAL_RCC_OscConfig+0xf7c>
 800345e:	4b01      	ldr	r3, [pc, #4]	; (8003464 <HAL_RCC_OscConfig+0xf78>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	e029      	b.n	80034b8 <HAL_RCC_OscConfig+0xfcc>
 8003464:	40021000 	.word	0x40021000
 8003468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800346c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800347a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	fa93 f2a3 	rbit	r2, r3
 8003484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003488:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003492:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003496:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	fa93 f2a3 	rbit	r2, r3
 80034aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	4b2b      	ldr	r3, [pc, #172]	; (8003564 <HAL_RCC_OscConfig+0x1078>)
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034bc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80034c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034c4:	6011      	str	r1, [r2, #0]
 80034c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034ca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	fa92 f1a2 	rbit	r1, r2
 80034d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034d8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80034dc:	6011      	str	r1, [r2, #0]
  return result;
 80034de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034e2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	fab2 f282 	clz	r2, r2
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	f042 0220 	orr.w	r2, r2, #32
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	f002 021f 	and.w	r2, r2, #31
 80034f8:	2101      	movs	r1, #1
 80034fa:	fa01 f202 	lsl.w	r2, r1, r2
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d180      	bne.n	8003406 <HAL_RCC_OscConfig+0xf1a>
 8003504:	e027      	b.n	8003556 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003506:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800350a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d101      	bne.n	800351a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e01e      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800351a:	4b12      	ldr	r3, [pc, #72]	; (8003564 <HAL_RCC_OscConfig+0x1078>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003522:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003526:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800352a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	429a      	cmp	r2, r3
 8003538:	d10b      	bne.n	8003552 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800353a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800353e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003546:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800354e:	429a      	cmp	r2, r3
 8003550:	d001      	beq.n	8003556 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40021000 	.word	0x40021000

08003568 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b09e      	sub	sp, #120	; 0x78
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e162      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003580:	4b90      	ldr	r3, [pc, #576]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	429a      	cmp	r2, r3
 800358c:	d910      	bls.n	80035b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358e:	4b8d      	ldr	r3, [pc, #564]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 0207 	bic.w	r2, r3, #7
 8003596:	498b      	ldr	r1, [pc, #556]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	4313      	orrs	r3, r2
 800359c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359e:	4b89      	ldr	r3, [pc, #548]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e14a      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d008      	beq.n	80035ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035bc:	4b82      	ldr	r3, [pc, #520]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	497f      	ldr	r1, [pc, #508]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 80dc 	beq.w	8003794 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d13c      	bne.n	800365e <HAL_RCC_ClockConfig+0xf6>
 80035e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80035f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f4:	fab3 f383 	clz	r3, r3
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	f043 0301 	orr.w	r3, r3, #1
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d102      	bne.n	800360e <HAL_RCC_ClockConfig+0xa6>
 8003608:	4b6f      	ldr	r3, [pc, #444]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	e00f      	b.n	800362e <HAL_RCC_ClockConfig+0xc6>
 800360e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003612:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003614:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	667b      	str	r3, [r7, #100]	; 0x64
 800361c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003620:	663b      	str	r3, [r7, #96]	; 0x60
 8003622:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003624:	fa93 f3a3 	rbit	r3, r3
 8003628:	65fb      	str	r3, [r7, #92]	; 0x5c
 800362a:	4b67      	ldr	r3, [pc, #412]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 800362c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003632:	65ba      	str	r2, [r7, #88]	; 0x58
 8003634:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003636:	fa92 f2a2 	rbit	r2, r2
 800363a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800363c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800363e:	fab2 f282 	clz	r2, r2
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	f042 0220 	orr.w	r2, r2, #32
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	f002 021f 	and.w	r2, r2, #31
 800364e:	2101      	movs	r1, #1
 8003650:	fa01 f202 	lsl.w	r2, r1, r2
 8003654:	4013      	ands	r3, r2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d17b      	bne.n	8003752 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e0f3      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d13c      	bne.n	80036e0 <HAL_RCC_ClockConfig+0x178>
 8003666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800366a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003676:	fab3 f383 	clz	r3, r3
 800367a:	b2db      	uxtb	r3, r3
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	b2db      	uxtb	r3, r3
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d102      	bne.n	8003690 <HAL_RCC_ClockConfig+0x128>
 800368a:	4b4f      	ldr	r3, [pc, #316]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	e00f      	b.n	80036b0 <HAL_RCC_ClockConfig+0x148>
 8003690:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003694:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003696:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003698:	fa93 f3a3 	rbit	r3, r3
 800369c:	647b      	str	r3, [r7, #68]	; 0x44
 800369e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036a2:	643b      	str	r3, [r7, #64]	; 0x40
 80036a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036ac:	4b46      	ldr	r3, [pc, #280]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036b4:	63ba      	str	r2, [r7, #56]	; 0x38
 80036b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036b8:	fa92 f2a2 	rbit	r2, r2
 80036bc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80036be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036c0:	fab2 f282 	clz	r2, r2
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	f042 0220 	orr.w	r2, r2, #32
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	f002 021f 	and.w	r2, r2, #31
 80036d0:	2101      	movs	r1, #1
 80036d2:	fa01 f202 	lsl.w	r2, r1, r2
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d13a      	bne.n	8003752 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0b2      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
 80036e0:	2302      	movs	r3, #2
 80036e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e6:	fa93 f3a3 	rbit	r3, r3
 80036ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80036ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ee:	fab3 f383 	clz	r3, r3
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	095b      	lsrs	r3, r3, #5
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	f043 0301 	orr.w	r3, r3, #1
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d102      	bne.n	8003708 <HAL_RCC_ClockConfig+0x1a0>
 8003702:	4b31      	ldr	r3, [pc, #196]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	e00d      	b.n	8003724 <HAL_RCC_ClockConfig+0x1bc>
 8003708:	2302      	movs	r3, #2
 800370a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370e:	fa93 f3a3 	rbit	r3, r3
 8003712:	627b      	str	r3, [r7, #36]	; 0x24
 8003714:	2302      	movs	r3, #2
 8003716:	623b      	str	r3, [r7, #32]
 8003718:	6a3b      	ldr	r3, [r7, #32]
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	2202      	movs	r2, #2
 8003726:	61ba      	str	r2, [r7, #24]
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	fa92 f2a2 	rbit	r2, r2
 800372e:	617a      	str	r2, [r7, #20]
  return result;
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	fab2 f282 	clz	r2, r2
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	f042 0220 	orr.w	r2, r2, #32
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	f002 021f 	and.w	r2, r2, #31
 8003742:	2101      	movs	r1, #1
 8003744:	fa01 f202 	lsl.w	r2, r1, r2
 8003748:	4013      	ands	r3, r2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e079      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003752:	4b1d      	ldr	r3, [pc, #116]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f023 0203 	bic.w	r2, r3, #3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	491a      	ldr	r1, [pc, #104]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 8003760:	4313      	orrs	r3, r2
 8003762:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003764:	f7fe fa22 	bl	8001bac <HAL_GetTick>
 8003768:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376a:	e00a      	b.n	8003782 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800376c:	f7fe fa1e 	bl	8001bac <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	f241 3288 	movw	r2, #5000	; 0x1388
 800377a:	4293      	cmp	r3, r2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e061      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003782:	4b11      	ldr	r3, [pc, #68]	; (80037c8 <HAL_RCC_ClockConfig+0x260>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f003 020c 	and.w	r2, r3, #12
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	429a      	cmp	r2, r3
 8003792:	d1eb      	bne.n	800376c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003794:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d214      	bcs.n	80037cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037a2:	4b08      	ldr	r3, [pc, #32]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 0207 	bic.w	r2, r3, #7
 80037aa:	4906      	ldr	r1, [pc, #24]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037b2:	4b04      	ldr	r3, [pc, #16]	; (80037c4 <HAL_RCC_ClockConfig+0x25c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d005      	beq.n	80037cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e040      	b.n	8003846 <HAL_RCC_ClockConfig+0x2de>
 80037c4:	40022000 	.word	0x40022000
 80037c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d008      	beq.n	80037ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037d8:	4b1d      	ldr	r3, [pc, #116]	; (8003850 <HAL_RCC_ClockConfig+0x2e8>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	491a      	ldr	r1, [pc, #104]	; (8003850 <HAL_RCC_ClockConfig+0x2e8>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d009      	beq.n	800380a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037f6:	4b16      	ldr	r3, [pc, #88]	; (8003850 <HAL_RCC_ClockConfig+0x2e8>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4912      	ldr	r1, [pc, #72]	; (8003850 <HAL_RCC_ClockConfig+0x2e8>)
 8003806:	4313      	orrs	r3, r2
 8003808:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800380a:	f000 f829 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 800380e:	4601      	mov	r1, r0
 8003810:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <HAL_RCC_ClockConfig+0x2e8>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003818:	22f0      	movs	r2, #240	; 0xf0
 800381a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	fa92 f2a2 	rbit	r2, r2
 8003822:	60fa      	str	r2, [r7, #12]
  return result;
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	fab2 f282 	clz	r2, r2
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	40d3      	lsrs	r3, r2
 800382e:	4a09      	ldr	r2, [pc, #36]	; (8003854 <HAL_RCC_ClockConfig+0x2ec>)
 8003830:	5cd3      	ldrb	r3, [r2, r3]
 8003832:	fa21 f303 	lsr.w	r3, r1, r3
 8003836:	4a08      	ldr	r2, [pc, #32]	; (8003858 <HAL_RCC_ClockConfig+0x2f0>)
 8003838:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800383a:	4b08      	ldr	r3, [pc, #32]	; (800385c <HAL_RCC_ClockConfig+0x2f4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fe f970 	bl	8001b24 <HAL_InitTick>
  
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3778      	adds	r7, #120	; 0x78
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40021000 	.word	0x40021000
 8003854:	08004c1c 	.word	0x08004c1c
 8003858:	20000000 	.word	0x20000000
 800385c:	20000004 	.word	0x20000004

08003860 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003860:	b480      	push	{r7}
 8003862:	b08b      	sub	sp, #44	; 0x2c
 8003864:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	2300      	movs	r3, #0
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	2300      	movs	r3, #0
 8003870:	627b      	str	r3, [r7, #36]	; 0x24
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003876:	2300      	movs	r3, #0
 8003878:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800387a:	4b29      	ldr	r3, [pc, #164]	; (8003920 <HAL_RCC_GetSysClockFreq+0xc0>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b04      	cmp	r3, #4
 8003888:	d002      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0x30>
 800388a:	2b08      	cmp	r3, #8
 800388c:	d003      	beq.n	8003896 <HAL_RCC_GetSysClockFreq+0x36>
 800388e:	e03c      	b.n	800390a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003890:	4b24      	ldr	r3, [pc, #144]	; (8003924 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003892:	623b      	str	r3, [r7, #32]
      break;
 8003894:	e03c      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800389c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80038a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	fa92 f2a2 	rbit	r2, r2
 80038a8:	607a      	str	r2, [r7, #4]
  return result;
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	fab2 f282 	clz	r2, r2
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	40d3      	lsrs	r3, r2
 80038b4:	4a1c      	ldr	r2, [pc, #112]	; (8003928 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038b6:	5cd3      	ldrb	r3, [r2, r3]
 80038b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80038ba:	4b19      	ldr	r3, [pc, #100]	; (8003920 <HAL_RCC_GetSysClockFreq+0xc0>)
 80038bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	220f      	movs	r2, #15
 80038c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	fa92 f2a2 	rbit	r2, r2
 80038cc:	60fa      	str	r2, [r7, #12]
  return result;
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	fab2 f282 	clz	r2, r2
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	40d3      	lsrs	r3, r2
 80038d8:	4a14      	ldr	r2, [pc, #80]	; (800392c <HAL_RCC_GetSysClockFreq+0xcc>)
 80038da:	5cd3      	ldrb	r3, [r2, r3]
 80038dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80038e8:	4a0e      	ldr	r2, [pc, #56]	; (8003924 <HAL_RCC_GetSysClockFreq+0xc4>)
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	fb02 f303 	mul.w	r3, r2, r3
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24
 80038f8:	e004      	b.n	8003904 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	4a0c      	ldr	r2, [pc, #48]	; (8003930 <HAL_RCC_GetSysClockFreq+0xd0>)
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	623b      	str	r3, [r7, #32]
      break;
 8003908:	e002      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800390a:	4b06      	ldr	r3, [pc, #24]	; (8003924 <HAL_RCC_GetSysClockFreq+0xc4>)
 800390c:	623b      	str	r3, [r7, #32]
      break;
 800390e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003910:	6a3b      	ldr	r3, [r7, #32]
}
 8003912:	4618      	mov	r0, r3
 8003914:	372c      	adds	r7, #44	; 0x2c
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	007a1200 	.word	0x007a1200
 8003928:	08004c2c 	.word	0x08004c2c
 800392c:	08004c3c 	.word	0x08004c3c
 8003930:	003d0900 	.word	0x003d0900

08003934 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b092      	sub	sp, #72	; 0x48
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003944:	2300      	movs	r3, #0
 8003946:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80d4 	beq.w	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003958:	4b4e      	ldr	r3, [pc, #312]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10e      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003964:	4b4b      	ldr	r3, [pc, #300]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003966:	69db      	ldr	r3, [r3, #28]
 8003968:	4a4a      	ldr	r2, [pc, #296]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396e:	61d3      	str	r3, [r2, #28]
 8003970:	4b48      	ldr	r3, [pc, #288]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003972:	69db      	ldr	r3, [r3, #28]
 8003974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003978:	60bb      	str	r3, [r7, #8]
 800397a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800397c:	2301      	movs	r3, #1
 800397e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003982:	4b45      	ldr	r3, [pc, #276]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398a:	2b00      	cmp	r3, #0
 800398c:	d118      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800398e:	4b42      	ldr	r3, [pc, #264]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a41      	ldr	r2, [pc, #260]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003998:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800399a:	f7fe f907 	bl	8001bac <HAL_GetTick>
 800399e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a0:	e008      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a2:	f7fe f903 	bl	8001bac <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b64      	cmp	r3, #100	; 0x64
 80039ae:	d901      	bls.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e169      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	4b38      	ldr	r3, [pc, #224]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039c0:	4b34      	ldr	r3, [pc, #208]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 8084 	beq.w	8003ada <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039dc:	429a      	cmp	r2, r3
 80039de:	d07c      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039e0:	4b2c      	ldr	r3, [pc, #176]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039fa:	fab3 f383 	clz	r3, r3
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b26      	ldr	r3, [pc, #152]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	461a      	mov	r2, r3
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a12:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a16:	fa93 f3a3 	rbit	r3, r3
 8003a1a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a1e:	fab3 f383 	clz	r3, r3
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	4b1d      	ldr	r3, [pc, #116]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a28:	4413      	add	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	2300      	movs	r3, #0
 8003a30:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a32:	4a18      	ldr	r2, [pc, #96]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a36:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d04b      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a42:	f7fe f8b3 	bl	8001bac <HAL_GetTick>
 8003a46:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a48:	e00a      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4a:	f7fe f8af 	bl	8001bac <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e113      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003a60:	2302      	movs	r3, #2
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a66:	fa93 f3a3 	rbit	r3, r3
 8003a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	623b      	str	r3, [r7, #32]
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	fa93 f3a3 	rbit	r3, r3
 8003a76:	61fb      	str	r3, [r7, #28]
  return result;
 8003a78:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	095b      	lsrs	r3, r3, #5
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	f043 0302 	orr.w	r3, r3, #2
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d108      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003a8e:	4b01      	ldr	r3, [pc, #4]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	e00d      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003a94:	40021000 	.word	0x40021000
 8003a98:	40007000 	.word	0x40007000
 8003a9c:	10908100 	.word	0x10908100
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	fa93 f3a3 	rbit	r3, r3
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	4b78      	ldr	r3, [pc, #480]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	613a      	str	r2, [r7, #16]
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	fa92 f2a2 	rbit	r2, r2
 8003aba:	60fa      	str	r2, [r7, #12]
  return result;
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	fab2 f282 	clz	r2, r2
 8003ac2:	b2d2      	uxtb	r2, r2
 8003ac4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ac8:	b2d2      	uxtb	r2, r2
 8003aca:	f002 021f 	and.w	r2, r2, #31
 8003ace:	2101      	movs	r1, #1
 8003ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0b7      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ada:	4b6d      	ldr	r3, [pc, #436]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	496a      	ldr	r1, [pc, #424]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003aec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d105      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af4:	4b66      	ldr	r3, [pc, #408]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	4a65      	ldr	r2, [pc, #404]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003afa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003afe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b0c:	4b60      	ldr	r3, [pc, #384]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	f023 0203 	bic.w	r2, r3, #3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	495d      	ldr	r1, [pc, #372]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d008      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b2a:	4b59      	ldr	r3, [pc, #356]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	4956      	ldr	r1, [pc, #344]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b48:	4b51      	ldr	r3, [pc, #324]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	494e      	ldr	r1, [pc, #312]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0320 	and.w	r3, r3, #32
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d008      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b66:	4b4a      	ldr	r3, [pc, #296]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6a:	f023 0210 	bic.w	r2, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	4947      	ldr	r1, [pc, #284]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003b84:	4b42      	ldr	r3, [pc, #264]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b90:	493f      	ldr	r1, [pc, #252]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ba2:	4b3b      	ldr	r3, [pc, #236]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	f023 0220 	bic.w	r2, r3, #32
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	4938      	ldr	r1, [pc, #224]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bc0:	4b33      	ldr	r3, [pc, #204]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	4930      	ldr	r1, [pc, #192]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d008      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003bde:	4b2c      	ldr	r3, [pc, #176]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	4929      	ldr	r1, [pc, #164]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d008      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003bfc:	4b24      	ldr	r3, [pc, #144]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	4921      	ldr	r1, [pc, #132]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d008      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c1a:	4b1d      	ldr	r3, [pc, #116]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	491a      	ldr	r1, [pc, #104]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003c38:	4b15      	ldr	r3, [pc, #84]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c44:	4912      	ldr	r1, [pc, #72]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003c56:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	490b      	ldr	r1, [pc, #44]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c78:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c80:	4903      	ldr	r1, [pc, #12]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3748      	adds	r7, #72	; 0x48
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40021000 	.word	0x40021000

08003c94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e09d      	b.n	8003de2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d108      	bne.n	8003cc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cb6:	d009      	beq.n	8003ccc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	61da      	str	r2, [r3, #28]
 8003cbe:	e005      	b.n	8003ccc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7fd fd7c 	bl	80017e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d02:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d0c:	d902      	bls.n	8003d14 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	e002      	b.n	8003d1a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d18:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003d22:	d007      	beq.n	8003d34 <HAL_SPI_Init+0xa0>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d2c:	d002      	beq.n	8003d34 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d44:	431a      	orrs	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	431a      	orrs	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d62:	431a      	orrs	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d76:	ea42 0103 	orr.w	r1, r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	0c1b      	lsrs	r3, r3, #16
 8003d90:	f003 0204 	and.w	r2, r3, #4
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003db0:	ea42 0103 	orr.w	r1, r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	69da      	ldr	r2, [r3, #28]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dd0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003df2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003df6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	4013      	ands	r3, r2
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e20:	b084      	sub	sp, #16
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	f107 0014 	add.w	r0, r7, #20
 8003e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	b004      	add	sp, #16
 8003e60:	4770      	bx	lr

08003e62 <_ZdlPvj>:
 8003e62:	f000 bcc3 	b.w	80047ec <_ZdlPv>
	...

08003e68 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	4c08      	ldr	r4, [pc, #32]	; (8003e8c <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x24>)
 8003e6c:	f44f 651e 	mov.w	r5, #2528	; 0x9e0
 8003e70:	4628      	mov	r0, r5
 8003e72:	60e5      	str	r5, [r4, #12]
 8003e74:	f000 fd2e 	bl	80048d4 <malloc>
 8003e78:	60a0      	str	r0, [r4, #8]
 8003e7a:	b910      	cbnz	r0, 8003e82 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1a>
 8003e7c:	60e0      	str	r0, [r4, #12]
 8003e7e:	6060      	str	r0, [r4, #4]
 8003e80:	bd38      	pop	{r3, r4, r5, pc}
 8003e82:	2300      	movs	r3, #0
 8003e84:	6060      	str	r0, [r4, #4]
 8003e86:	6005      	str	r5, [r0, #0]
 8003e88:	6043      	str	r3, [r0, #4]
 8003e8a:	e7f9      	b.n	8003e80 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x18>
 8003e8c:	20000444 	.word	0x20000444

08003e90 <__cxa_end_cleanup>:
 8003e90:	b41e      	push	{r1, r2, r3, r4}
 8003e92:	f000 f89c 	bl	8003fce <__gnu_end_cleanup>
 8003e96:	bc1e      	pop	{r1, r2, r3, r4}
 8003e98:	f7fc ff1a 	bl	8000cd0 <_Unwind_Resume>

08003e9c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8003e9c:	7803      	ldrb	r3, [r0, #0]
 8003e9e:	2b47      	cmp	r3, #71	; 0x47
 8003ea0:	d117      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003ea2:	7843      	ldrb	r3, [r0, #1]
 8003ea4:	2b4e      	cmp	r3, #78	; 0x4e
 8003ea6:	d114      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003ea8:	7883      	ldrb	r3, [r0, #2]
 8003eaa:	2b55      	cmp	r3, #85	; 0x55
 8003eac:	d111      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003eae:	78c3      	ldrb	r3, [r0, #3]
 8003eb0:	2b43      	cmp	r3, #67	; 0x43
 8003eb2:	d10e      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003eb4:	7903      	ldrb	r3, [r0, #4]
 8003eb6:	2b43      	cmp	r3, #67	; 0x43
 8003eb8:	d10b      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003eba:	7943      	ldrb	r3, [r0, #5]
 8003ebc:	2b2b      	cmp	r3, #43	; 0x2b
 8003ebe:	d108      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003ec0:	7983      	ldrb	r3, [r0, #6]
 8003ec2:	2b2b      	cmp	r3, #43	; 0x2b
 8003ec4:	d105      	bne.n	8003ed2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003ec6:	79c0      	ldrb	r0, [r0, #7]
 8003ec8:	2801      	cmp	r0, #1
 8003eca:	bf8c      	ite	hi
 8003ecc:	2000      	movhi	r0, #0
 8003ece:	2001      	movls	r0, #1
 8003ed0:	4770      	bx	lr
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	4770      	bx	lr
	...

08003ed8 <__cxa_type_match>:
 8003ed8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003edc:	461d      	mov	r5, r3
 8003ede:	7803      	ldrb	r3, [r0, #0]
 8003ee0:	2b47      	cmp	r3, #71	; 0x47
 8003ee2:	460e      	mov	r6, r1
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	79c1      	ldrb	r1, [r0, #7]
 8003ee8:	d113      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003eea:	7843      	ldrb	r3, [r0, #1]
 8003eec:	2b4e      	cmp	r3, #78	; 0x4e
 8003eee:	d110      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003ef0:	7883      	ldrb	r3, [r0, #2]
 8003ef2:	2b55      	cmp	r3, #85	; 0x55
 8003ef4:	d10d      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003ef6:	78c3      	ldrb	r3, [r0, #3]
 8003ef8:	2b43      	cmp	r3, #67	; 0x43
 8003efa:	d10a      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003efc:	7903      	ldrb	r3, [r0, #4]
 8003efe:	2b46      	cmp	r3, #70	; 0x46
 8003f00:	d107      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003f02:	7943      	ldrb	r3, [r0, #5]
 8003f04:	2b4f      	cmp	r3, #79	; 0x4f
 8003f06:	d104      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003f08:	7983      	ldrb	r3, [r0, #6]
 8003f0a:	2b52      	cmp	r3, #82	; 0x52
 8003f0c:	d101      	bne.n	8003f12 <__cxa_type_match+0x3a>
 8003f0e:	2900      	cmp	r1, #0
 8003f10:	d031      	beq.n	8003f76 <__cxa_type_match+0x9e>
 8003f12:	4610      	mov	r0, r2
 8003f14:	f7ff ffc2 	bl	8003e9c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003f18:	f080 0001 	eor.w	r0, r0, #1
 8003f1c:	b2c4      	uxtb	r4, r0
 8003f1e:	2300      	movs	r3, #0
 8003f20:	2000      	movs	r0, #0
 8003f22:	9001      	str	r0, [sp, #4]
 8003f24:	bb53      	cbnz	r3, 8003f7c <__cxa_type_match+0xa4>
 8003f26:	bb5c      	cbnz	r4, 8003f80 <__cxa_type_match+0xa8>
 8003f28:	2901      	cmp	r1, #1
 8003f2a:	bf0a      	itet	eq
 8003f2c:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 8003f30:	f1a2 0320 	subne.w	r3, r2, #32
 8003f34:	3b78      	subeq	r3, #120	; 0x78
 8003f36:	2901      	cmp	r1, #1
 8003f38:	bf08      	it	eq
 8003f3a:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 8003f3e:	681c      	ldr	r4, [r3, #0]
 8003f40:	bf18      	it	ne
 8003f42:	3258      	addne	r2, #88	; 0x58
 8003f44:	9201      	str	r2, [sp, #4]
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	4620      	mov	r0, r4
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4798      	blx	r3
 8003f4e:	b1c8      	cbz	r0, 8003f84 <__cxa_type_match+0xac>
 8003f50:	9b01      	ldr	r3, [sp, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	9301      	str	r3, [sp, #4]
 8003f56:	2702      	movs	r7, #2
 8003f58:	6833      	ldr	r3, [r6, #0]
 8003f5a:	aa01      	add	r2, sp, #4
 8003f5c:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8003f60:	4621      	mov	r1, r4
 8003f62:	2301      	movs	r3, #1
 8003f64:	4630      	mov	r0, r6
 8003f66:	47c0      	blx	r8
 8003f68:	b170      	cbz	r0, 8003f88 <__cxa_type_match+0xb0>
 8003f6a:	9b01      	ldr	r3, [sp, #4]
 8003f6c:	602b      	str	r3, [r5, #0]
 8003f6e:	4638      	mov	r0, r7
 8003f70:	b002      	add	sp, #8
 8003f72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f76:	2301      	movs	r3, #1
 8003f78:	460c      	mov	r4, r1
 8003f7a:	e7d1      	b.n	8003f20 <__cxa_type_match+0x48>
 8003f7c:	4c03      	ldr	r4, [pc, #12]	; (8003f8c <__cxa_type_match+0xb4>)
 8003f7e:	e7e2      	b.n	8003f46 <__cxa_type_match+0x6e>
 8003f80:	4c03      	ldr	r4, [pc, #12]	; (8003f90 <__cxa_type_match+0xb8>)
 8003f82:	e7e0      	b.n	8003f46 <__cxa_type_match+0x6e>
 8003f84:	2701      	movs	r7, #1
 8003f86:	e7e7      	b.n	8003f58 <__cxa_type_match+0x80>
 8003f88:	4607      	mov	r7, r0
 8003f8a:	e7f0      	b.n	8003f6e <__cxa_type_match+0x96>
 8003f8c:	08004c4c 	.word	0x08004c4c
 8003f90:	08004c54 	.word	0x08004c54

08003f94 <__cxa_begin_cleanup>:
 8003f94:	b510      	push	{r4, lr}
 8003f96:	4604      	mov	r4, r0
 8003f98:	f000 f878 	bl	800408c <__cxa_get_globals>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	4620      	mov	r0, r4
 8003fa0:	f1a4 0120 	sub.w	r1, r4, #32
 8003fa4:	f7ff ff7a 	bl	8003e9c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003fa8:	b160      	cbz	r0, 8003fc4 <__cxa_begin_cleanup+0x30>
 8003faa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8003fae:	3301      	adds	r3, #1
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	f844 3c04 	str.w	r3, [r4, #-4]
 8003fb6:	d103      	bne.n	8003fc0 <__cxa_begin_cleanup+0x2c>
 8003fb8:	6893      	ldr	r3, [r2, #8]
 8003fba:	f844 3c08 	str.w	r3, [r4, #-8]
 8003fbe:	6091      	str	r1, [r2, #8]
 8003fc0:	2001      	movs	r0, #1
 8003fc2:	bd10      	pop	{r4, pc}
 8003fc4:	6893      	ldr	r3, [r2, #8]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0f9      	beq.n	8003fbe <__cxa_begin_cleanup+0x2a>
 8003fca:	f000 faeb 	bl	80045a4 <_ZSt9terminatev>

08003fce <__gnu_end_cleanup>:
 8003fce:	b510      	push	{r4, lr}
 8003fd0:	f000 f85c 	bl	800408c <__cxa_get_globals>
 8003fd4:	6882      	ldr	r2, [r0, #8]
 8003fd6:	4601      	mov	r1, r0
 8003fd8:	b90a      	cbnz	r2, 8003fde <__gnu_end_cleanup+0x10>
 8003fda:	f000 fae3 	bl	80045a4 <_ZSt9terminatev>
 8003fde:	f102 0420 	add.w	r4, r2, #32
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	f7ff ff5a 	bl	8003e9c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003fe8:	b140      	cbz	r0, 8003ffc <__gnu_end_cleanup+0x2e>
 8003fea:	69d3      	ldr	r3, [r2, #28]
 8003fec:	3b01      	subs	r3, #1
 8003fee:	61d3      	str	r3, [r2, #28]
 8003ff0:	b913      	cbnz	r3, 8003ff8 <__gnu_end_cleanup+0x2a>
 8003ff2:	6990      	ldr	r0, [r2, #24]
 8003ff4:	6088      	str	r0, [r1, #8]
 8003ff6:	6193      	str	r3, [r2, #24]
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	bd10      	pop	{r4, pc}
 8003ffc:	6088      	str	r0, [r1, #8]
 8003ffe:	e7fb      	b.n	8003ff8 <__gnu_end_cleanup+0x2a>

08004000 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8004000:	7803      	ldrb	r3, [r0, #0]
 8004002:	2b47      	cmp	r3, #71	; 0x47
 8004004:	d117      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004006:	7843      	ldrb	r3, [r0, #1]
 8004008:	2b4e      	cmp	r3, #78	; 0x4e
 800400a:	d114      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800400c:	7883      	ldrb	r3, [r0, #2]
 800400e:	2b55      	cmp	r3, #85	; 0x55
 8004010:	d111      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004012:	78c3      	ldrb	r3, [r0, #3]
 8004014:	2b43      	cmp	r3, #67	; 0x43
 8004016:	d10e      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004018:	7903      	ldrb	r3, [r0, #4]
 800401a:	2b43      	cmp	r3, #67	; 0x43
 800401c:	d10b      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800401e:	7943      	ldrb	r3, [r0, #5]
 8004020:	2b2b      	cmp	r3, #43	; 0x2b
 8004022:	d108      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004024:	7983      	ldrb	r3, [r0, #6]
 8004026:	2b2b      	cmp	r3, #43	; 0x2b
 8004028:	d105      	bne.n	8004036 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800402a:	79c0      	ldrb	r0, [r0, #7]
 800402c:	2801      	cmp	r0, #1
 800402e:	bf8c      	ite	hi
 8004030:	2000      	movhi	r0, #0
 8004032:	2001      	movls	r0, #1
 8004034:	4770      	bx	lr
 8004036:	2000      	movs	r0, #0
 8004038:	4770      	bx	lr

0800403a <__cxa_begin_catch>:
 800403a:	b538      	push	{r3, r4, r5, lr}
 800403c:	4604      	mov	r4, r0
 800403e:	f000 f825 	bl	800408c <__cxa_get_globals>
 8004042:	6805      	ldr	r5, [r0, #0]
 8004044:	4602      	mov	r2, r0
 8004046:	4620      	mov	r0, r4
 8004048:	f1a4 0120 	sub.w	r1, r4, #32
 800404c:	f7ff ffd8 	bl	8004000 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004050:	b928      	cbnz	r0, 800405e <__cxa_begin_catch+0x24>
 8004052:	b10d      	cbz	r5, 8004058 <__cxa_begin_catch+0x1e>
 8004054:	f000 faa6 	bl	80045a4 <_ZSt9terminatev>
 8004058:	6011      	str	r1, [r2, #0]
 800405a:	4628      	mov	r0, r5
 800405c:	bd38      	pop	{r3, r4, r5, pc}
 800405e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	bfb4      	ite	lt
 8004066:	f1c3 0301 	rsblt	r3, r3, #1
 800406a:	3301      	addge	r3, #1
 800406c:	f844 3c0c 	str.w	r3, [r4, #-12]
 8004070:	6853      	ldr	r3, [r2, #4]
 8004072:	428d      	cmp	r5, r1
 8004074:	f103 33ff 	add.w	r3, r3, #4294967295
 8004078:	6053      	str	r3, [r2, #4]
 800407a:	4620      	mov	r0, r4
 800407c:	bf1c      	itt	ne
 800407e:	f844 5c10 	strne.w	r5, [r4, #-16]
 8004082:	6011      	strne	r1, [r2, #0]
 8004084:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004086:	f7fc fa65 	bl	8000554 <_Unwind_Complete>
 800408a:	e7e6      	b.n	800405a <__cxa_begin_catch+0x20>

0800408c <__cxa_get_globals>:
 800408c:	4800      	ldr	r0, [pc, #0]	; (8004090 <__cxa_get_globals+0x4>)
 800408e:	4770      	bx	lr
 8004090:	20000454 	.word	0x20000454

08004094 <_ZL12read_uleb128PKhPm>:
 8004094:	b530      	push	{r4, r5, lr}
 8004096:	2300      	movs	r3, #0
 8004098:	461a      	mov	r2, r3
 800409a:	f810 5b01 	ldrb.w	r5, [r0], #1
 800409e:	f005 047f 	and.w	r4, r5, #127	; 0x7f
 80040a2:	4094      	lsls	r4, r2
 80040a4:	4323      	orrs	r3, r4
 80040a6:	062c      	lsls	r4, r5, #24
 80040a8:	f102 0207 	add.w	r2, r2, #7
 80040ac:	d4f5      	bmi.n	800409a <_ZL12read_uleb128PKhPm+0x6>
 80040ae:	600b      	str	r3, [r1, #0]
 80040b0:	bd30      	pop	{r4, r5, pc}

080040b2 <_ZL12read_sleb128PKhPl>:
 80040b2:	b530      	push	{r4, r5, lr}
 80040b4:	2300      	movs	r3, #0
 80040b6:	461a      	mov	r2, r3
 80040b8:	f810 4b01 	ldrb.w	r4, [r0], #1
 80040bc:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 80040c0:	4095      	lsls	r5, r2
 80040c2:	432b      	orrs	r3, r5
 80040c4:	0625      	lsls	r5, r4, #24
 80040c6:	f102 0207 	add.w	r2, r2, #7
 80040ca:	d4f5      	bmi.n	80040b8 <_ZL12read_sleb128PKhPl+0x6>
 80040cc:	2a1f      	cmp	r2, #31
 80040ce:	d806      	bhi.n	80040de <_ZL12read_sleb128PKhPl+0x2c>
 80040d0:	0664      	lsls	r4, r4, #25
 80040d2:	bf42      	ittt	mi
 80040d4:	f04f 34ff 	movmi.w	r4, #4294967295
 80040d8:	fa04 f202 	lslmi.w	r2, r4, r2
 80040dc:	4313      	orrmi	r3, r2
 80040de:	600b      	str	r3, [r1, #0]
 80040e0:	bd30      	pop	{r4, r5, pc}

080040e2 <_ZL28read_encoded_value_with_basehjPKhPj>:
 80040e2:	2850      	cmp	r0, #80	; 0x50
 80040e4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80040e8:	4606      	mov	r6, r0
 80040ea:	4688      	mov	r8, r1
 80040ec:	4615      	mov	r5, r2
 80040ee:	461f      	mov	r7, r3
 80040f0:	d108      	bne.n	8004104 <_ZL28read_encoded_value_with_basehjPKhPj+0x22>
 80040f2:	3203      	adds	r2, #3
 80040f4:	f022 0003 	bic.w	r0, r2, #3
 80040f8:	f850 4b04 	ldr.w	r4, [r0], #4
 80040fc:	603c      	str	r4, [r7, #0]
 80040fe:	b002      	add	sp, #8
 8004100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004104:	f000 030f 	and.w	r3, r0, #15
 8004108:	2b0c      	cmp	r3, #12
 800410a:	d82e      	bhi.n	800416a <_ZL28read_encoded_value_with_basehjPKhPj+0x88>
 800410c:	e8df f003 	tbb	[pc, r3]
 8004110:	251d0725 	.word	0x251d0725
 8004114:	2d2d2d29 	.word	0x2d2d2d29
 8004118:	2521182d 	.word	0x2521182d
 800411c:	29          	.byte	0x29
 800411d:	00          	.byte	0x00
 800411e:	a901      	add	r1, sp, #4
 8004120:	4628      	mov	r0, r5
 8004122:	f7ff ffb7 	bl	8004094 <_ZL12read_uleb128PKhPm>
 8004126:	9c01      	ldr	r4, [sp, #4]
 8004128:	2c00      	cmp	r4, #0
 800412a:	d0e7      	beq.n	80040fc <_ZL28read_encoded_value_with_basehjPKhPj+0x1a>
 800412c:	f006 0370 	and.w	r3, r6, #112	; 0x70
 8004130:	2b10      	cmp	r3, #16
 8004132:	bf08      	it	eq
 8004134:	46a8      	moveq	r8, r5
 8004136:	4444      	add	r4, r8
 8004138:	0633      	lsls	r3, r6, #24
 800413a:	bf48      	it	mi
 800413c:	6824      	ldrmi	r4, [r4, #0]
 800413e:	e7dd      	b.n	80040fc <_ZL28read_encoded_value_with_basehjPKhPj+0x1a>
 8004140:	a901      	add	r1, sp, #4
 8004142:	4628      	mov	r0, r5
 8004144:	f7ff ffb5 	bl	80040b2 <_ZL12read_sleb128PKhPl>
 8004148:	e7ed      	b.n	8004126 <_ZL28read_encoded_value_with_basehjPKhPj+0x44>
 800414a:	4628      	mov	r0, r5
 800414c:	f830 4b02 	ldrh.w	r4, [r0], #2
 8004150:	e7ea      	b.n	8004128 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8004152:	4628      	mov	r0, r5
 8004154:	f930 4b02 	ldrsh.w	r4, [r0], #2
 8004158:	e7e6      	b.n	8004128 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 800415a:	4628      	mov	r0, r5
 800415c:	f850 4b04 	ldr.w	r4, [r0], #4
 8004160:	e7e2      	b.n	8004128 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8004162:	4628      	mov	r0, r5
 8004164:	f850 4b08 	ldr.w	r4, [r0], #8
 8004168:	e7de      	b.n	8004128 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 800416a:	f000 fb81 	bl	8004870 <abort>

0800416e <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800416e:	b508      	push	{r3, lr}
 8004170:	4603      	mov	r3, r0
 8004172:	2bff      	cmp	r3, #255	; 0xff
 8004174:	4608      	mov	r0, r1
 8004176:	d010      	beq.n	800419a <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 8004178:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800417c:	2a30      	cmp	r2, #48	; 0x30
 800417e:	d012      	beq.n	80041a6 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x38>
 8004180:	d807      	bhi.n	8004192 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x24>
 8004182:	2a20      	cmp	r2, #32
 8004184:	d00b      	beq.n	800419e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x30>
 8004186:	d802      	bhi.n	800418e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 8004188:	f013 0f60 	tst.w	r3, #96	; 0x60
 800418c:	d005      	beq.n	800419a <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 800418e:	f000 fb6f 	bl	8004870 <abort>
 8004192:	2a40      	cmp	r2, #64	; 0x40
 8004194:	d00b      	beq.n	80041ae <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x40>
 8004196:	2a50      	cmp	r2, #80	; 0x50
 8004198:	d1f9      	bne.n	800418e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800419a:	2000      	movs	r0, #0
 800419c:	bd08      	pop	{r3, pc}
 800419e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80041a2:	f000 bcf4 	b.w	8004b8e <_Unwind_GetTextRelBase>
 80041a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80041aa:	f000 bced 	b.w	8004b88 <_Unwind_GetDataRelBase>
 80041ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80041b2:	f7fc bf6d 	b.w	8001090 <_Unwind_GetRegionStart>

080041b6 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>:
 80041b6:	b513      	push	{r0, r1, r4, lr}
 80041b8:	460c      	mov	r4, r1
 80041ba:	4601      	mov	r1, r0
 80041bc:	4620      	mov	r0, r4
 80041be:	e9cd 3200 	strd	r3, r2, [sp]
 80041c2:	f7ff ffd4 	bl	800416e <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80041c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80041ca:	4601      	mov	r1, r0
 80041cc:	4620      	mov	r0, r4
 80041ce:	b002      	add	sp, #8
 80041d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041d4:	f7ff bf85 	b.w	80040e2 <_ZL28read_encoded_value_with_basehjPKhPj>

080041d8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 80041d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80041da:	460c      	mov	r4, r1
 80041dc:	4615      	mov	r5, r2
 80041de:	4606      	mov	r6, r0
 80041e0:	b328      	cbz	r0, 800422e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x56>
 80041e2:	f7fc ff55 	bl	8001090 <_Unwind_GetRegionStart>
 80041e6:	4603      	mov	r3, r0
 80041e8:	4620      	mov	r0, r4
 80041ea:	602b      	str	r3, [r5, #0]
 80041ec:	f810 1b01 	ldrb.w	r1, [r0], #1
 80041f0:	29ff      	cmp	r1, #255	; 0xff
 80041f2:	d01e      	beq.n	8004232 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5a>
 80041f4:	4602      	mov	r2, r0
 80041f6:	1d2b      	adds	r3, r5, #4
 80041f8:	4630      	mov	r0, r6
 80041fa:	f7ff ffdc 	bl	80041b6 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 80041fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004202:	752b      	strb	r3, [r5, #20]
 8004204:	2bff      	cmp	r3, #255	; 0xff
 8004206:	d016      	beq.n	8004236 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5e>
 8004208:	2310      	movs	r3, #16
 800420a:	752b      	strb	r3, [r5, #20]
 800420c:	a901      	add	r1, sp, #4
 800420e:	f7ff ff41 	bl	8004094 <_ZL12read_uleb128PKhPm>
 8004212:	9b01      	ldr	r3, [sp, #4]
 8004214:	4403      	add	r3, r0
 8004216:	60eb      	str	r3, [r5, #12]
 8004218:	f810 3b01 	ldrb.w	r3, [r0], #1
 800421c:	756b      	strb	r3, [r5, #21]
 800421e:	a901      	add	r1, sp, #4
 8004220:	f7ff ff38 	bl	8004094 <_ZL12read_uleb128PKhPm>
 8004224:	9b01      	ldr	r3, [sp, #4]
 8004226:	4403      	add	r3, r0
 8004228:	612b      	str	r3, [r5, #16]
 800422a:	b002      	add	sp, #8
 800422c:	bd70      	pop	{r4, r5, r6, pc}
 800422e:	4603      	mov	r3, r0
 8004230:	e7da      	b.n	80041e8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x10>
 8004232:	606b      	str	r3, [r5, #4]
 8004234:	e7e3      	b.n	80041fe <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x26>
 8004236:	2300      	movs	r3, #0
 8004238:	e7ed      	b.n	8004216 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3e>

0800423a <_Unwind_GetGR>:
 800423a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800423c:	ab03      	add	r3, sp, #12
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	2300      	movs	r3, #0
 8004242:	460a      	mov	r2, r1
 8004244:	4619      	mov	r1, r3
 8004246:	f7fc f98d 	bl	8000564 <_Unwind_VRS_Get>
 800424a:	9803      	ldr	r0, [sp, #12]
 800424c:	b005      	add	sp, #20
 800424e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08004254 <__gxx_personality_v0>:
 8004254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004258:	b091      	sub	sp, #68	; 0x44
 800425a:	2300      	movs	r3, #0
 800425c:	9305      	str	r3, [sp, #20]
 800425e:	f000 0303 	and.w	r3, r0, #3
 8004262:	2b01      	cmp	r3, #1
 8004264:	4606      	mov	r6, r0
 8004266:	460c      	mov	r4, r1
 8004268:	4617      	mov	r7, r2
 800426a:	d00e      	beq.n	800428a <__gxx_personality_v0+0x36>
 800426c:	2b02      	cmp	r3, #2
 800426e:	d003      	beq.n	8004278 <__gxx_personality_v0+0x24>
 8004270:	2b00      	cmp	r3, #0
 8004272:	d13b      	bne.n	80042ec <__gxx_personality_v0+0x98>
 8004274:	0701      	lsls	r1, r0, #28
 8004276:	d53b      	bpl.n	80042f0 <__gxx_personality_v0+0x9c>
 8004278:	4639      	mov	r1, r7
 800427a:	4620      	mov	r0, r4
 800427c:	f7fc fef2 	bl	8001064 <__gnu_unwind_frame>
 8004280:	b390      	cbz	r0, 80042e8 <__gxx_personality_v0+0x94>
 8004282:	2009      	movs	r0, #9
 8004284:	b011      	add	sp, #68	; 0x44
 8004286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800428a:	0702      	lsls	r2, r0, #28
 800428c:	d406      	bmi.n	800429c <__gxx_personality_v0+0x48>
 800428e:	6a0d      	ldr	r5, [r1, #32]
 8004290:	4638      	mov	r0, r7
 8004292:	210d      	movs	r1, #13
 8004294:	f7ff ffd1 	bl	800423a <_Unwind_GetGR>
 8004298:	4285      	cmp	r5, r0
 800429a:	d02b      	beq.n	80042f4 <__gxx_personality_v0+0xa0>
 800429c:	2002      	movs	r0, #2
 800429e:	2300      	movs	r3, #0
 80042a0:	f006 0608 	and.w	r6, r6, #8
 80042a4:	f10d 0a28 	add.w	sl, sp, #40	; 0x28
 80042a8:	4306      	orrs	r6, r0
 80042aa:	f8cd a000 	str.w	sl, [sp]
 80042ae:	220c      	movs	r2, #12
 80042b0:	4619      	mov	r1, r3
 80042b2:	4638      	mov	r0, r7
 80042b4:	940a      	str	r4, [sp, #40]	; 0x28
 80042b6:	f7fc f97b 	bl	80005b0 <_Unwind_VRS_Set>
 80042ba:	2e06      	cmp	r6, #6
 80042bc:	d11c      	bne.n	80042f8 <__gxx_personality_v0+0xa4>
 80042be:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 80042c2:	e9d4 590a 	ldrd	r5, r9, [r4, #40]	; 0x28
 80042c6:	f1b8 0f00 	cmp.w	r8, #0
 80042ca:	bf0c      	ite	eq
 80042cc:	f04f 0b01 	moveq.w	fp, #1
 80042d0:	f04f 0b03 	movne.w	fp, #3
 80042d4:	f016 0608 	ands.w	r6, r6, #8
 80042d8:	f000 8107 	beq.w	80044ea <__gxx_personality_v0+0x296>
 80042dc:	f1bb 0f01 	cmp.w	fp, #1
 80042e0:	f040 80ff 	bne.w	80044e2 <__gxx_personality_v0+0x28e>
 80042e4:	f000 f95e 	bl	80045a4 <_ZSt9terminatev>
 80042e8:	2008      	movs	r0, #8
 80042ea:	e7cb      	b.n	8004284 <__gxx_personality_v0+0x30>
 80042ec:	f000 fac0 	bl	8004870 <abort>
 80042f0:	2001      	movs	r0, #1
 80042f2:	e7d4      	b.n	800429e <__gxx_personality_v0+0x4a>
 80042f4:	2006      	movs	r0, #6
 80042f6:	e7d2      	b.n	800429e <__gxx_personality_v0+0x4a>
 80042f8:	4638      	mov	r0, r7
 80042fa:	f7fc fecf 	bl	800109c <_Unwind_GetLanguageSpecificData>
 80042fe:	4681      	mov	r9, r0
 8004300:	2800      	cmp	r0, #0
 8004302:	d0b9      	beq.n	8004278 <__gxx_personality_v0+0x24>
 8004304:	4652      	mov	r2, sl
 8004306:	4601      	mov	r1, r0
 8004308:	4638      	mov	r0, r7
 800430a:	f7ff ff65 	bl	80041d8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800430e:	4639      	mov	r1, r7
 8004310:	4605      	mov	r5, r0
 8004312:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004316:	f7ff ff2a 	bl	800416e <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800431a:	210f      	movs	r1, #15
 800431c:	900c      	str	r0, [sp, #48]	; 0x30
 800431e:	4638      	mov	r0, r7
 8004320:	f7ff ff8b 	bl	800423a <_Unwind_GetGR>
 8004324:	f020 0801 	bic.w	r8, r0, #1
 8004328:	f108 38ff 	add.w	r8, r8, #4294967295
 800432c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800432e:	42ab      	cmp	r3, r5
 8004330:	f240 80bf 	bls.w	80044b2 <__gxx_personality_v0+0x25e>
 8004334:	462a      	mov	r2, r5
 8004336:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800433a:	ab06      	add	r3, sp, #24
 800433c:	2000      	movs	r0, #0
 800433e:	f7ff ff3a 	bl	80041b6 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004342:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004346:	4602      	mov	r2, r0
 8004348:	ab07      	add	r3, sp, #28
 800434a:	2000      	movs	r0, #0
 800434c:	f7ff ff33 	bl	80041b6 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004350:	ab08      	add	r3, sp, #32
 8004352:	4602      	mov	r2, r0
 8004354:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004358:	2000      	movs	r0, #0
 800435a:	f7ff ff2c 	bl	80041b6 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 800435e:	a909      	add	r1, sp, #36	; 0x24
 8004360:	f7ff fe98 	bl	8004094 <_ZL12read_uleb128PKhPm>
 8004364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004366:	9a06      	ldr	r2, [sp, #24]
 8004368:	4413      	add	r3, r2
 800436a:	4543      	cmp	r3, r8
 800436c:	4605      	mov	r5, r0
 800436e:	d901      	bls.n	8004374 <__gxx_personality_v0+0x120>
 8004370:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004372:	e7db      	b.n	800432c <__gxx_personality_v0+0xd8>
 8004374:	9a07      	ldr	r2, [sp, #28]
 8004376:	4413      	add	r3, r2
 8004378:	4543      	cmp	r3, r8
 800437a:	d9d7      	bls.n	800432c <__gxx_personality_v0+0xd8>
 800437c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004380:	f1b8 0f00 	cmp.w	r8, #0
 8004384:	d001      	beq.n	800438a <__gxx_personality_v0+0x136>
 8004386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004388:	4498      	add	r8, r3
 800438a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800438c:	b115      	cbz	r5, 8004394 <__gxx_personality_v0+0x140>
 800438e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004390:	3d01      	subs	r5, #1
 8004392:	4405      	add	r5, r0
 8004394:	f1b8 0f00 	cmp.w	r8, #0
 8004398:	f43f af6e 	beq.w	8004278 <__gxx_personality_v0+0x24>
 800439c:	2d00      	cmp	r5, #0
 800439e:	f000 80f2 	beq.w	8004586 <__gxx_personality_v0+0x332>
 80043a2:	f016 0308 	ands.w	r3, r6, #8
 80043a6:	9302      	str	r3, [sp, #8]
 80043a8:	d034      	beq.n	8004414 <__gxx_personality_v0+0x1c0>
 80043aa:	2347      	movs	r3, #71	; 0x47
 80043ac:	7023      	strb	r3, [r4, #0]
 80043ae:	234e      	movs	r3, #78	; 0x4e
 80043b0:	7063      	strb	r3, [r4, #1]
 80043b2:	2355      	movs	r3, #85	; 0x55
 80043b4:	70a3      	strb	r3, [r4, #2]
 80043b6:	2343      	movs	r3, #67	; 0x43
 80043b8:	70e3      	strb	r3, [r4, #3]
 80043ba:	2346      	movs	r3, #70	; 0x46
 80043bc:	7123      	strb	r3, [r4, #4]
 80043be:	234f      	movs	r3, #79	; 0x4f
 80043c0:	7163      	strb	r3, [r4, #5]
 80043c2:	2352      	movs	r3, #82	; 0x52
 80043c4:	71a3      	strb	r3, [r4, #6]
 80043c6:	2300      	movs	r3, #0
 80043c8:	71e3      	strb	r3, [r4, #7]
 80043ca:	f04f 0b00 	mov.w	fp, #0
 80043ce:	a907      	add	r1, sp, #28
 80043d0:	4628      	mov	r0, r5
 80043d2:	f7ff fe6e 	bl	80040b2 <_ZL12read_sleb128PKhPl>
 80043d6:	a908      	add	r1, sp, #32
 80043d8:	9003      	str	r0, [sp, #12]
 80043da:	f7ff fe6a 	bl	80040b2 <_ZL12read_sleb128PKhPl>
 80043de:	9907      	ldr	r1, [sp, #28]
 80043e0:	2900      	cmp	r1, #0
 80043e2:	d063      	beq.n	80044ac <__gxx_personality_v0+0x258>
 80043e4:	dd3a      	ble.n	800445c <__gxx_personality_v0+0x208>
 80043e6:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 80043ea:	28ff      	cmp	r0, #255	; 0xff
 80043ec:	d032      	beq.n	8004454 <__gxx_personality_v0+0x200>
 80043ee:	f000 0307 	and.w	r3, r0, #7
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	f63f af7a 	bhi.w	80042ec <__gxx_personality_v0+0x98>
 80043f8:	a201      	add	r2, pc, #4	; (adr r2, 8004400 <__gxx_personality_v0+0x1ac>)
 80043fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fe:	bf00      	nop
 8004400:	08004459 	.word	0x08004459
 8004404:	080042ed 	.word	0x080042ed
 8004408:	08004427 	.word	0x08004427
 800440c:	08004459 	.word	0x08004459
 8004410:	08004451 	.word	0x08004451
 8004414:	79e3      	ldrb	r3, [r4, #7]
 8004416:	2b01      	cmp	r3, #1
 8004418:	bf0c      	ite	eq
 800441a:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 800441e:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 8004422:	9305      	str	r3, [sp, #20]
 8004424:	e7d1      	b.n	80043ca <__gxx_personality_v0+0x176>
 8004426:	2502      	movs	r5, #2
 8004428:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800442a:	ab09      	add	r3, sp, #36	; 0x24
 800442c:	fb05 2211 	mls	r2, r5, r1, r2
 8004430:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004432:	f7ff fe56 	bl	80040e2 <_ZL28read_encoded_value_with_basehjPKhPj>
 8004436:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004438:	b131      	cbz	r1, 8004448 <__gxx_personality_v0+0x1f4>
 800443a:	b35c      	cbz	r4, 8004494 <__gxx_personality_v0+0x240>
 800443c:	ab05      	add	r3, sp, #20
 800443e:	2200      	movs	r2, #0
 8004440:	4620      	mov	r0, r4
 8004442:	f7ff fd49 	bl	8003ed8 <__cxa_type_match>
 8004446:	b328      	cbz	r0, 8004494 <__gxx_personality_v0+0x240>
 8004448:	9d07      	ldr	r5, [sp, #28]
 800444a:	f04f 0b03 	mov.w	fp, #3
 800444e:	e034      	b.n	80044ba <__gxx_personality_v0+0x266>
 8004450:	2508      	movs	r5, #8
 8004452:	e7e9      	b.n	8004428 <__gxx_personality_v0+0x1d4>
 8004454:	2500      	movs	r5, #0
 8004456:	e7e7      	b.n	8004428 <__gxx_personality_v0+0x1d4>
 8004458:	2504      	movs	r5, #4
 800445a:	e7e5      	b.n	8004428 <__gxx_personality_v0+0x1d4>
 800445c:	f1c1 517f 	rsb	r1, r1, #1069547520	; 0x3fc00000
 8004460:	f501 117f 	add.w	r1, r1, #4177920	; 0x3fc000
 8004464:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004466:	f501 517f 	add.w	r1, r1, #16320	; 0x3fc0
 800446a:	313f      	adds	r1, #63	; 0x3f
 800446c:	eb03 0581 	add.w	r5, r3, r1, lsl #2
 8004470:	b1bc      	cbz	r4, 80044a2 <__gxx_personality_v0+0x24e>
 8004472:	9a02      	ldr	r2, [sp, #8]
 8004474:	b9aa      	cbnz	r2, 80044a2 <__gxx_personality_v0+0x24e>
 8004476:	9b05      	ldr	r3, [sp, #20]
 8004478:	9309      	str	r3, [sp, #36]	; 0x24
 800447a:	3d04      	subs	r5, #4
 800447c:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8004480:	2900      	cmp	r1, #0
 8004482:	d0e1      	beq.n	8004448 <__gxx_personality_v0+0x1f4>
 8004484:	ab09      	add	r3, sp, #36	; 0x24
 8004486:	2200      	movs	r2, #0
 8004488:	4429      	add	r1, r5
 800448a:	4620      	mov	r0, r4
 800448c:	f7ff fd24 	bl	8003ed8 <__cxa_type_match>
 8004490:	2800      	cmp	r0, #0
 8004492:	d0f3      	beq.n	800447c <__gxx_personality_v0+0x228>
 8004494:	9d08      	ldr	r5, [sp, #32]
 8004496:	2d00      	cmp	r5, #0
 8004498:	d071      	beq.n	800457e <__gxx_personality_v0+0x32a>
 800449a:	9b03      	ldr	r3, [sp, #12]
 800449c:	442b      	add	r3, r5
 800449e:	461d      	mov	r5, r3
 80044a0:	e795      	b.n	80043ce <__gxx_personality_v0+0x17a>
 80044a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f4      	bne.n	8004494 <__gxx_personality_v0+0x240>
 80044aa:	e7cd      	b.n	8004448 <__gxx_personality_v0+0x1f4>
 80044ac:	f04f 0b01 	mov.w	fp, #1
 80044b0:	e7f0      	b.n	8004494 <__gxx_personality_v0+0x240>
 80044b2:	2500      	movs	r5, #0
 80044b4:	46a8      	mov	r8, r5
 80044b6:	f04f 0b01 	mov.w	fp, #1
 80044ba:	07f3      	lsls	r3, r6, #31
 80044bc:	f57f af0a 	bpl.w	80042d4 <__gxx_personality_v0+0x80>
 80044c0:	f1bb 0f02 	cmp.w	fp, #2
 80044c4:	f43f aed8 	beq.w	8004278 <__gxx_personality_v0+0x24>
 80044c8:	210d      	movs	r1, #13
 80044ca:	4638      	mov	r0, r7
 80044cc:	9e05      	ldr	r6, [sp, #20]
 80044ce:	f7ff feb4 	bl	800423a <_Unwind_GetGR>
 80044d2:	e9c4 590a 	strd	r5, r9, [r4, #40]	; 0x28
 80044d6:	e9c4 0608 	strd	r0, r6, [r4, #32]
 80044da:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 80044de:	2006      	movs	r0, #6
 80044e0:	e6d0      	b.n	8004284 <__gxx_personality_v0+0x30>
 80044e2:	2d00      	cmp	r5, #0
 80044e4:	da22      	bge.n	800452c <__gxx_personality_v0+0x2d8>
 80044e6:	f000 f86f 	bl	80045c8 <_ZSt10unexpectedv>
 80044ea:	f1bb 0f01 	cmp.w	fp, #1
 80044ee:	d102      	bne.n	80044f6 <__gxx_personality_v0+0x2a2>
 80044f0:	4620      	mov	r0, r4
 80044f2:	f000 f99a 	bl	800482a <__cxa_call_terminate>
 80044f6:	2d00      	cmp	r5, #0
 80044f8:	da18      	bge.n	800452c <__gxx_personality_v0+0x2d8>
 80044fa:	4652      	mov	r2, sl
 80044fc:	4649      	mov	r1, r9
 80044fe:	4638      	mov	r0, r7
 8004500:	f7ff fe6a 	bl	80041d8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8004504:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004508:	4639      	mov	r1, r7
 800450a:	f7ff fe30 	bl	800416e <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800450e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004510:	900c      	str	r0, [sp, #48]	; 0x30
 8004512:	43eb      	mvns	r3, r5
 8004514:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004518:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 800451c:	b10a      	cbz	r2, 8004522 <__gxx_personality_v0+0x2ce>
 800451e:	3601      	adds	r6, #1
 8004520:	e7fa      	b.n	8004518 <__gxx_personality_v0+0x2c4>
 8004522:	2204      	movs	r2, #4
 8004524:	e9c4 600a 	strd	r6, r0, [r4, #40]	; 0x28
 8004528:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
 800452c:	2300      	movs	r3, #0
 800452e:	ae09      	add	r6, sp, #36	; 0x24
 8004530:	461a      	mov	r2, r3
 8004532:	4619      	mov	r1, r3
 8004534:	9600      	str	r6, [sp, #0]
 8004536:	4638      	mov	r0, r7
 8004538:	9409      	str	r4, [sp, #36]	; 0x24
 800453a:	f7fc f839 	bl	80005b0 <_Unwind_VRS_Set>
 800453e:	2300      	movs	r3, #0
 8004540:	4619      	mov	r1, r3
 8004542:	2201      	movs	r2, #1
 8004544:	9600      	str	r6, [sp, #0]
 8004546:	4638      	mov	r0, r7
 8004548:	9509      	str	r5, [sp, #36]	; 0x24
 800454a:	f7fc f831 	bl	80005b0 <_Unwind_VRS_Set>
 800454e:	210f      	movs	r1, #15
 8004550:	4638      	mov	r0, r7
 8004552:	f7ff fe72 	bl	800423a <_Unwind_GetGR>
 8004556:	f000 0001 	and.w	r0, r0, #1
 800455a:	ea40 0008 	orr.w	r0, r0, r8
 800455e:	2300      	movs	r3, #0
 8004560:	9009      	str	r0, [sp, #36]	; 0x24
 8004562:	9600      	str	r6, [sp, #0]
 8004564:	220f      	movs	r2, #15
 8004566:	4619      	mov	r1, r3
 8004568:	4638      	mov	r0, r7
 800456a:	f7fc f821 	bl	80005b0 <_Unwind_VRS_Set>
 800456e:	f1bb 0f02 	cmp.w	fp, #2
 8004572:	d102      	bne.n	800457a <__gxx_personality_v0+0x326>
 8004574:	4620      	mov	r0, r4
 8004576:	f7ff fd0d 	bl	8003f94 <__cxa_begin_cleanup>
 800457a:	2007      	movs	r0, #7
 800457c:	e682      	b.n	8004284 <__gxx_personality_v0+0x30>
 800457e:	f1bb 0f00 	cmp.w	fp, #0
 8004582:	f43f ae79 	beq.w	8004278 <__gxx_personality_v0+0x24>
 8004586:	f04f 0b02 	mov.w	fp, #2
 800458a:	e796      	b.n	80044ba <__gxx_personality_v0+0x266>

0800458c <_ZN10__cxxabiv111__terminateEPFvvE>:
 800458c:	b508      	push	{r3, lr}
 800458e:	4780      	blx	r0
 8004590:	f000 f96e 	bl	8004870 <abort>

08004594 <_ZSt13get_terminatev>:
 8004594:	4b02      	ldr	r3, [pc, #8]	; (80045a0 <_ZSt13get_terminatev+0xc>)
 8004596:	6818      	ldr	r0, [r3, #0]
 8004598:	f3bf 8f5b 	dmb	ish
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	20000010 	.word	0x20000010

080045a4 <_ZSt9terminatev>:
 80045a4:	b508      	push	{r3, lr}
 80045a6:	f7ff fff5 	bl	8004594 <_ZSt13get_terminatev>
 80045aa:	f7ff ffef 	bl	800458c <_ZN10__cxxabiv111__terminateEPFvvE>

080045ae <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 80045ae:	b508      	push	{r3, lr}
 80045b0:	4780      	blx	r0
 80045b2:	f7ff fff7 	bl	80045a4 <_ZSt9terminatev>
	...

080045b8 <_ZSt14get_unexpectedv>:
 80045b8:	4b02      	ldr	r3, [pc, #8]	; (80045c4 <_ZSt14get_unexpectedv+0xc>)
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	f3bf 8f5b 	dmb	ish
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	2000000c 	.word	0x2000000c

080045c8 <_ZSt10unexpectedv>:
 80045c8:	b508      	push	{r3, lr}
 80045ca:	f7ff fff5 	bl	80045b8 <_ZSt14get_unexpectedv>
 80045ce:	f7ff ffee 	bl	80045ae <_ZN10__cxxabiv112__unexpectedEPFvvE>
	...

080045d4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 80045d4:	b510      	push	{r4, lr}
 80045d6:	4b03      	ldr	r3, [pc, #12]	; (80045e4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 80045d8:	6003      	str	r3, [r0, #0]
 80045da:	4604      	mov	r4, r0
 80045dc:	f000 f8b2 	bl	8004744 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80045e0:	4620      	mov	r0, r4
 80045e2:	bd10      	pop	{r4, pc}
 80045e4:	08004cdc 	.word	0x08004cdc

080045e8 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 80045e8:	b510      	push	{r4, lr}
 80045ea:	4604      	mov	r4, r0
 80045ec:	f7ff fff2 	bl	80045d4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 80045f0:	4620      	mov	r0, r4
 80045f2:	210c      	movs	r1, #12
 80045f4:	f7ff fc35 	bl	8003e62 <_ZdlPvj>
 80045f8:	4620      	mov	r0, r4
 80045fa:	bd10      	pop	{r4, pc}

080045fc <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 80045fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045fe:	9f08      	ldr	r7, [sp, #32]
 8004600:	4297      	cmp	r7, r2
 8004602:	4605      	mov	r5, r0
 8004604:	460e      	mov	r6, r1
 8004606:	4614      	mov	r4, r2
 8004608:	d00a      	beq.n	8004620 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x24>
 800460a:	68a8      	ldr	r0, [r5, #8]
 800460c:	6802      	ldr	r2, [r0, #0]
 800460e:	9708      	str	r7, [sp, #32]
 8004610:	6a15      	ldr	r5, [r2, #32]
 8004612:	4631      	mov	r1, r6
 8004614:	4622      	mov	r2, r4
 8004616:	46ac      	mov	ip, r5
 8004618:	b003      	add	sp, #12
 800461a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800461e:	4760      	bx	ip
 8004620:	4619      	mov	r1, r3
 8004622:	9301      	str	r3, [sp, #4]
 8004624:	f000 f858 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 8004628:	9b01      	ldr	r3, [sp, #4]
 800462a:	2800      	cmp	r0, #0
 800462c:	d0ed      	beq.n	800460a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800462e:	2006      	movs	r0, #6
 8004630:	b003      	add	sp, #12
 8004632:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004634 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8004634:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004638:	460d      	mov	r5, r1
 800463a:	4619      	mov	r1, r3
 800463c:	e9dd 4b0a 	ldrd	r4, fp, [sp, #40]	; 0x28
 8004640:	e9dd a60c 	ldrd	sl, r6, [sp, #48]	; 0x30
 8004644:	4681      	mov	r9, r0
 8004646:	4617      	mov	r7, r2
 8004648:	4698      	mov	r8, r3
 800464a:	f000 f845 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 800464e:	b190      	cbz	r0, 8004676 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 8004650:	2d00      	cmp	r5, #0
 8004652:	6034      	str	r4, [r6, #0]
 8004654:	7137      	strb	r7, [r6, #4]
 8004656:	db09      	blt.n	800466c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 8004658:	1961      	adds	r1, r4, r5
 800465a:	458a      	cmp	sl, r1
 800465c:	bf0c      	ite	eq
 800465e:	2106      	moveq	r1, #6
 8004660:	2101      	movne	r1, #1
 8004662:	71b1      	strb	r1, [r6, #6]
 8004664:	2000      	movs	r0, #0
 8004666:	b001      	add	sp, #4
 8004668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800466c:	3502      	adds	r5, #2
 800466e:	d1f9      	bne.n	8004664 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8004670:	2301      	movs	r3, #1
 8004672:	71b3      	strb	r3, [r6, #6]
 8004674:	e7f6      	b.n	8004664 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8004676:	4554      	cmp	r4, sl
 8004678:	d106      	bne.n	8004688 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 800467a:	4659      	mov	r1, fp
 800467c:	4648      	mov	r0, r9
 800467e:	f000 f82b 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 8004682:	b108      	cbz	r0, 8004688 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8004684:	7177      	strb	r7, [r6, #5]
 8004686:	e7ed      	b.n	8004664 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8004688:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800468c:	6803      	ldr	r3, [r0, #0]
 800468e:	e9cd a60c 	strd	sl, r6, [sp, #48]	; 0x30
 8004692:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	; 0x28
 8004696:	69dc      	ldr	r4, [r3, #28]
 8004698:	463a      	mov	r2, r7
 800469a:	4643      	mov	r3, r8
 800469c:	4629      	mov	r1, r5
 800469e:	46a4      	mov	ip, r4
 80046a0:	b001      	add	sp, #4
 80046a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a6:	4760      	bx	ip

080046a8 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80046a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ac:	4607      	mov	r7, r0
 80046ae:	460c      	mov	r4, r1
 80046b0:	4615      	mov	r5, r2
 80046b2:	461e      	mov	r6, r3
 80046b4:	f000 f879 	bl	80047aa <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 80046b8:	b948      	cbnz	r0, 80046ce <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 80046ba:	68b8      	ldr	r0, [r7, #8]
 80046bc:	6803      	ldr	r3, [r0, #0]
 80046be:	699f      	ldr	r7, [r3, #24]
 80046c0:	462a      	mov	r2, r5
 80046c2:	4633      	mov	r3, r6
 80046c4:	4621      	mov	r1, r4
 80046c6:	46bc      	mov	ip, r7
 80046c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046cc:	4760      	bx	ip
 80046ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080046d2 <_ZNSt9type_infoD1Ev>:
 80046d2:	4770      	bx	lr

080046d4 <_ZNKSt9type_info14__is_pointer_pEv>:
 80046d4:	2000      	movs	r0, #0
 80046d6:	4770      	bx	lr

080046d8 <_ZNKSt9type_infoeqERKS_>:
 80046d8:	4281      	cmp	r1, r0
 80046da:	b508      	push	{r3, lr}
 80046dc:	d00e      	beq.n	80046fc <_ZNKSt9type_infoeqERKS_+0x24>
 80046de:	6840      	ldr	r0, [r0, #4]
 80046e0:	7803      	ldrb	r3, [r0, #0]
 80046e2:	2b2a      	cmp	r3, #42	; 0x2a
 80046e4:	d00c      	beq.n	8004700 <_ZNKSt9type_infoeqERKS_+0x28>
 80046e6:	6849      	ldr	r1, [r1, #4]
 80046e8:	780b      	ldrb	r3, [r1, #0]
 80046ea:	2b2a      	cmp	r3, #42	; 0x2a
 80046ec:	bf08      	it	eq
 80046ee:	3101      	addeq	r1, #1
 80046f0:	f7fb fd6a 	bl	80001c8 <strcmp>
 80046f4:	fab0 f080 	clz	r0, r0
 80046f8:	0940      	lsrs	r0, r0, #5
 80046fa:	bd08      	pop	{r3, pc}
 80046fc:	2001      	movs	r0, #1
 80046fe:	e7fc      	b.n	80046fa <_ZNKSt9type_infoeqERKS_+0x22>
 8004700:	2000      	movs	r0, #0
 8004702:	e7fa      	b.n	80046fa <_ZNKSt9type_infoeqERKS_+0x22>

08004704 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8004704:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004706:	2400      	movs	r4, #0
 8004708:	2310      	movs	r3, #16
 800470a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800470e:	6803      	ldr	r3, [r0, #0]
 8004710:	4615      	mov	r5, r2
 8004712:	699e      	ldr	r6, [r3, #24]
 8004714:	6812      	ldr	r2, [r2, #0]
 8004716:	466b      	mov	r3, sp
 8004718:	e9cd 4400 	strd	r4, r4, [sp]
 800471c:	47b0      	blx	r6
 800471e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004722:	f003 0306 	and.w	r3, r3, #6
 8004726:	2b06      	cmp	r3, #6
 8004728:	bf03      	ittte	eq
 800472a:	9b00      	ldreq	r3, [sp, #0]
 800472c:	602b      	streq	r3, [r5, #0]
 800472e:	2001      	moveq	r0, #1
 8004730:	4620      	movne	r0, r4
 8004732:	b004      	add	sp, #16
 8004734:	bd70      	pop	{r4, r5, r6, pc}

08004736 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8004736:	9800      	ldr	r0, [sp, #0]
 8004738:	4290      	cmp	r0, r2
 800473a:	bf14      	ite	ne
 800473c:	2001      	movne	r0, #1
 800473e:	2006      	moveq	r0, #6
 8004740:	4770      	bx	lr
	...

08004744 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8004744:	b510      	push	{r4, lr}
 8004746:	4b03      	ldr	r3, [pc, #12]	; (8004754 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8004748:	6003      	str	r3, [r0, #0]
 800474a:	4604      	mov	r4, r0
 800474c:	f7ff ffc1 	bl	80046d2 <_ZNSt9type_infoD1Ev>
 8004750:	4620      	mov	r0, r4
 8004752:	bd10      	pop	{r4, pc}
 8004754:	08004d50 	.word	0x08004d50

08004758 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8004758:	b510      	push	{r4, lr}
 800475a:	4604      	mov	r4, r0
 800475c:	f7ff fff2 	bl	8004744 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8004760:	4620      	mov	r0, r4
 8004762:	2108      	movs	r1, #8
 8004764:	f7ff fb7d 	bl	8003e62 <_ZdlPvj>
 8004768:	4620      	mov	r0, r4
 800476a:	bd10      	pop	{r4, pc}

0800476c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800476c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004770:	461f      	mov	r7, r3
 8004772:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 8004776:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800477a:	4598      	cmp	r8, r3
 800477c:	4606      	mov	r6, r0
 800477e:	4615      	mov	r5, r2
 8004780:	d107      	bne.n	8004792 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 8004782:	9907      	ldr	r1, [sp, #28]
 8004784:	f7ff ffa8 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 8004788:	b118      	cbz	r0, 8004792 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 800478a:	7165      	strb	r5, [r4, #5]
 800478c:	2000      	movs	r0, #0
 800478e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004792:	4639      	mov	r1, r7
 8004794:	4630      	mov	r0, r6
 8004796:	f7ff ff9f 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 800479a:	2800      	cmp	r0, #0
 800479c:	d0f6      	beq.n	800478c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>
 800479e:	2301      	movs	r3, #1
 80047a0:	f8c4 8000 	str.w	r8, [r4]
 80047a4:	7125      	strb	r5, [r4, #4]
 80047a6:	71a3      	strb	r3, [r4, #6]
 80047a8:	e7f0      	b.n	800478c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>

080047aa <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 80047aa:	b538      	push	{r3, r4, r5, lr}
 80047ac:	4615      	mov	r5, r2
 80047ae:	461c      	mov	r4, r3
 80047b0:	f7ff ff92 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 80047b4:	b120      	cbz	r0, 80047c0 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 80047b6:	2308      	movs	r3, #8
 80047b8:	60e3      	str	r3, [r4, #12]
 80047ba:	2306      	movs	r3, #6
 80047bc:	6025      	str	r5, [r4, #0]
 80047be:	7123      	strb	r3, [r4, #4]
 80047c0:	bd38      	pop	{r3, r4, r5, pc}

080047c2 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 80047c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047c4:	4605      	mov	r5, r0
 80047c6:	460c      	mov	r4, r1
 80047c8:	9201      	str	r2, [sp, #4]
 80047ca:	461e      	mov	r6, r3
 80047cc:	f7ff ff84 	bl	80046d8 <_ZNKSt9type_infoeqERKS_>
 80047d0:	b950      	cbnz	r0, 80047e8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 80047d2:	2e03      	cmp	r6, #3
 80047d4:	d808      	bhi.n	80047e8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	9a01      	ldr	r2, [sp, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	4629      	mov	r1, r5
 80047de:	4620      	mov	r0, r4
 80047e0:	b002      	add	sp, #8
 80047e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80047e6:	4718      	bx	r3
 80047e8:	b002      	add	sp, #8
 80047ea:	bd70      	pop	{r4, r5, r6, pc}

080047ec <_ZdlPv>:
 80047ec:	f000 b87a 	b.w	80048e4 <free>

080047f0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80047f0:	7803      	ldrb	r3, [r0, #0]
 80047f2:	2b47      	cmp	r3, #71	; 0x47
 80047f4:	d117      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80047f6:	7843      	ldrb	r3, [r0, #1]
 80047f8:	2b4e      	cmp	r3, #78	; 0x4e
 80047fa:	d114      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80047fc:	7883      	ldrb	r3, [r0, #2]
 80047fe:	2b55      	cmp	r3, #85	; 0x55
 8004800:	d111      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004802:	78c3      	ldrb	r3, [r0, #3]
 8004804:	2b43      	cmp	r3, #67	; 0x43
 8004806:	d10e      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004808:	7903      	ldrb	r3, [r0, #4]
 800480a:	2b43      	cmp	r3, #67	; 0x43
 800480c:	d10b      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800480e:	7943      	ldrb	r3, [r0, #5]
 8004810:	2b2b      	cmp	r3, #43	; 0x2b
 8004812:	d108      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004814:	7983      	ldrb	r3, [r0, #6]
 8004816:	2b2b      	cmp	r3, #43	; 0x2b
 8004818:	d105      	bne.n	8004826 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800481a:	79c0      	ldrb	r0, [r0, #7]
 800481c:	2801      	cmp	r0, #1
 800481e:	bf8c      	ite	hi
 8004820:	2000      	movhi	r0, #0
 8004822:	2001      	movls	r0, #1
 8004824:	4770      	bx	lr
 8004826:	2000      	movs	r0, #0
 8004828:	4770      	bx	lr

0800482a <__cxa_call_terminate>:
 800482a:	b510      	push	{r4, lr}
 800482c:	4604      	mov	r4, r0
 800482e:	b148      	cbz	r0, 8004844 <__cxa_call_terminate+0x1a>
 8004830:	f7ff fc03 	bl	800403a <__cxa_begin_catch>
 8004834:	4620      	mov	r0, r4
 8004836:	f7ff ffdb 	bl	80047f0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800483a:	b118      	cbz	r0, 8004844 <__cxa_call_terminate+0x1a>
 800483c:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8004840:	f7ff fea4 	bl	800458c <_ZN10__cxxabiv111__terminateEPFvvE>
 8004844:	f7ff feae 	bl	80045a4 <_ZSt9terminatev>

08004848 <__cxa_call_unexpected>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4602      	mov	r2, r0
 800484c:	f7ff ffd0 	bl	80047f0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004850:	4604      	mov	r4, r0
 8004852:	b140      	cbz	r0, 8004866 <__cxa_call_unexpected+0x1e>
 8004854:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8004858:	2500      	movs	r5, #0
 800485a:	4610      	mov	r0, r2
 800485c:	f7ff fbed 	bl	800403a <__cxa_begin_catch>
 8004860:	b11d      	cbz	r5, 800486a <__cxa_call_unexpected+0x22>
 8004862:	f7ff feb1 	bl	80045c8 <_ZSt10unexpectedv>
 8004866:	2501      	movs	r5, #1
 8004868:	e7f7      	b.n	800485a <__cxa_call_unexpected+0x12>
 800486a:	4620      	mov	r0, r4
 800486c:	f7ff fe9f 	bl	80045ae <_ZN10__cxxabiv112__unexpectedEPFvvE>

08004870 <abort>:
 8004870:	b508      	push	{r3, lr}
 8004872:	2006      	movs	r0, #6
 8004874:	f000 f95e 	bl	8004b34 <raise>
 8004878:	2001      	movs	r0, #1
 800487a:	f7fd f85b 	bl	8001934 <_exit>
	...

08004880 <__errno>:
 8004880:	4b01      	ldr	r3, [pc, #4]	; (8004888 <__errno+0x8>)
 8004882:	6818      	ldr	r0, [r3, #0]
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	20000014 	.word	0x20000014

0800488c <__libc_init_array>:
 800488c:	b570      	push	{r4, r5, r6, lr}
 800488e:	4d0d      	ldr	r5, [pc, #52]	; (80048c4 <__libc_init_array+0x38>)
 8004890:	4c0d      	ldr	r4, [pc, #52]	; (80048c8 <__libc_init_array+0x3c>)
 8004892:	1b64      	subs	r4, r4, r5
 8004894:	10a4      	asrs	r4, r4, #2
 8004896:	2600      	movs	r6, #0
 8004898:	42a6      	cmp	r6, r4
 800489a:	d109      	bne.n	80048b0 <__libc_init_array+0x24>
 800489c:	4d0b      	ldr	r5, [pc, #44]	; (80048cc <__libc_init_array+0x40>)
 800489e:	4c0c      	ldr	r4, [pc, #48]	; (80048d0 <__libc_init_array+0x44>)
 80048a0:	f000 f986 	bl	8004bb0 <_init>
 80048a4:	1b64      	subs	r4, r4, r5
 80048a6:	10a4      	asrs	r4, r4, #2
 80048a8:	2600      	movs	r6, #0
 80048aa:	42a6      	cmp	r6, r4
 80048ac:	d105      	bne.n	80048ba <__libc_init_array+0x2e>
 80048ae:	bd70      	pop	{r4, r5, r6, pc}
 80048b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b4:	4798      	blx	r3
 80048b6:	3601      	adds	r6, #1
 80048b8:	e7ee      	b.n	8004898 <__libc_init_array+0xc>
 80048ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80048be:	4798      	blx	r3
 80048c0:	3601      	adds	r6, #1
 80048c2:	e7f2      	b.n	80048aa <__libc_init_array+0x1e>
 80048c4:	08004f28 	.word	0x08004f28
 80048c8:	08004f28 	.word	0x08004f28
 80048cc:	08004f28 	.word	0x08004f28
 80048d0:	08004f30 	.word	0x08004f30

080048d4 <malloc>:
 80048d4:	4b02      	ldr	r3, [pc, #8]	; (80048e0 <malloc+0xc>)
 80048d6:	4601      	mov	r1, r0
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	f000 b87f 	b.w	80049dc <_malloc_r>
 80048de:	bf00      	nop
 80048e0:	20000014 	.word	0x20000014

080048e4 <free>:
 80048e4:	4b02      	ldr	r3, [pc, #8]	; (80048f0 <free+0xc>)
 80048e6:	4601      	mov	r1, r0
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	f000 b80b 	b.w	8004904 <_free_r>
 80048ee:	bf00      	nop
 80048f0:	20000014 	.word	0x20000014

080048f4 <memset>:
 80048f4:	4402      	add	r2, r0
 80048f6:	4603      	mov	r3, r0
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d100      	bne.n	80048fe <memset+0xa>
 80048fc:	4770      	bx	lr
 80048fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004902:	e7f9      	b.n	80048f8 <memset+0x4>

08004904 <_free_r>:
 8004904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004906:	2900      	cmp	r1, #0
 8004908:	d044      	beq.n	8004994 <_free_r+0x90>
 800490a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800490e:	9001      	str	r0, [sp, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f1a1 0404 	sub.w	r4, r1, #4
 8004916:	bfb8      	it	lt
 8004918:	18e4      	addlt	r4, r4, r3
 800491a:	f000 f927 	bl	8004b6c <__malloc_lock>
 800491e:	4a1e      	ldr	r2, [pc, #120]	; (8004998 <_free_r+0x94>)
 8004920:	9801      	ldr	r0, [sp, #4]
 8004922:	6813      	ldr	r3, [r2, #0]
 8004924:	b933      	cbnz	r3, 8004934 <_free_r+0x30>
 8004926:	6063      	str	r3, [r4, #4]
 8004928:	6014      	str	r4, [r2, #0]
 800492a:	b003      	add	sp, #12
 800492c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004930:	f000 b922 	b.w	8004b78 <__malloc_unlock>
 8004934:	42a3      	cmp	r3, r4
 8004936:	d908      	bls.n	800494a <_free_r+0x46>
 8004938:	6825      	ldr	r5, [r4, #0]
 800493a:	1961      	adds	r1, r4, r5
 800493c:	428b      	cmp	r3, r1
 800493e:	bf01      	itttt	eq
 8004940:	6819      	ldreq	r1, [r3, #0]
 8004942:	685b      	ldreq	r3, [r3, #4]
 8004944:	1949      	addeq	r1, r1, r5
 8004946:	6021      	streq	r1, [r4, #0]
 8004948:	e7ed      	b.n	8004926 <_free_r+0x22>
 800494a:	461a      	mov	r2, r3
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	b10b      	cbz	r3, 8004954 <_free_r+0x50>
 8004950:	42a3      	cmp	r3, r4
 8004952:	d9fa      	bls.n	800494a <_free_r+0x46>
 8004954:	6811      	ldr	r1, [r2, #0]
 8004956:	1855      	adds	r5, r2, r1
 8004958:	42a5      	cmp	r5, r4
 800495a:	d10b      	bne.n	8004974 <_free_r+0x70>
 800495c:	6824      	ldr	r4, [r4, #0]
 800495e:	4421      	add	r1, r4
 8004960:	1854      	adds	r4, r2, r1
 8004962:	42a3      	cmp	r3, r4
 8004964:	6011      	str	r1, [r2, #0]
 8004966:	d1e0      	bne.n	800492a <_free_r+0x26>
 8004968:	681c      	ldr	r4, [r3, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	6053      	str	r3, [r2, #4]
 800496e:	4421      	add	r1, r4
 8004970:	6011      	str	r1, [r2, #0]
 8004972:	e7da      	b.n	800492a <_free_r+0x26>
 8004974:	d902      	bls.n	800497c <_free_r+0x78>
 8004976:	230c      	movs	r3, #12
 8004978:	6003      	str	r3, [r0, #0]
 800497a:	e7d6      	b.n	800492a <_free_r+0x26>
 800497c:	6825      	ldr	r5, [r4, #0]
 800497e:	1961      	adds	r1, r4, r5
 8004980:	428b      	cmp	r3, r1
 8004982:	bf04      	itt	eq
 8004984:	6819      	ldreq	r1, [r3, #0]
 8004986:	685b      	ldreq	r3, [r3, #4]
 8004988:	6063      	str	r3, [r4, #4]
 800498a:	bf04      	itt	eq
 800498c:	1949      	addeq	r1, r1, r5
 800498e:	6021      	streq	r1, [r4, #0]
 8004990:	6054      	str	r4, [r2, #4]
 8004992:	e7ca      	b.n	800492a <_free_r+0x26>
 8004994:	b003      	add	sp, #12
 8004996:	bd30      	pop	{r4, r5, pc}
 8004998:	20000460 	.word	0x20000460

0800499c <sbrk_aligned>:
 800499c:	b570      	push	{r4, r5, r6, lr}
 800499e:	4e0e      	ldr	r6, [pc, #56]	; (80049d8 <sbrk_aligned+0x3c>)
 80049a0:	460c      	mov	r4, r1
 80049a2:	6831      	ldr	r1, [r6, #0]
 80049a4:	4605      	mov	r5, r0
 80049a6:	b911      	cbnz	r1, 80049ae <sbrk_aligned+0x12>
 80049a8:	f000 f88c 	bl	8004ac4 <_sbrk_r>
 80049ac:	6030      	str	r0, [r6, #0]
 80049ae:	4621      	mov	r1, r4
 80049b0:	4628      	mov	r0, r5
 80049b2:	f000 f887 	bl	8004ac4 <_sbrk_r>
 80049b6:	1c43      	adds	r3, r0, #1
 80049b8:	d00a      	beq.n	80049d0 <sbrk_aligned+0x34>
 80049ba:	1cc4      	adds	r4, r0, #3
 80049bc:	f024 0403 	bic.w	r4, r4, #3
 80049c0:	42a0      	cmp	r0, r4
 80049c2:	d007      	beq.n	80049d4 <sbrk_aligned+0x38>
 80049c4:	1a21      	subs	r1, r4, r0
 80049c6:	4628      	mov	r0, r5
 80049c8:	f000 f87c 	bl	8004ac4 <_sbrk_r>
 80049cc:	3001      	adds	r0, #1
 80049ce:	d101      	bne.n	80049d4 <sbrk_aligned+0x38>
 80049d0:	f04f 34ff 	mov.w	r4, #4294967295
 80049d4:	4620      	mov	r0, r4
 80049d6:	bd70      	pop	{r4, r5, r6, pc}
 80049d8:	20000464 	.word	0x20000464

080049dc <_malloc_r>:
 80049dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049e0:	1ccd      	adds	r5, r1, #3
 80049e2:	f025 0503 	bic.w	r5, r5, #3
 80049e6:	3508      	adds	r5, #8
 80049e8:	2d0c      	cmp	r5, #12
 80049ea:	bf38      	it	cc
 80049ec:	250c      	movcc	r5, #12
 80049ee:	2d00      	cmp	r5, #0
 80049f0:	4607      	mov	r7, r0
 80049f2:	db01      	blt.n	80049f8 <_malloc_r+0x1c>
 80049f4:	42a9      	cmp	r1, r5
 80049f6:	d905      	bls.n	8004a04 <_malloc_r+0x28>
 80049f8:	230c      	movs	r3, #12
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	2600      	movs	r6, #0
 80049fe:	4630      	mov	r0, r6
 8004a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a04:	4e2e      	ldr	r6, [pc, #184]	; (8004ac0 <_malloc_r+0xe4>)
 8004a06:	f000 f8b1 	bl	8004b6c <__malloc_lock>
 8004a0a:	6833      	ldr	r3, [r6, #0]
 8004a0c:	461c      	mov	r4, r3
 8004a0e:	bb34      	cbnz	r4, 8004a5e <_malloc_r+0x82>
 8004a10:	4629      	mov	r1, r5
 8004a12:	4638      	mov	r0, r7
 8004a14:	f7ff ffc2 	bl	800499c <sbrk_aligned>
 8004a18:	1c43      	adds	r3, r0, #1
 8004a1a:	4604      	mov	r4, r0
 8004a1c:	d14d      	bne.n	8004aba <_malloc_r+0xde>
 8004a1e:	6834      	ldr	r4, [r6, #0]
 8004a20:	4626      	mov	r6, r4
 8004a22:	2e00      	cmp	r6, #0
 8004a24:	d140      	bne.n	8004aa8 <_malloc_r+0xcc>
 8004a26:	6823      	ldr	r3, [r4, #0]
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4638      	mov	r0, r7
 8004a2c:	eb04 0803 	add.w	r8, r4, r3
 8004a30:	f000 f848 	bl	8004ac4 <_sbrk_r>
 8004a34:	4580      	cmp	r8, r0
 8004a36:	d13a      	bne.n	8004aae <_malloc_r+0xd2>
 8004a38:	6821      	ldr	r1, [r4, #0]
 8004a3a:	3503      	adds	r5, #3
 8004a3c:	1a6d      	subs	r5, r5, r1
 8004a3e:	f025 0503 	bic.w	r5, r5, #3
 8004a42:	3508      	adds	r5, #8
 8004a44:	2d0c      	cmp	r5, #12
 8004a46:	bf38      	it	cc
 8004a48:	250c      	movcc	r5, #12
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	4638      	mov	r0, r7
 8004a4e:	f7ff ffa5 	bl	800499c <sbrk_aligned>
 8004a52:	3001      	adds	r0, #1
 8004a54:	d02b      	beq.n	8004aae <_malloc_r+0xd2>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	442b      	add	r3, r5
 8004a5a:	6023      	str	r3, [r4, #0]
 8004a5c:	e00e      	b.n	8004a7c <_malloc_r+0xa0>
 8004a5e:	6822      	ldr	r2, [r4, #0]
 8004a60:	1b52      	subs	r2, r2, r5
 8004a62:	d41e      	bmi.n	8004aa2 <_malloc_r+0xc6>
 8004a64:	2a0b      	cmp	r2, #11
 8004a66:	d916      	bls.n	8004a96 <_malloc_r+0xba>
 8004a68:	1961      	adds	r1, r4, r5
 8004a6a:	42a3      	cmp	r3, r4
 8004a6c:	6025      	str	r5, [r4, #0]
 8004a6e:	bf18      	it	ne
 8004a70:	6059      	strne	r1, [r3, #4]
 8004a72:	6863      	ldr	r3, [r4, #4]
 8004a74:	bf08      	it	eq
 8004a76:	6031      	streq	r1, [r6, #0]
 8004a78:	5162      	str	r2, [r4, r5]
 8004a7a:	604b      	str	r3, [r1, #4]
 8004a7c:	4638      	mov	r0, r7
 8004a7e:	f104 060b 	add.w	r6, r4, #11
 8004a82:	f000 f879 	bl	8004b78 <__malloc_unlock>
 8004a86:	f026 0607 	bic.w	r6, r6, #7
 8004a8a:	1d23      	adds	r3, r4, #4
 8004a8c:	1af2      	subs	r2, r6, r3
 8004a8e:	d0b6      	beq.n	80049fe <_malloc_r+0x22>
 8004a90:	1b9b      	subs	r3, r3, r6
 8004a92:	50a3      	str	r3, [r4, r2]
 8004a94:	e7b3      	b.n	80049fe <_malloc_r+0x22>
 8004a96:	6862      	ldr	r2, [r4, #4]
 8004a98:	42a3      	cmp	r3, r4
 8004a9a:	bf0c      	ite	eq
 8004a9c:	6032      	streq	r2, [r6, #0]
 8004a9e:	605a      	strne	r2, [r3, #4]
 8004aa0:	e7ec      	b.n	8004a7c <_malloc_r+0xa0>
 8004aa2:	4623      	mov	r3, r4
 8004aa4:	6864      	ldr	r4, [r4, #4]
 8004aa6:	e7b2      	b.n	8004a0e <_malloc_r+0x32>
 8004aa8:	4634      	mov	r4, r6
 8004aaa:	6876      	ldr	r6, [r6, #4]
 8004aac:	e7b9      	b.n	8004a22 <_malloc_r+0x46>
 8004aae:	230c      	movs	r3, #12
 8004ab0:	603b      	str	r3, [r7, #0]
 8004ab2:	4638      	mov	r0, r7
 8004ab4:	f000 f860 	bl	8004b78 <__malloc_unlock>
 8004ab8:	e7a1      	b.n	80049fe <_malloc_r+0x22>
 8004aba:	6025      	str	r5, [r4, #0]
 8004abc:	e7de      	b.n	8004a7c <_malloc_r+0xa0>
 8004abe:	bf00      	nop
 8004ac0:	20000460 	.word	0x20000460

08004ac4 <_sbrk_r>:
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4d06      	ldr	r5, [pc, #24]	; (8004ae0 <_sbrk_r+0x1c>)
 8004ac8:	2300      	movs	r3, #0
 8004aca:	4604      	mov	r4, r0
 8004acc:	4608      	mov	r0, r1
 8004ace:	602b      	str	r3, [r5, #0]
 8004ad0:	f7fc ff3a 	bl	8001948 <_sbrk>
 8004ad4:	1c43      	adds	r3, r0, #1
 8004ad6:	d102      	bne.n	8004ade <_sbrk_r+0x1a>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	b103      	cbz	r3, 8004ade <_sbrk_r+0x1a>
 8004adc:	6023      	str	r3, [r4, #0]
 8004ade:	bd38      	pop	{r3, r4, r5, pc}
 8004ae0:	20000468 	.word	0x20000468

08004ae4 <_raise_r>:
 8004ae4:	291f      	cmp	r1, #31
 8004ae6:	b538      	push	{r3, r4, r5, lr}
 8004ae8:	4604      	mov	r4, r0
 8004aea:	460d      	mov	r5, r1
 8004aec:	d904      	bls.n	8004af8 <_raise_r+0x14>
 8004aee:	2316      	movs	r3, #22
 8004af0:	6003      	str	r3, [r0, #0]
 8004af2:	f04f 30ff 	mov.w	r0, #4294967295
 8004af6:	bd38      	pop	{r3, r4, r5, pc}
 8004af8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004afa:	b112      	cbz	r2, 8004b02 <_raise_r+0x1e>
 8004afc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b00:	b94b      	cbnz	r3, 8004b16 <_raise_r+0x32>
 8004b02:	4620      	mov	r0, r4
 8004b04:	f000 f830 	bl	8004b68 <_getpid_r>
 8004b08:	462a      	mov	r2, r5
 8004b0a:	4601      	mov	r1, r0
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b12:	f000 b817 	b.w	8004b44 <_kill_r>
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d00a      	beq.n	8004b30 <_raise_r+0x4c>
 8004b1a:	1c59      	adds	r1, r3, #1
 8004b1c:	d103      	bne.n	8004b26 <_raise_r+0x42>
 8004b1e:	2316      	movs	r3, #22
 8004b20:	6003      	str	r3, [r0, #0]
 8004b22:	2001      	movs	r0, #1
 8004b24:	e7e7      	b.n	8004af6 <_raise_r+0x12>
 8004b26:	2400      	movs	r4, #0
 8004b28:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	4798      	blx	r3
 8004b30:	2000      	movs	r0, #0
 8004b32:	e7e0      	b.n	8004af6 <_raise_r+0x12>

08004b34 <raise>:
 8004b34:	4b02      	ldr	r3, [pc, #8]	; (8004b40 <raise+0xc>)
 8004b36:	4601      	mov	r1, r0
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	f7ff bfd3 	b.w	8004ae4 <_raise_r>
 8004b3e:	bf00      	nop
 8004b40:	20000014 	.word	0x20000014

08004b44 <_kill_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d07      	ldr	r5, [pc, #28]	; (8004b64 <_kill_r+0x20>)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4604      	mov	r4, r0
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	4611      	mov	r1, r2
 8004b50:	602b      	str	r3, [r5, #0]
 8004b52:	f7fc fedf 	bl	8001914 <_kill>
 8004b56:	1c43      	adds	r3, r0, #1
 8004b58:	d102      	bne.n	8004b60 <_kill_r+0x1c>
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	b103      	cbz	r3, 8004b60 <_kill_r+0x1c>
 8004b5e:	6023      	str	r3, [r4, #0]
 8004b60:	bd38      	pop	{r3, r4, r5, pc}
 8004b62:	bf00      	nop
 8004b64:	20000468 	.word	0x20000468

08004b68 <_getpid_r>:
 8004b68:	f7fc becc 	b.w	8001904 <_getpid>

08004b6c <__malloc_lock>:
 8004b6c:	4801      	ldr	r0, [pc, #4]	; (8004b74 <__malloc_lock+0x8>)
 8004b6e:	f000 b809 	b.w	8004b84 <__retarget_lock_acquire_recursive>
 8004b72:	bf00      	nop
 8004b74:	2000046c 	.word	0x2000046c

08004b78 <__malloc_unlock>:
 8004b78:	4801      	ldr	r0, [pc, #4]	; (8004b80 <__malloc_unlock+0x8>)
 8004b7a:	f000 b804 	b.w	8004b86 <__retarget_lock_release_recursive>
 8004b7e:	bf00      	nop
 8004b80:	2000046c 	.word	0x2000046c

08004b84 <__retarget_lock_acquire_recursive>:
 8004b84:	4770      	bx	lr

08004b86 <__retarget_lock_release_recursive>:
 8004b86:	4770      	bx	lr

08004b88 <_Unwind_GetDataRelBase>:
 8004b88:	b508      	push	{r3, lr}
 8004b8a:	f7ff fe71 	bl	8004870 <abort>

08004b8e <_Unwind_GetTextRelBase>:
 8004b8e:	b508      	push	{r3, lr}
 8004b90:	f7ff fffa 	bl	8004b88 <_Unwind_GetDataRelBase>

08004b94 <memcpy>:
 8004b94:	440a      	add	r2, r1
 8004b96:	4291      	cmp	r1, r2
 8004b98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b9c:	d100      	bne.n	8004ba0 <memcpy+0xc>
 8004b9e:	4770      	bx	lr
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004baa:	4291      	cmp	r1, r2
 8004bac:	d1f9      	bne.n	8004ba2 <memcpy+0xe>
 8004bae:	bd10      	pop	{r4, pc}

08004bb0 <_init>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	bf00      	nop
 8004bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bb6:	bc08      	pop	{r3}
 8004bb8:	469e      	mov	lr, r3
 8004bba:	4770      	bx	lr

08004bbc <_fini>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	bf00      	nop
 8004bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc2:	bc08      	pop	{r3}
 8004bc4:	469e      	mov	lr, r3
 8004bc6:	4770      	bx	lr
