C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\EDA\W_74HC4511\synthesis   -part A3P060  -package VQFP100  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\EDA\W_74HC4511\synthesis\synlog\report\W_74HC4511_fpga_mapper.xml  -top_level_module  W_74HC4511  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\EDA\W_74HC4511\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\EDA\W_74HC4511\synthesis\W_74HC4511.edn   -freq 100.000   C:\EDA\W_74HC4511\synthesis\synwork\W_74HC4511_prem.srd  -sap  C:\EDA\W_74HC4511\synthesis\W_74HC4511.sap  -otap  C:\EDA\W_74HC4511\synthesis\W_74HC4511.tap  -omap  C:\EDA\W_74HC4511\synthesis\W_74HC4511.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\EDA\W_74HC4511\synthesis\W_74HC4511.sap  -ologparam  C:\EDA\W_74HC4511\synthesis\syntmp\W_74HC4511.plg  -osyn  C:\EDA\W_74HC4511\synthesis\W_74HC4511.srm  -prjdir  C:\EDA\W_74HC4511\synthesis\  -prjname  W_74HC4511_syn  -log  C:\EDA\W_74HC4511\synthesis\synlog\W_74HC4511_fpga_mapper.srr 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade -1 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\W_74HC4511_fpga_mapper.xml -top_level_module W_74HC4511 -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\W_74HC4511.edn -freq 100.000 ..\synwork\W_74HC4511_prem.srd -sap ..\W_74HC4511.sap -otap ..\W_74HC4511.tap -omap ..\W_74HC4511.map -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\W_74HC4511.sap -ologparam W_74HC4511.plg -osyn ..\W_74HC4511.srm -prjdir ..\ -prjname W_74HC4511_syn -log ..\synlog\W_74HC4511_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1608221525|size:1676|exec:0|csum:
file:..\W_74HC4511.edn|io:o|time:1608221544|size:21806|exec:0|csum:
file:..\synwork\W_74HC4511_prem.srd|io:i|time:1608221543|size:3232|exec:0|csum:1C0F93EAF4B03539889D38764243345E
file:..\W_74HC4511.sap|io:o|time:1608221543|size:120|exec:0|csum:
file:..\W_74HC4511.tap|io:o|time:0|size:0|exec:0|csum:
file:..\W_74HC4511.map|io:o|time:1608221544|size:28|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\W_74HC4511.sap|io:o|time:1608221543|size:120|exec:0|csum:
file:W_74HC4511.plg|io:o|time:1608221544|size:99|exec:0|csum:
file:..\W_74HC4511.srm|io:o|time:1608221544|size:66683|exec:0|csum:
file:..\synlog\W_74HC4511_fpga_mapper.srr|io:o|time:1608221544|size:7713|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
