
*** Running vivado
    with args -log tutorial.vdi -applog -m64 -messageDb vivado.pb -mode batch -source tutorial.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source tutorial.tcl -notrace
Command: open_checkpoint D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.runs/impl_1/tutorial.dcp
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.runs/impl_1/.Xil/Vivado-3340-nalu/dcp/tutorial.xdc]
Finished Parsing XDC File [D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.runs/impl_1/.Xil/Vivado-3340-nalu/dcp/tutorial.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 445.234 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 445.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 445.234 ; gain = 257.148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 448.199 ; gain = 1.727
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a9377ecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 902.336 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: a9377ecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 902.336 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: a9377ecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.603 . Memory (MB): peak = 902.336 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.336 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a9377ecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.622 . Memory (MB): peak = 902.336 ; gain = 0.000
Implement Debug Cores | Checksum: a9377ecd
Logic Optimization | Checksum: a9377ecd

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: a9377ecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 902.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 902.336 ; gain = 457.102
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 902.336 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.runs/impl_1/tutorial_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6bff9983

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 902.336 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.336 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 431d755c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 902.336 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 431d755c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 431d755c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 431d755c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6bff9983

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 15b6575f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 2.2 Build Placer Netlist Model | Checksum: 15b6575f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 15b6575f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 2.3 Constrain Clocks/Macros | Checksum: 15b6575f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 2 Placer Initialization | Checksum: 15b6575f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1686c6b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1686c6b4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 15c5ab7f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: daff248e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 4.4 Small Shape Detail Placement | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 4 Detail Placement | Checksum: f8a1e1de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
Phase 5 Post Placement Optimization and Clean-Up | Checksum: ff64aa35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
Ending Placer Task | Checksum: 29165916

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.184 ; gain = 21.848
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 924.184 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 924.184 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 924.184 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 924.184 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1adcbba41

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1049.699 ; gain = 125.516

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 1adcbba41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1054.730 ; gain = 130.547
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: cfc2f3bc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313
Phase 4 Rip-up And Reroute | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00396048 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1057.496 ; gain = 133.313

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11a65f8b7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1058.313 ; gain = 134.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f59684dc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1058.313 ; gain = 134.129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1058.313 ; gain = 134.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1058.313 ; gain = 134.129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1058.313 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.runs/impl_1/tutorial_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Aug 06 15:59:09 2015...
