Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Nov 28 11:35:06 2018
| Host             : dhcp196-189.ece.uw.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command          : report_power -file loopback128gbps_power_routed.rpt -pb loopback128gbps_power_summary_routed.pb -rpx loopback128gbps_power_routed.rpx
| Design           : loopback128gbps
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.607 |
| Dynamic (W)              | 0.441 |
| Device Static (W)        | 0.166 |
| Total Off-Chip Power (W) | 0.001 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |       12 |       --- |             --- |
| Slice Logic              |     0.014 |    30021 |       --- |             --- |
|   LUT as Logic           |     0.013 |     7777 |    203800 |            3.82 |
|   Register               |     0.002 |    15776 |    407600 |            3.87 |
|   LUT as Shift Register  |    <0.001 |     1623 |     64000 |            2.54 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |      171 |    203800 |            0.08 |
|   CARRY4                 |    <0.001 |      311 |     50950 |            0.61 |
|   Others                 |     0.000 |     1705 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.023 |    22202 |       --- |             --- |
| Block RAM                |     0.020 |     27.5 |       445 |            6.18 |
| MMCM                     |     0.226 |        2 |        10 |           20.00 |
| I/O                      |     0.089 |       28 |       500 |            5.60 |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     0.606 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.198 |       0.127 |      0.071 |
| Vccaux    |       1.800 |     0.178 |       0.150 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.018 |       0.017 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| clk_o_clk_gen                                                       | Map0clk/inst/clk_o_clk_gen                 |            10.0 |
| clkfbout_clk_gen                                                    | Map0clk/inst/clkfbout_clk_gen              |             5.0 |
| clkfbout_clk_wiz_3                                                  | firstclk/inst/clkfbout_clk_wiz_3           |             5.0 |
| clkhigh_o_clk_gen                                                   | Map0clk/inst/clkhigh_o_clk_gen             |             2.5 |
| clkidelay_o_clk_gen                                                 | Map0clk/inst/clkidelay_o_clk_gen           |             3.3 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| pcie_clk                                                            | clk_in1                                    |             5.0 |
| pcie_clk                                                            | clkp_i                                     |             5.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| loopback128gbps                                                           |     0.439 |
|   Map0clk                                                                 |     0.125 |
|     inst                                                                  |     0.125 |
|   MapILA                                                                  |     0.009 |
|     U0                                                                    |     0.009 |
|       ila_core_inst                                                       |     0.009 |
|         ila_trace_memory_inst                                             |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.001 |
|             inst_blk_mem_gen                                              |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                        |     0.001 |
|                 valid.cstr                                                |     0.001 |
|                   ramloop[0].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[1].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|         u_ila_cap_ctrl                                                    |    <0.001 |
|           U_CDONE                                                         |    <0.001 |
|           U_NS0                                                           |    <0.001 |
|           U_NS1                                                           |    <0.001 |
|           u_cap_addrgen                                                   |    <0.001 |
|             U_CMPRESET                                                    |    <0.001 |
|             u_cap_sample_counter                                          |    <0.001 |
|               U_SCE                                                       |    <0.001 |
|               U_SCMPCE                                                    |    <0.001 |
|               U_SCRST                                                     |    <0.001 |
|               u_scnt_cmp                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|             u_cap_window_counter                                          |    <0.001 |
|               U_WCE                                                       |    <0.001 |
|               U_WHCMPCE                                                   |    <0.001 |
|               U_WLCMPCE                                                   |    <0.001 |
|               u_wcnt_hcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               u_wcnt_lcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|         u_ila_regs                                                        |     0.005 |
|           MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|           U_XSDB_SLAVE                                                    |     0.001 |
|           reg_15                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_16                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_17                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_18                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_19                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_1a                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_6                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_7                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_8                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_80                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_81                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_82                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_83                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_84                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_85                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_887                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_88d                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_890                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_9                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_srl_fff                                                     |    <0.001 |
|           reg_stream_ffd                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_stream_ffe                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|         u_ila_reset_ctrl                                                  |    <0.001 |
|           arm_detection_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|           halt_detection_inst                                             |    <0.001 |
|         u_trig                                                            |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|               DUT                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                   u_srlA                                                  |    <0.001 |
|                   u_srlB                                                  |    <0.001 |
|                   u_srlC                                                  |    <0.001 |
|                   u_srlD                                                  |    <0.001 |
|           U_TM                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|         xsdb_memory_read_inst                                             |    <0.001 |
|   dbg_hub                                                                 |     0.003 |
|     inst                                                                  |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                |     0.003 |
|         U_ICON_INTERFACE                                                  |     0.002 |
|           U_CMD1                                                          |    <0.001 |
|           U_CMD2                                                          |    <0.001 |
|           U_CMD3                                                          |    <0.001 |
|           U_CMD4                                                          |    <0.001 |
|           U_CMD5                                                          |    <0.001 |
|           U_CMD6_RD                                                       |    <0.001 |
|             U_RD_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gr1.rfwft                                         |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD6_WR                                                       |    <0.001 |
|             U_WR_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD7_CTL                                                      |    <0.001 |
|           U_CMD7_STAT                                                     |    <0.001 |
|           U_STATIC_STATUS                                                 |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                         |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                    |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                             |    <0.001 |
|           U_RD_ABORT_FLAG                                                 |    <0.001 |
|           U_RD_REQ_FLAG                                                   |    <0.001 |
|           U_TIMER                                                         |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                     |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                |    <0.001 |
|       CORE_XSDB.U_ICON                                                    |    <0.001 |
|         U_CMD                                                             |    <0.001 |
|         U_STAT                                                            |    <0.001 |
|         U_SYNC                                                            |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|   firstclk                                                                |     0.109 |
|     inst                                                                  |     0.109 |
|   lane_loop[0].Map3                                                       |     0.020 |
|     MapILA                                                                |     0.006 |
|       U0                                                                  |     0.006 |
|         ila_core_inst                                                     |     0.006 |
|           ila_trace_memory_inst                                           |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|               inst_blk_mem_gen                                            |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                   valid.cstr                                              |    <0.001 |
|                     ramloop[0].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|           u_ila_cap_ctrl                                                  |    <0.001 |
|             U_CDONE                                                       |    <0.001 |
|             U_NS0                                                         |    <0.001 |
|             U_NS1                                                         |    <0.001 |
|             u_cap_addrgen                                                 |    <0.001 |
|               U_CMPRESET                                                  |    <0.001 |
|               u_cap_sample_counter                                        |    <0.001 |
|                 U_SCE                                                     |    <0.001 |
|                 U_SCMPCE                                                  |    <0.001 |
|                 U_SCRST                                                   |    <0.001 |
|                 u_scnt_cmp                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|               u_cap_window_counter                                        |    <0.001 |
|                 U_WCE                                                     |    <0.001 |
|                 U_WHCMPCE                                                 |    <0.001 |
|                 U_WLCMPCE                                                 |    <0.001 |
|                 u_wcnt_hcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                 u_wcnt_lcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|           u_ila_regs                                                      |     0.005 |
|             MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|             U_XSDB_SLAVE                                                  |     0.001 |
|             reg_15                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_16                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_17                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_18                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_19                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_1a                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_6                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_7                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_8                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_80                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_81                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_82                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_83                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_84                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_85                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_887                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_890                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_9                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_srl_fff                                                   |    <0.001 |
|             reg_stream_ffd                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_stream_ffe                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           u_ila_reset_ctrl                                                |    <0.001 |
|             arm_detection_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|             halt_detection_inst                                           |    <0.001 |
|           u_trig                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             U_TM                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                           |    <0.001 |
|     descrambler_cmp                                                       |    <0.001 |
|     gearbox32to66_cmp                                                     |    <0.001 |
|     xapp1017_serdes.serdes_cmp                                            |     0.012 |
|       loop3[0].dc_inst                                                    |    <0.001 |
|   lane_loop[0].MapILA                                                     |     0.016 |
|     U0                                                                    |     0.016 |
|       ila_core_inst                                                       |     0.016 |
|         ila_trace_memory_inst                                             |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.004 |
|             inst_blk_mem_gen                                              |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                        |     0.004 |
|                 valid.cstr                                                |     0.004 |
|                   ramloop[0].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[1].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[2].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[3].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[4].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[5].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|         u_ila_cap_ctrl                                                    |    <0.001 |
|           U_CDONE                                                         |    <0.001 |
|           U_NS0                                                           |    <0.001 |
|           U_NS1                                                           |    <0.001 |
|           u_cap_addrgen                                                   |    <0.001 |
|             U_CMPRESET                                                    |    <0.001 |
|             u_cap_sample_counter                                          |    <0.001 |
|               U_SCE                                                       |    <0.001 |
|               U_SCMPCE                                                    |    <0.001 |
|               U_SCRST                                                     |    <0.001 |
|               u_scnt_cmp                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|             u_cap_window_counter                                          |    <0.001 |
|               U_WCE                                                       |    <0.001 |
|               U_WHCMPCE                                                   |    <0.001 |
|               U_WLCMPCE                                                   |    <0.001 |
|               u_wcnt_hcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               u_wcnt_lcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|         u_ila_regs                                                        |     0.006 |
|           MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|           U_XSDB_SLAVE                                                    |     0.001 |
|           reg_15                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_16                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_17                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_18                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_19                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_1a                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_6                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_7                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_8                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_80                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_81                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_82                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_83                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_84                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_85                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_887                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_88d                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_890                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_9                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_srl_fff                                                     |    <0.001 |
|           reg_stream_ffd                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_stream_ffe                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|         u_ila_reset_ctrl                                                  |    <0.001 |
|           arm_detection_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|           halt_detection_inst                                             |    <0.001 |
|         u_trig                                                            |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|               DUT                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                   u_srlA                                                  |    <0.001 |
|                   u_srlB                                                  |    <0.001 |
|                   u_srlC                                                  |    <0.001 |
|                   u_srlD                                                  |    <0.001 |
|           U_TM                                                            |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                       |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|         xsdb_memory_read_inst                                             |    <0.001 |
|   lane_loop[1].Map3                                                       |     0.020 |
|     MapILA                                                                |     0.006 |
|       U0                                                                  |     0.006 |
|         ila_core_inst                                                     |     0.006 |
|           ila_trace_memory_inst                                           |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|               inst_blk_mem_gen                                            |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                   valid.cstr                                              |    <0.001 |
|                     ramloop[0].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|           u_ila_cap_ctrl                                                  |    <0.001 |
|             U_CDONE                                                       |    <0.001 |
|             U_NS0                                                         |    <0.001 |
|             U_NS1                                                         |    <0.001 |
|             u_cap_addrgen                                                 |    <0.001 |
|               U_CMPRESET                                                  |    <0.001 |
|               u_cap_sample_counter                                        |    <0.001 |
|                 U_SCE                                                     |    <0.001 |
|                 U_SCMPCE                                                  |    <0.001 |
|                 U_SCRST                                                   |    <0.001 |
|                 u_scnt_cmp                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|               u_cap_window_counter                                        |    <0.001 |
|                 U_WCE                                                     |    <0.001 |
|                 U_WHCMPCE                                                 |    <0.001 |
|                 U_WLCMPCE                                                 |    <0.001 |
|                 u_wcnt_hcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                 u_wcnt_lcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|           u_ila_regs                                                      |     0.005 |
|             MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|             U_XSDB_SLAVE                                                  |     0.001 |
|             reg_15                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_16                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_17                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_18                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_19                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_1a                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_6                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_7                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_8                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_80                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_81                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_82                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_83                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_84                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_85                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_887                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_890                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_9                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_srl_fff                                                   |    <0.001 |
|             reg_stream_ffd                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_stream_ffe                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           u_ila_reset_ctrl                                                |    <0.001 |
|             arm_detection_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|             halt_detection_inst                                           |    <0.001 |
|           u_trig                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             U_TM                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                           |    <0.001 |
|     descrambler_cmp                                                       |    <0.001 |
|     gearbox32to66_cmp                                                     |    <0.001 |
|     xapp1017_serdes.serdes_cmp                                            |     0.012 |
|       loop3[0].dc_inst                                                    |    <0.001 |
|   lane_loop[1].MapILA                                                     |     0.016 |
|     U0                                                                    |     0.016 |
|       ila_core_inst                                                       |     0.016 |
|         ila_trace_memory_inst                                             |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.004 |
|             inst_blk_mem_gen                                              |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                        |     0.004 |
|                 valid.cstr                                                |     0.004 |
|                   ramloop[0].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[1].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[2].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[3].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[4].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[5].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|         u_ila_cap_ctrl                                                    |    <0.001 |
|           U_CDONE                                                         |    <0.001 |
|           U_NS0                                                           |    <0.001 |
|           U_NS1                                                           |    <0.001 |
|           u_cap_addrgen                                                   |    <0.001 |
|             U_CMPRESET                                                    |    <0.001 |
|             u_cap_sample_counter                                          |    <0.001 |
|               U_SCE                                                       |    <0.001 |
|               U_SCMPCE                                                    |    <0.001 |
|               U_SCRST                                                     |    <0.001 |
|               u_scnt_cmp                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|             u_cap_window_counter                                          |    <0.001 |
|               U_WCE                                                       |    <0.001 |
|               U_WHCMPCE                                                   |    <0.001 |
|               U_WLCMPCE                                                   |    <0.001 |
|               u_wcnt_hcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               u_wcnt_lcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|         u_ila_regs                                                        |     0.005 |
|           MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|           U_XSDB_SLAVE                                                    |     0.001 |
|           reg_15                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_16                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_17                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_18                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_19                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_1a                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_6                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_7                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_8                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_80                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_81                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_82                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_83                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_84                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_85                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_887                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_88d                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_890                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_9                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_srl_fff                                                     |    <0.001 |
|           reg_stream_ffd                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_stream_ffe                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|         u_ila_reset_ctrl                                                  |    <0.001 |
|           arm_detection_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|           halt_detection_inst                                             |    <0.001 |
|         u_trig                                                            |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|               DUT                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                   u_srlA                                                  |    <0.001 |
|                   u_srlB                                                  |    <0.001 |
|                   u_srlC                                                  |    <0.001 |
|                   u_srlD                                                  |    <0.001 |
|           U_TM                                                            |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                       |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|         xsdb_memory_read_inst                                             |    <0.001 |
|   lane_loop[2].Map3                                                       |     0.020 |
|     MapILA                                                                |     0.006 |
|       U0                                                                  |     0.006 |
|         ila_core_inst                                                     |     0.006 |
|           ila_trace_memory_inst                                           |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|               inst_blk_mem_gen                                            |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                   valid.cstr                                              |    <0.001 |
|                     ramloop[0].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|           u_ila_cap_ctrl                                                  |    <0.001 |
|             U_CDONE                                                       |    <0.001 |
|             U_NS0                                                         |    <0.001 |
|             U_NS1                                                         |    <0.001 |
|             u_cap_addrgen                                                 |    <0.001 |
|               U_CMPRESET                                                  |    <0.001 |
|               u_cap_sample_counter                                        |    <0.001 |
|                 U_SCE                                                     |    <0.001 |
|                 U_SCMPCE                                                  |    <0.001 |
|                 U_SCRST                                                   |    <0.001 |
|                 u_scnt_cmp                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|               u_cap_window_counter                                        |    <0.001 |
|                 U_WCE                                                     |    <0.001 |
|                 U_WHCMPCE                                                 |    <0.001 |
|                 U_WLCMPCE                                                 |    <0.001 |
|                 u_wcnt_hcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                 u_wcnt_lcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|           u_ila_regs                                                      |     0.004 |
|             MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|             U_XSDB_SLAVE                                                  |     0.001 |
|             reg_15                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_16                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_17                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_18                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_19                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_1a                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_6                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_7                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_8                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_80                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_81                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_82                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_83                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_84                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_85                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_887                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_890                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_9                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_srl_fff                                                   |    <0.001 |
|             reg_stream_ffd                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_stream_ffe                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           u_ila_reset_ctrl                                                |    <0.001 |
|             arm_detection_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|             halt_detection_inst                                           |    <0.001 |
|           u_trig                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             U_TM                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                           |    <0.001 |
|     descrambler_cmp                                                       |    <0.001 |
|     gearbox32to66_cmp                                                     |    <0.001 |
|     xapp1017_serdes.serdes_cmp                                            |     0.012 |
|       loop3[0].dc_inst                                                    |    <0.001 |
|   lane_loop[2].MapILA                                                     |     0.016 |
|     U0                                                                    |     0.016 |
|       ila_core_inst                                                       |     0.016 |
|         ila_trace_memory_inst                                             |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.004 |
|             inst_blk_mem_gen                                              |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                        |     0.004 |
|                 valid.cstr                                                |     0.004 |
|                   ramloop[0].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[1].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[2].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[3].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[4].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[5].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|         u_ila_cap_ctrl                                                    |    <0.001 |
|           U_CDONE                                                         |    <0.001 |
|           U_NS0                                                           |    <0.001 |
|           U_NS1                                                           |    <0.001 |
|           u_cap_addrgen                                                   |    <0.001 |
|             U_CMPRESET                                                    |    <0.001 |
|             u_cap_sample_counter                                          |    <0.001 |
|               U_SCE                                                       |    <0.001 |
|               U_SCMPCE                                                    |    <0.001 |
|               U_SCRST                                                     |    <0.001 |
|               u_scnt_cmp                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|             u_cap_window_counter                                          |    <0.001 |
|               U_WCE                                                       |    <0.001 |
|               U_WHCMPCE                                                   |    <0.001 |
|               U_WLCMPCE                                                   |    <0.001 |
|               u_wcnt_hcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               u_wcnt_lcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|         u_ila_regs                                                        |     0.006 |
|           MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|           U_XSDB_SLAVE                                                    |     0.001 |
|           reg_15                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_16                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_17                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_18                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_19                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_1a                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_6                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_7                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_8                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_80                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_81                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_82                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_83                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_84                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_85                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_887                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_88d                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_890                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_9                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_srl_fff                                                     |    <0.001 |
|           reg_stream_ffd                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_stream_ffe                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|         u_ila_reset_ctrl                                                  |    <0.001 |
|           arm_detection_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|           halt_detection_inst                                             |    <0.001 |
|         u_trig                                                            |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|               DUT                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                   u_srlA                                                  |    <0.001 |
|                   u_srlB                                                  |    <0.001 |
|                   u_srlC                                                  |    <0.001 |
|                   u_srlD                                                  |    <0.001 |
|           U_TM                                                            |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                       |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|         xsdb_memory_read_inst                                             |    <0.001 |
|   lane_loop[3].Map3                                                       |     0.020 |
|     MapILA                                                                |     0.006 |
|       U0                                                                  |     0.006 |
|         ila_core_inst                                                     |     0.006 |
|           ila_trace_memory_inst                                           |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|               inst_blk_mem_gen                                            |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                   valid.cstr                                              |    <0.001 |
|                     ramloop[0].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|           u_ila_cap_ctrl                                                  |    <0.001 |
|             U_CDONE                                                       |    <0.001 |
|             U_NS0                                                         |    <0.001 |
|             U_NS1                                                         |    <0.001 |
|             u_cap_addrgen                                                 |    <0.001 |
|               U_CMPRESET                                                  |    <0.001 |
|               u_cap_sample_counter                                        |    <0.001 |
|                 U_SCE                                                     |    <0.001 |
|                 U_SCMPCE                                                  |    <0.001 |
|                 U_SCRST                                                   |    <0.001 |
|                 u_scnt_cmp                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|               u_cap_window_counter                                        |    <0.001 |
|                 U_WCE                                                     |    <0.001 |
|                 U_WHCMPCE                                                 |    <0.001 |
|                 U_WLCMPCE                                                 |    <0.001 |
|                 u_wcnt_hcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                 u_wcnt_lcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|           u_ila_regs                                                      |     0.005 |
|             MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|             U_XSDB_SLAVE                                                  |     0.001 |
|             reg_15                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_16                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_17                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_18                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_19                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_1a                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_6                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_7                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_8                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_80                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_81                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_82                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_83                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_84                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_85                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_887                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_890                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_9                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_srl_fff                                                   |    <0.001 |
|             reg_stream_ffd                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_stream_ffe                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           u_ila_reset_ctrl                                                |    <0.001 |
|             arm_detection_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|             halt_detection_inst                                           |    <0.001 |
|           u_trig                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             U_TM                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                           |    <0.001 |
|     descrambler_cmp                                                       |    <0.001 |
|     gearbox32to66_cmp                                                     |    <0.001 |
|     xapp1017_serdes.serdes_cmp                                            |     0.012 |
|       loop3[0].dc_inst                                                    |    <0.001 |
|   lane_loop[3].MapILA                                                     |     0.016 |
|     U0                                                                    |     0.016 |
|       ila_core_inst                                                       |     0.016 |
|         ila_trace_memory_inst                                             |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.004 |
|             inst_blk_mem_gen                                              |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                        |     0.004 |
|                 valid.cstr                                                |     0.004 |
|                   ramloop[0].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[1].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[2].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[3].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[4].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|                   ramloop[5].ram.r                                        |    <0.001 |
|                     prim_noinit.ram                                       |    <0.001 |
|         u_ila_cap_ctrl                                                    |    <0.001 |
|           U_CDONE                                                         |    <0.001 |
|           U_NS0                                                           |    <0.001 |
|           U_NS1                                                           |    <0.001 |
|           u_cap_addrgen                                                   |    <0.001 |
|             U_CMPRESET                                                    |    <0.001 |
|             u_cap_sample_counter                                          |    <0.001 |
|               U_SCE                                                       |    <0.001 |
|               U_SCMPCE                                                    |    <0.001 |
|               U_SCRST                                                     |    <0.001 |
|               u_scnt_cmp                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|             u_cap_window_counter                                          |    <0.001 |
|               U_WCE                                                       |    <0.001 |
|               U_WHCMPCE                                                   |    <0.001 |
|               U_WLCMPCE                                                   |    <0.001 |
|               u_wcnt_hcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               u_wcnt_lcmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|         u_ila_regs                                                        |     0.006 |
|           MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|           U_XSDB_SLAVE                                                    |     0.001 |
|           reg_15                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_16                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_17                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_18                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_19                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_1a                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_6                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_7                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_8                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_80                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_81                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_82                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_83                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_84                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_85                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_887                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_88d                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_890                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_9                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|           reg_srl_fff                                                     |    <0.001 |
|           reg_stream_ffd                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|           reg_stream_ffe                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|         u_ila_reset_ctrl                                                  |    <0.001 |
|           arm_detection_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|           halt_detection_inst                                             |    <0.001 |
|         u_trig                                                            |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|               DUT                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                   u_srlA                                                  |    <0.001 |
|                   u_srlB                                                  |    <0.001 |
|                   u_srlC                                                  |    <0.001 |
|                   u_srlD                                                  |    <0.001 |
|           U_TM                                                            |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                       |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|         xsdb_memory_read_inst                                             |    <0.001 |
+---------------------------------------------------------------------------+-----------+


