** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=3e-6 W=97e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=49e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=3e-6 W=4e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=179e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=179e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=3e-6 W=572e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=3e-6 W=572e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=577e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=577e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=3e-6 W=46e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=179e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=599e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=599e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=179e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=3e-6 W=533e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 49 dB
** Power consumption: 14.5221 mW
** Area: 10995 (mu_m)^2
** Transit frequency: 83.0121 MHz
** Transit frequency with error factor: 83.0124 MHz
** Slew rate: 131.42 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 92 dB
** VoutMax: 3 V
** VoutMin: 0.990001 V
** VcmMax: 3.53001 V
** VcmMin: 0.0200001 V


** Expected Currents: 
** NormalTransistorPmos: -115.922 muA
** DiodeTransistorPmos: -704.653 muA
** NormalTransistorPmos: -704.653 muA
** NormalTransistorPmos: -704.654 muA
** DiodeTransistorPmos: -704.653 muA
** NormalTransistorNmos: 1384.22 muA
** NormalTransistorNmos: 1384.22 muA
** NormalTransistorNmos: 1384.22 muA
** NormalTransistorNmos: 1384.22 muA
** NormalTransistorPmos: -1359.11 muA
** NormalTransistorPmos: -679.558 muA
** NormalTransistorPmos: -679.558 muA
** DiodeTransistorNmos: 115.923 muA
** DiodeTransistorNmos: 115.924 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 3.78501  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.30601  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.696001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.93401  V
** innerTransistorStack1Load1: 3.96501  V
** innerTransistorStack1Load2: 0.607001  V
** innerTransistorStack2Load1: 3.96901  V
** innerTransistorStack2Load2: 0.607001  V
** sourceTransconductance: 3.31501  V


.END