;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	MOV 12, @40
	SUB 0, 0
	SUB #12, @6
	SUB #12, @6
	SUB #200, -0
	JMN 12, <10
	SLT 12, @10
	ADD -1, <-20
	SUB @121, 102
	SUB 12, @10
	SUB @121, 102
	JMN 12, <10
	ADD -1, <-20
	ADD -1, <-20
	JMN 12, <10
	ADD -1, <-20
	SUB #72, @208
	SUB @121, 102
	CMP @121, 101
	SUB #12, @201
	SLT 12, @10
	SLT 12, @10
	SUB 1, <-6
	SPL -401, <520
	SUB 0, @10
	SUB #72, @208
	ADD 0, @10
	ADD @121, 103
	ADD #70, 0
	MOV 121, 0
	SUB #12, @201
	SUB @-631, 509
	SUB #12, @201
	MOV 12, @10
	SLT 121, 14
	CMP -207, <-130
	SLT 121, 14
	ADD 210, 60
	ADD #12, @6
	CMP -207, <-130
	CMP -207, <-130
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-130
	MOV -7, <-20
