
---------- Begin Simulation Statistics ----------
final_tick                                 5849717200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61062                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416836                       # Number of bytes of host memory used
host_op_rate                                   116870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.09                       # Real time elapsed on the host
host_tick_rate                               83456415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4280026                       # Number of instructions simulated
sim_ops                                       8191762                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005850                       # Number of seconds simulated
sim_ticks                                  5849717200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1330442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1361895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             952213                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1330442                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           378229                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1434781                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33128                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18969                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6843876                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6245176                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34350                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     784452                       # Number of branches committed
system.cpu.commit.bw_lim_events               1264013                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             916                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9049896                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4280026                       # Number of instructions committed
system.cpu.commit.committedOps                8191762                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12005215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.682350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.361241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9229747     76.88%     76.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       500512      4.17%     81.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       397631      3.31%     84.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       613312      5.11%     89.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1264013     10.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12005215                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     822640                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30540                       # Number of function calls committed.
system.cpu.commit.int_insts                   8008534                       # Number of committed integer instructions.
system.cpu.commit.loads                       1218900                       # Number of loads committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        43047      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5909105     72.13%     72.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1726      0.02%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            60008      0.73%     73.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7629      0.09%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1408      0.02%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           12888      0.16%     73.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           65405      0.80%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28700      0.35%     74.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25930      0.32%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1358      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          650      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         3920      0.05%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875138     10.68%     85.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         490305      5.99%     91.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       343762      4.20%     96.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       320783      3.92%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8191762                       # Class of committed instruction
system.cpu.commit.refs                        2029988                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4280026                       # Number of Instructions Simulated
system.cpu.committedOps                       8191762                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.416870                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.416870                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        28023                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34675                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        70187                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4433                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               6393820                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               26013874                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1108158                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6303407                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 186323                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                401307                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     5105601                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2992                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5422884                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           778                       # TLB misses on write requests
system.cpu.fetch.Branches                     1434781                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1556030                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12391222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8067                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12423334                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           151                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  372646                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098109                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1815232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             985341                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.849500                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14393015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.944911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6722489     46.71%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   201794      1.40%     48.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   802473      5.58%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   478636      3.33%     57.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6187623     42.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14393015                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   3704764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3077590                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    708851200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    708851200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    708851200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    708851200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    708850800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    708850800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13398000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1119600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1119600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1119600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1119600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     14993600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     14781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     14720400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     14937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1140528000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1065764000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1155474800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1050760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     8756340800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          231279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                41678                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1239404                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.570952                       # Inst execution rate
system.cpu.iew.exec_refs                     10524580                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5422871                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2702708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5512940                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               623                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5627483                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24179961                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               5101709                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            579500                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22974064                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3563                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                218378                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 186323                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                206262                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           661                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            62372                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          247                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      4294038                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4816394                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        30982                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10696                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14901243                       # num instructions consuming a value
system.cpu.iew.wb_count                      20767184                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.704789                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10502234                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.420047                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22483632                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34909538                       # number of integer regfile reads
system.cpu.int_regfile_writes                11273967                       # number of integer regfile writes
system.cpu.ipc                               0.292665                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.292665                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1662712      7.06%      7.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10632767     45.14%     52.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1789      0.01%     52.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 65200      0.28%     52.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                9668      0.04%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1528      0.01%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                13709      0.06%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                69889      0.30%     52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30882      0.13%     53.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               26669      0.11%     53.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2695      0.01%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             650      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            4089      0.02%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1806789      7.67%     60.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2107865      8.95%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3683983     15.64%     85.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3432683     14.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23553567                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7286908                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14650484                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6413891                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13932542                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14603947                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47039921                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14353293                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26235720                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24178437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23553567                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1524                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15988188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            190259                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            608                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5561246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14393015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.636458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.834896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7545659     52.43%     52.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              505150      3.51%     55.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              632914      4.40%     60.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1054579      7.33%     67.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4654713     32.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14393015                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.610578                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1556054                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           310                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15996                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19378                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5512940                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5627483                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13024736                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    792                       # number of misc regfile writes
system.cpu.numCycles                         14624294                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     71                       # Number of system calls
system.cpu.rename.BlockCycles                 3054998                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9805231                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               68                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46634                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1336213                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12314                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5219                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              63537985                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24969883                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23118349                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   6352308                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3360067                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 186323                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3441928                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13313095                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4013554                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         38096148                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21245                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1007                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1331751                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1064                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     26008420                       # The number of ROB reads
system.cpu.rob.rob_writes                    36872278                       # The number of ROB writes
system.cpu.timesIdled                            6491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       104012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         209304                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              781                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        22212                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          22213                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             2415                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        177741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38590                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48214                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20638                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70298                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       268677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       268677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      8289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      8289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90937                       # Request fanout histogram
system.membus.reqLayer2.occupancy           134018034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          196212366                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               83870                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         79847                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            111114                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              33863                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21422                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21422                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          83870                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        33265                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       281328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  314593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       714944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8663872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9378816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            120819                       # Total snoops (count)
system.l2bus.snoopTraffic                     2470080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             226108                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003556                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.059673                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   225306     99.65%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                      800      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        2      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               226108                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           112941197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            125870743                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13411998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1543750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1543750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1543750                       # number of overall hits
system.cpu.icache.overall_hits::total         1543750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12279                       # number of overall misses
system.cpu.icache.overall_misses::total         12279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310287199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310287199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310287199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310287199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1556029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1556029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1556029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1556029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007891                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25269.745012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25269.745012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25269.745012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25269.745012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          527                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    260943999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    260943999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    260943999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    260943999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007182                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007182                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007182                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007182                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23348.604062                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23348.604062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23348.604062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23348.604062                       # average overall mshr miss latency
system.cpu.icache.replacements                  10918                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1543750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1543750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310287199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310287199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1556029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1556029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25269.745012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25269.745012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    260943999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    260943999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23348.604062                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23348.604062                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.814328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1456539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10920                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            133.382692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.814328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3123234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3123234                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4887835                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4887835                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5659134                       # number of overall hits
system.cpu.dcache.overall_hits::total         5659134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        56055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          56055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       193486                       # number of overall misses
system.cpu.dcache.overall_misses::total        193486                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3176027199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3176027199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3176027199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3176027199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4943890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4943890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5852620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5852620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011338                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56659.124057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56659.124057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16414.764887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16414.764887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32953                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          420                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               809                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.733004                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1847                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        41257                       # number of writebacks
system.cpu.dcache.writebacks::total             41257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23378                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        23860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1984959999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1984959999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402869999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    489377818                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4892247817                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60744.866389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60744.866389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62667.169561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20510.386337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51979.938131                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4098209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4098209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1683101600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1683101600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4132794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4132794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48665.652740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48665.652740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    511112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    511112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45416.029856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45416.029856                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       789626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         789626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1492925599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1492925599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       811096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       811096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69535.426129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69535.426129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1473847999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1473847999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68797.460626                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68797.460626                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       771299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        771299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       137431                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       137431                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       908730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       908730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.151234                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.151234                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        37581                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        37581                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2417910000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2417910000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.041356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64338.628562                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64338.628562                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        23860                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        23860                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    489377818                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    489377818                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20510.386337                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 20510.386337                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.050859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5249126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.386435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.239794                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   267.811065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.261534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.451172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11799356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11799356                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            8608                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5373                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher        15126                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               29107                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           8608                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5373                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher        15126                       # number of overall hits
system.l2cache.overall_hits::total              29107                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2563                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         64883                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         8734                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             76180                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2563                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        64883                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         8734                       # number of overall misses
system.l2cache.overall_misses::total            76180                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    175178400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4270346400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    340782716                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4786307516                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    175178400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4270346400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    340782716                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4786307516                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        11171                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        70256                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        23860                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          105287                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        11171                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        70256                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        23860                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         105287                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.229433                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.923523                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.366052                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.723546                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.229433                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.923523                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.366052                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.723546                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68348.966055                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65816.105914                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 39017.943210                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 62828.925125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68348.966055                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65816.105914                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 39017.943210                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 62828.925125                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          38590                       # number of writebacks
system.l2cache.writebacks::total                38590                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         4930                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           4942                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         4930                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          4942                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2563                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        64871                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        71238                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2563                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        64871                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        19698                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        90936                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    154674400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3751032800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    234074446                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4139781646                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    154674400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3751032800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    234074446                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher   1082829488                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5222611134                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.229433                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.923352                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.159430                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.676608                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.229433                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.923352                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.159430                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.863696                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60348.966055                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57822.953246                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.766036                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58111.985822                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60348.966055                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57822.953246                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.766036                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54971.544725                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57431.722684                       # average overall mshr miss latency
system.l2cache.replacements                     86951                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        41257                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        41257                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        41257                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        41257                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          632                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          632                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        19698                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        19698                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher   1082829488                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total   1082829488                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54971.544725                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54971.544725                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        20400                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        20400                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        20400                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        20400                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          783                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              783                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        20639                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          20639                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1438796800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1438796800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        21422                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21422                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.963449                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.963449                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69712.524832                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69712.524832                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        20638                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        20638                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1273680000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1273680000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.963402                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.963402                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61715.282489                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61715.282489                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         8608                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4590                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher        15126                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        28324                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2563                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        44244                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         8734                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        55541                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    175178400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2831549600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    340782716                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3347510716                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        11171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48834                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        23860                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        83865                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.229433                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.906008                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.366052                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662267                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68348.966055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63998.499232                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 39017.943210                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 60270.983886                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         4930                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         4941                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2563                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        44233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        50600                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    154674400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2477352800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    234074446                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2866101646                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.229433                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.905783                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.159430                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.603351                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60348.966055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56006.890783                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.766036                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56642.325020                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4023.508690                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 201309                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                86951                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.315201                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.348705                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   122.976017                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2856.391830                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   213.696016                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   825.096122                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001306                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.030023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.697361                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.052172                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.201439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982302                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1202                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2894                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1154                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2760                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.293457                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.706543                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1765359                       # Number of tag accesses
system.l2cache.tags.data_accesses             1765359                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5849717200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          164032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         4151744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       243456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher      1260672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             5819904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       164032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         164032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2469760                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2469760                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2563                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            64871                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        19698                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                90936                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         38590                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               38590                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           28041014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          709734139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     41618422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    215509905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              994903480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      28041014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          28041014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       422201607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             422201607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       422201607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          28041014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         709734139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     41618422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    215509905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1417105087                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                83876392000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244259                       # Simulator instruction rate (inst/s)
host_mem_usage                                4424004                       # Number of bytes of host memory used
host_op_rate                                   485697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   820.60                       # Real time elapsed on the host
host_tick_rate                               95084957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200439040                       # Number of instructions simulated
sim_ops                                     398562466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078027                       # Number of seconds simulated
sim_ticks                                 78026674800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             32873712                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            316947                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          33122201                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           31203709                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        32873712                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1670003                       # Number of indirect misses.
system.cpu.branchPred.lookups                33129731                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2470                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19987                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 176734211                       # number of cc regfile reads
system.cpu.cc_regfile_writes                133302484                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            316983                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   32761957                       # Number of branches committed
system.cpu.commit.bw_lim_events              70532674                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1690395                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            196159014                       # Number of instructions committed
system.cpu.commit.committedOps              390370704                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    194408652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.007990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.622294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43847613     22.55%     22.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     52979989     27.25%     49.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25885109     13.31%     63.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1163267      0.60%     63.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     70532674     36.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    194408652                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                  184208470                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1447                       # Number of function calls committed.
system.cpu.commit.int_insts                 268437499                       # Number of committed integer instructions.
system.cpu.commit.loads                      63850885                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       279857      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        202257469     51.81%     51.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          621778      0.16%     52.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              280      0.00%     52.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       60285070     15.44%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              94      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1364      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             738      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         571624      0.15%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            47      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd     30300530      7.76%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       293720      0.08%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          150      0.00%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult     30022510      7.69%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2853122      0.73%     83.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         818734      0.21%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     60997763     15.63%     99.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1065774      0.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         390370704                       # Class of committed instruction
system.cpu.commit.refs                       65735393                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   196159014                       # Number of Instructions Simulated
system.cpu.committedOps                     390370704                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.994431                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.994431                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       725101                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      4615202                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6422863                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        213493                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              12065407                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              394308446                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 56579271                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 125453028                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 317440                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                429362                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    65801156                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          3855                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1888416                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           660                       # TLB misses on write requests
system.cpu.fetch.Branches                    33129731                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  55897794                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     138511903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                280429                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      198500558                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           236                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  634880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.169838                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           56014872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           31206179                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.017604                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          194844508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.026806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.771664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 68376093     35.09%     35.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 27296043     14.01%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   723730      0.37%     49.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 27626138     14.18%     63.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 70822504     36.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            194844508                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                 184621134                       # number of floating regfile reads
system.cpu.fp_regfile_writes                182393298                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  13502218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    124444000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    124443200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)   6087650400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)   6087650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)   6087649600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)   6087649600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   6119282400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   6119313600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   6119252400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   6119472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   6627822800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   6629021600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   6627502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   6628559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   156603026400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          222179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               319895                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32783286                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.002899                       # Inst execution rate
system.cpu.iew.exec_refs                     65806882                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1888416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  316884                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              64499902                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                115                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               791                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1911976                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           392061018                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              63918466                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1094355                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             390698836                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4029                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 50539                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 317440                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 57165                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            89957                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       649017                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27469                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            541                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24164                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         295731                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 352288329                       # num instructions consuming a value
system.cpu.iew.wb_count                     390653053                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.754679                       # average fanout of values written-back
system.cpu.iew.wb_producers                 265864560                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.002664                       # insts written-back per cycle
system.cpu.iew.wb_sent                      390665603                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                344256996                       # number of integer regfile reads
system.cpu.int_regfile_writes               173640627                       # number of integer regfile writes
system.cpu.ipc                               1.005600                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.005600                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            285625      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             202533283     51.69%     51.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               621910      0.16%     51.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   308      0.00%     51.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60876293     15.54%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 206      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  127      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1690      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  854      0.00%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              571752      0.15%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                112      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd        30300682      7.73%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          293750      0.07%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             150      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult       30024184      7.66%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2909015      0.74%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              823823      0.21%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        61483139     15.69%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1066288      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              391793191                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               185307411                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           370710584                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    184246038                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          186676028                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              206200155                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          607841134                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    206407015                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207075827                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  392060829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 391793191                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1690314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            120828                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            137                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2398969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     194844508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.010799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.297113                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14047021      7.21%      7.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            80340904     41.23%     48.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30307977     15.55%     64.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            29758091     15.27%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40390515     20.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       194844508                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.008509                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    55897833                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            77                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            512390                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           606949                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             64499902                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1911976                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               131395143                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                        195066687                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                 8907388                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             488945273                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  56039                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 57042829                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  29629                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                325230                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             841209875                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              393099304                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           492436609                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 125403465                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2671423                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 317440                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3171027                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3491335                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups         185623299                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        346516197                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2359                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 80                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1153341                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    515937077                       # The number of ROB reads
system.cpu.rob.rob_writes                   784558329                       # The number of ROB writes
system.cpu.timesIdled                            2676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       736243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         3114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1472486                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             3115                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        14866                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          14867                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             1197                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        492449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             227563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51289                       # Transaction distribution
system.membus.trans_dist::CleanEvict           194777                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18820                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227563                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       738832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       738832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 738832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     19051008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     19051008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19051008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            246383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  246383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              246383                       # Request fanout histogram
system.membus.reqLayer2.occupancy           280403390                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          544912610                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              673611                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        584944                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            398961                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              19316                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              62632                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             62632                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         673611                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        12057                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2196672                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2208729                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       257216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     81016256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 81273472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            266978                       # Total snoops (count)
system.l2bus.snoopTraffic                     3282496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1003221                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003171                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.056238                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1000041     99.68%     99.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                     3179      0.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1003221                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           878669199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           1138383365                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4824795                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     55893059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         55893059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     55893059                       # number of overall hits
system.cpu.icache.overall_hits::total        55893059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4735                       # number of overall misses
system.cpu.icache.overall_misses::total          4735                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    223658000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    223658000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    223658000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    223658000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     55897794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     55897794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     55897794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     55897794                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47235.058078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47235.058078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47235.058078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47235.058078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4019                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4019                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4019                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4019                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    184695200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184695200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    184695200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184695200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45955.511321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45955.511321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45955.511321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45955.511321                       # average overall mshr miss latency
system.cpu.icache.replacements                   4019                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     55893059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        55893059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4735                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    223658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    223658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     55897794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     55897794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47235.058078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47235.058078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4019                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4019                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    184695200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184695200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45955.511321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45955.511321                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            55817993                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4019                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13888.527743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         111799607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        111799607                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65408703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65408703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65408703                       # number of overall hits
system.cpu.dcache.overall_hits::total        65408703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2186461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2186461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2186461                       # number of overall misses
system.cpu.dcache.overall_misses::total       2186461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  71752078386                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71752078386                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  71752078386                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71752078386                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     67595164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     67595164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     67595164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     67595164                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032346                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032346                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032346                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32816.537037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32816.537037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32816.537037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32816.537037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          808                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2040                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.453431                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             17541                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       533655                       # number of writebacks
system.cpu.dcache.writebacks::total            533655                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1880540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1880540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1880540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1880540                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       305921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       305921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       305921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       426303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       732224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7039964787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7039964787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7039964787                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  14223411245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21263376032                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23012.361973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23012.361973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23012.361973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 33364.558178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29039.441526                       # average overall mshr miss latency
system.cpu.dcache.replacements                 732224                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     63601005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        63601005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2109651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2109651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  69667004800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  69667004800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     65710656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     65710656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33022.999918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33022.999918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1866310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1866310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       243341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       243341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5175680400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5175680400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21269.249325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21269.249325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1807698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1807698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2085073586                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2085073586                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1884508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1884508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27145.861034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27145.861034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        62580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1864284387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1864284387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29790.418456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29790.418456                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       426303                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       426303                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  14223411245                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  14223411245                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 33364.558178                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 33364.558178                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66109605                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            732224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.286040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.902108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   552.097892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.539158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          660                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.644531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         135922552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        135922552                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1627                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          241676                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher       256761                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              500064                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1627                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         241676                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher       256761                       # number of overall hits
system.l2cache.overall_hits::total             500064                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2392                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         64245                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher       169542                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            236179                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2392                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        64245                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher       169542                       # number of overall misses
system.l2cache.overall_misses::total           236179                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    166153600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4581268000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher  11712213767                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  16459635367                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    166153600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4581268000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher  11712213767                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  16459635367                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4019                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       305921                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher       426303                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          736243                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4019                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       305921                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher       426303                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         736243                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.595173                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.210005                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.397703                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.320789                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.595173                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.210005                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.397703                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.320789                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69462.207358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71309.331465                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69081.488758                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69691.358533                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69462.207358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71309.331465                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69081.488758                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69691.358533                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   56                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          51289                       # number of writebacks
system.l2cache.writebacks::total                51289                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         1183                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           1195                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         1183                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          1195                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2392                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        64233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       168359                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       234984                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2392                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        64233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       168359                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        11399                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       246383                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    147017600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4066758400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher  10315035054                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  14528811054                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    147017600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4066758400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  10315035054                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    722502666                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  15251313720                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.595173                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.209966                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.394928                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.319166                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.595173                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.209966                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.394928                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.334649                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61462.207358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63312.602556                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61268.094097                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61828.937519                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61462.207358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63312.602556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61268.094097                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 63382.986753                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61900.836178                       # average overall mshr miss latency
system.l2cache.replacements                    247662                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       533655                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       533655                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       533655                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       533655                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1483                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1483                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        11399                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        11399                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    722502666                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    722502666                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 63382.986753                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 63382.986753                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        43750                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher           52                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            43802                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        18830                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          18830                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1402641200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1402641200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        62580                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        62632                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.300895                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.300645                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74489.707913                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74489.707913                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data           10                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total           10                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        18820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        18820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1251515200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1251515200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.300735                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.300485                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66499.213603                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66499.213603                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1627                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       197926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       256709                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       456262                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2392                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        45415                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher       169542                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       217349                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    166153600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3178626800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  11712213767                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  15056994167                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4019                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       243341                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       426251                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       673611                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.595173                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.186631                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.397752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.322662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69462.207358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69990.681493                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69081.488758                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69275.654211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         1183                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         1185                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2392                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        45413                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       168359                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       216164                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    147017600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2815243200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  10315035054                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  13277295854                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.595173                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186623                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.394976                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.320903                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61462.207358                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61992.011098                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61268.094097                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61422.326817                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1495544                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               247662                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.038649                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     8.805953                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    26.753382                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1719.995072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1862.227590                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   478.218003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002150                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.006532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.419921                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.454645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.116752                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2991                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         1748                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.730225                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269775                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             12027342                       # Number of tag accesses
system.l2cache.tags.data_accesses            12027342                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  78026674800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          153088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         4110912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher     10775104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       729408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            15768512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       153088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         153088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3282496                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3282496                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2392                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            64233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher       168361                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        11397                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               246383                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         51289                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               51289                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1961996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           52685982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    138095133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      9348188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              202091298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1961996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1961996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        42068895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              42068895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        42068895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1961996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          52685982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    138095133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      9348188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             244160193                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                83968529200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              218098117                       # Simulator instruction rate (inst/s)
host_mem_usage                                4429124                       # Number of bytes of host memory used
host_op_rate                                433619273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                              100167001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200588174                       # Number of instructions simulated
sim_ops                                     398850367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000092                       # Number of seconds simulated
sim_ticks                                    92137200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1539                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38155                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8804                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           36773                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            27969                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1464                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1172                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    185768                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   101476                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1766                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      34229                       # Number of branches committed
system.cpu.commit.bw_lim_events                 58084                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39026                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               149134                       # Number of instructions committed
system.cpu.commit.committedOps                 287901                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       183513                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.568832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.824906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        98388     53.61%     53.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8946      4.87%     58.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7666      4.18%     62.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10429      5.68%     68.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58084     31.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       183513                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2634                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1152                       # Number of function calls committed.
system.cpu.commit.int_insts                    285761                       # Number of committed integer instructions.
system.cpu.commit.loads                         42504                       # Number of loads committed
system.cpu.commit.membars                         168                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1169      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           221578     76.96%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              189      0.07%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.05%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.08%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             120      0.04%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             185      0.06%     77.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             272      0.09%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            200      0.07%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           115      0.04%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           41678     14.48%     92.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          20653      7.17%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          826      0.29%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            287901                       # Class of committed instruction
system.cpu.commit.refs                          63701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      149134                       # Number of Instructions Simulated
system.cpu.committedOps                        287901                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.544537                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.544537                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          306                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          164                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          533                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            75                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 71615                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 339374                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    30791                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     87813                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1784                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2951                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       46143                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           281                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       22797                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            31                       # TLB misses on write requests
system.cpu.fetch.Branches                       41502                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     20919                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        158519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   472                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         180867                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1366                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180175                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              33051                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.785207                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             194954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.808893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    99008     50.79%     50.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3811      1.95%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6082      3.12%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7536      3.87%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    78517     40.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               194954                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3786                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2306                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16043600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16043600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16043600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16043200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16043600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16043600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6988800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6953600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6997600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      124981600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           35389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2085                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35872                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.354953                       # Inst execution rate
system.cpu.iew.exec_refs                        68986                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      22789                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   27352                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 48262                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                23913                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              326903                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 46197                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2215                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                312104                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    101                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   354                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1784                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   574                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4326                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5760                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2716                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1798                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            287                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    346305                       # num instructions consuming a value
system.cpu.iew.wb_count                        310508                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.661847                       # average fanout of values written-back
system.cpu.iew.wb_producers                    229201                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.348024                       # insts written-back per cycle
system.cpu.iew.wb_sent                         311270                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   444581                       # number of integer regfile reads
system.cpu.int_regfile_writes                  248653                       # number of integer regfile writes
system.cpu.ipc                               0.647443                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.647443                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1865      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                240651     76.56%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   225      0.07%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 210      0.07%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 292      0.09%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  144      0.05%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  346      0.11%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  353      0.11%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 222      0.07%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.07%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                45579     14.50%     92.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22450      7.14%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1139      0.36%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            621      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 314316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3558                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7131                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3377                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5732                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 308893                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             817316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       307131                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            360204                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     326166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    314316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 737                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           39012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            355                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        52004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        194954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.693548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               90332     46.34%     46.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13542      6.95%     53.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               19952     10.23%     63.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23642     12.13%     75.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47486     24.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          194954                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.364556                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       21147                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           279                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               609                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              598                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                48262                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               23913                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  149505                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           230343                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   61219                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                328439                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1753                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    32422                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    845                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   457                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                852492                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 335102                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              380400                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     88428                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1784                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7704                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    51985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5483                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           483640                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3397                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6951                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            170                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       452356                       # The number of ROB reads
system.cpu.rob.rob_writes                      665374                       # The number of ROB writes
system.cpu.timesIdled                             338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3321                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               10                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          254                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            254                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               46                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1703                       # Transaction distribution
system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1419                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        93056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        93056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1446                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1446    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1446                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1283239                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3111761                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1617                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           393                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2889                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                388                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 43                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                43                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1618                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1507                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3474                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4981                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        98752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   130880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2010                       # Total snoops (count)
system.l2bus.snoopTraffic                         512                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3671                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002724                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.052128                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3661     99.73%     99.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      0.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3671                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1389999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1730152                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              602400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        92137200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        20315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        20315                       # number of overall hits
system.cpu.icache.overall_hits::total           20315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          604                       # number of overall misses
system.cpu.icache.overall_misses::total           604                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34443200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34443200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34443200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34443200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        20919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        20919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20919                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028873                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028873                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028873                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028873                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57025.165563                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57025.165563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57025.165563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57025.165563                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29121200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29121200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29121200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29121200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57895.029821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57895.029821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57895.029821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57895.029821                       # average overall mshr miss latency
system.cpu.icache.replacements                    502                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        20315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           604                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34443200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34443200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        20919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57025.165563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57025.165563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29121200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29121200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57895.029821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57895.029821                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              198289                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            261.594987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        61196                       # number of overall hits
system.cpu.dcache.overall_hits::total           61196                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1676                       # number of overall misses
system.cpu.dcache.overall_misses::total          1676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    103389200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    103389200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    103389200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    103389200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        62872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        62872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62872                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026657                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026657                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61688.066826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61688.066826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61688.066826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61688.066826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1977                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.781250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          251                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          385                       # number of writebacks
system.cpu.dcache.writebacks::total               385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          809                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1158                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54150800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54150800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54150800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      9232150                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63382950                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018418                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62457.670127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62457.670127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62457.670127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31725.601375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54734.844560                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1158                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        40036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           40036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    101218400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    101218400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        41669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        41669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61983.098592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61983.098592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63124.271845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63124.271845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2170800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2170800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50483.720930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50483.720930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2136400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2136400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49683.720930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49683.720930                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      9232150                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      9232150                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31725.601375                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 31725.601375                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              597802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            273.969753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   562.002307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   461.997693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.548830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.451170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          328                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.320312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            126902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           126902                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              95                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             123                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          166                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 384                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             95                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            123                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          166                       # number of overall hits
system.l2cache.overall_hits::total                384                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           408                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           744                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          125                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1277                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          408                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          744                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          125                       # number of overall misses
system.l2cache.overall_misses::total             1277                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27712800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     52032000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      7591915                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     87336715                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27712800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     52032000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      7591915                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     87336715                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          503                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          867                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          291                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1661                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          503                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          867                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          291                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1661                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.811133                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.858131                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.429553                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.768814                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.811133                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.858131                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.429553                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.768814                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67923.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69935.483871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 60735.320000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68392.102584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67923.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69935.483871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 60735.320000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68392.102584                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              8                       # number of writebacks
system.l2cache.writebacks::total                    8                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           57                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             57                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           57                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            57                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          744                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           68                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1220                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          744                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           68                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          227                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1447                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24456800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     46080000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4411139                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     74947939                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24456800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     46080000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4411139                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     13904197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     88852136                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.811133                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.858131                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.233677                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.734497                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.811133                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.858131                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.233677                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.871162                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59943.137255                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61935.483871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64869.691176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61432.736885                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59943.137255                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61935.483871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64869.691176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61251.969163                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61404.378715                       # average overall mshr miss latency
system.l2cache.replacements                      1622                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          385                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          385                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          385                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          385                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          227                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          227                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     13904197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     13904197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61251.969163                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61251.969163                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           27                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             27                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1950000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1950000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           43                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.627907                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.627907                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 72222.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72222.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           27                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           27                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1734000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1734000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.627907                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.627907                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64222.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64222.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          107                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          166                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          368                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          408                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          717                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27712800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     50082000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      7591915                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     85386715                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          824                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          291                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1618                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.811133                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.870146                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.429553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.772559                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67923.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69849.372385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 60735.320000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68309.372000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           57                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          408                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          717                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           68                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1193                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24456800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     44346000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4411139                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     73213939                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.811133                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.870146                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.233677                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.737330                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59943.137255                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61849.372385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64869.691176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61369.605197                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11133                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5718                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.947009                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   130.257630                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   429.100891                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1092.096619                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  2284.877581                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   159.667280                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.031801                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.104761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.266625                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.557831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2120                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1976                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          387                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1711                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1054                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          705                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.517578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28190                       # Number of tag accesses
system.l2cache.tags.data_accesses               28190                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     92137200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           47616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        14528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               92544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              512                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              744                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           68                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          227                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1446                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   8                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          282708830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          516794519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     47233908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    157677898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1004415155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     282708830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         282708830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5556930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5556930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5556930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         282708830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         516794519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     47233908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    157677898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1009972085                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
