<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseInstrInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &lt;array&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &quot;ARMGenInstrInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ARMBaseInstrInfo.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ARMBaseInstrInfo_8h__incl.svg" width="5762" height="708"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ARMBaseInstrInfo_8h__dep__incl.svg" width="8104" height="410"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="ARMBaseInstrInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab12de263eb2ee622714701bc1946fad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">GET_INSTRINFO_HEADER</a></td></tr>
<tr class="separator:ab12de263eb2ee622714701bc1946fad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aa85ac650785a53f42a7c2be9b789e21a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21a">llvm::VPTMaskValue</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a> = 8, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a> = 4, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">llvm::TE</a> = 12, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaf7efd22115fe5c86da2e69dfde645cc7">llvm::TTT</a> = 2, 
<br />
&#160;&#160;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa42359f61eca95979df15c4762fef2b9d">llvm::TTE</a> = 6, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa9a4ed8cfea567134a73288468d3e2e95">llvm::TEE</a> = 10, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa25882efc6e2fedd5d66647977ec755ea">llvm::TET</a> = 14, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aad323b30aff23f17e5fe9d5a727e3c3aa">llvm::TTTT</a> = 1, 
<br />
&#160;&#160;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab35247545402cbd3005daaf84627e9df">llvm::TTTE</a> = 3, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa293bec6d74547259ce38c29e62316447">llvm::TTEE</a> = 5, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa5b818af7be51c69c8b4fee1dbd1046fa">llvm::TTET</a> = 7, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa3a62fd809a65eefec254689982597f17">llvm::TEEE</a> = 9, 
<br />
&#160;&#160;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab166e67e7f9fa606b453818e2e79fc92">llvm::TEET</a> = 11, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaa5ddda958a96efaa216ed58209488481">llvm::TETT</a> = 13, 
<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa0f8c3929792a0d11864daebf29958602">llvm::TETE</a> = 15
<br />
 }</td></tr>
<tr class="separator:aa85ac650785a53f42a7c2be9b789e21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad1ad73bdbf4299e0a2a33854fe76c585"><td class="memItemLeft" align="right" valign="top">static std::array&lt; MachineOperand, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">llvm::predOps</a> (ARMCC::CondCodes Pred, <a class="el" href="classunsigned.html">unsigned</a> PredReg=0)</td></tr>
<tr class="memdesc:ad1ad73bdbf4299e0a2a33854fe76c585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the operands corresponding to the given <code>Pred</code> value.  <a href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">More...</a><br /></td></tr>
<tr class="separator:ad1ad73bdbf4299e0a2a33854fe76c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c3e98260a6eb6daa3ba1da72a45e05"><td class="memItemLeft" align="right" valign="top">static MachineOperand&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">llvm::condCodeOp</a> (<a class="el" href="classunsigned.html">unsigned</a> CCReg=0)</td></tr>
<tr class="memdesc:ad2c3e98260a6eb6daa3ba1da72a45e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the operand corresponding to the conditional code result.  <a href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">More...</a><br /></td></tr>
<tr class="separator:ad2c3e98260a6eb6daa3ba1da72a45e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac185ac23ce865ff964fd0999a1bc346d"><td class="memItemLeft" align="right" valign="top">static MachineOperand&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">llvm::t1CondCodeOp</a> (<a class="el" href="classbool.html">bool</a> isDead=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:ac185ac23ce865ff964fd0999a1bc346d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the operand corresponding to the conditional code result for Thumb1.  <a href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">More...</a><br /></td></tr>
<tr class="separator:ac185ac23ce865ff964fd0999a1bc346d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf5784629864b659e702b4861bc3b1e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a> (int Opc)</td></tr>
<tr class="separator:abbf5784629864b659e702b4861bc3b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fb714dc42507917fed431c24b79020"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">llvm::isVPTOpcode</a> (int Opc)</td></tr>
<tr class="separator:a32fb714dc42507917fed431c24b79020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad109cb93def9508543bd15a7d4e18d30"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ad109cb93def9508543bd15a7d4e18d30">llvm::VCMPOpcodeToVPT</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:ad109cb93def9508543bd15a7d4e18d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66305962c0042c0ef4d8f881a282d72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa66305962c0042c0ef4d8f881a282d72">llvm::VCTPOpcodeToLSTP</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> IsDoLoop)</td></tr>
<tr class="separator:aa66305962c0042c0ef4d8f881a282d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f66af023fa40f98af11e396b74792eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4f66af023fa40f98af11e396b74792eb">llvm::isVCTP</a> (MachineInstr *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a4f66af023fa40f98af11e396b74792eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2016a1d41e8858131d47fdf41414a1d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab2016a1d41e8858131d47fdf41414a1d">llvm::isLoopStart</a> (MachineInstr &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ab2016a1d41e8858131d47fdf41414a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6336a1dd23986cd15023ea0aae5269"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a> (int Opc)</td></tr>
<tr class="separator:a0e6336a1dd23986cd15023ea0aae5269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b37f55b5ab197bb725692f21204c9bc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">llvm::isJumpTableBranchOpcode</a> (int Opc)</td></tr>
<tr class="separator:a6b37f55b5ab197bb725692f21204c9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ebb5d5fa4431b1a1835d0a5f4e2796"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a> (int Opc)</td></tr>
<tr class="separator:a25ebb5d5fa4431b1a1835d0a5f4e2796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c8853f87c6f19f9e75130f6b05d763"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">llvm::isPopOpcode</a> (int Opc)</td></tr>
<tr class="separator:a84c8853f87c6f19f9e75130f6b05d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139d94c9f05d52dab00ed111ce058523"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">llvm::isPushOpcode</a> (int Opc)</td></tr>
<tr class="separator:a139d94c9f05d52dab00ed111ce058523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c284935cf56d611bbd9c16a2bffbb9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">llvm::isValidCoprocessorNumber</a> (<a class="el" href="classunsigned.html">unsigned</a> Num, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> FeatureBitset &amp;featureBits)</td></tr>
<tr class="memdesc:a93c284935cf56d611bbd9c16a2bffbb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">isValidCoprocessorNumber - decide whether an explicit coprocessor number is legal in generic instructions like CDP.  <a href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">More...</a><br /></td></tr>
<tr class="separator:a93c284935cf56d611bbd9c16a2bffbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c843da9e4176e8fc4cd669e8b496dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">llvm::getInstrPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;PredReg)</td></tr>
<tr class="memdesc:a50c843da9e4176e8fc4cd669e8b496dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">getInstrPredicate - If instruction is predicated, returns its predicate condition, otherwise returns AL.  <a href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">More...</a><br /></td></tr>
<tr class="separator:a50c843da9e4176e8fc4cd669e8b496dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f9bea613d044657b6538b7c8105bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab3f9bea613d044657b6538b7c8105bb1">llvm::getMatchingCondBranchOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ab3f9bea613d044657b6538b7c8105bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38d3efc162ab4c4fc14f9220c142b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">llvm::convertAddSubFlagsOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> OldOpc)</td></tr>
<tr class="memdesc:af38d3efc162ab4c4fc14f9220c142b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map pseudo instructions that imply an 'S' bit onto real opcodes.  <a href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">More...</a><br /></td></tr>
<tr class="separator:af38d3efc162ab4c4fc14f9220c142b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a773fc6638b01ad5de06ed564abcde4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">llvm::emitARMRegPlusImmediate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int NumBytes, <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <a class="el" href="classunsigned.html">unsigned</a> PredReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classunsigned.html">unsigned</a> MIFlags=0)</td></tr>
<tr class="memdesc:a7a773fc6638b01ad5de06ed564abcde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of instructions to materializea destreg = basereg + immediate in <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> / Thumb2 code.  <a href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">More...</a><br /></td></tr>
<tr class="separator:a7a773fc6638b01ad5de06ed564abcde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11b48c88bcdaeec5e09e88357665247"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">llvm::emitT2RegPlusImmediate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int NumBytes, <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <a class="el" href="classunsigned.html">unsigned</a> PredReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classunsigned.html">unsigned</a> MIFlags=0)</td></tr>
<tr class="separator:ab11b48c88bcdaeec5e09e88357665247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f579047ef7bc054db950296ab1850dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">llvm::emitThumbRegPlusImmediate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int NumBytes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> MIFlags=0)</td></tr>
<tr class="memdesc:a2f579047ef7bc054db950296ab1850dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">emitThumbRegPlusImmediate - Emits a series of instructions to materialize a destreg = basereg + immediate in Thumb code.  <a href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">More...</a><br /></td></tr>
<tr class="separator:a2f579047ef7bc054db950296ab1850dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66436eae766ca32356bb075ec31ac449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">llvm::tryFoldSPUpdateIntoPushPop</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> NumBytes)</td></tr>
<tr class="memdesc:a66436eae766ca32356bb075ec31ac449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to add registers to the reglist of a given base-updating push/pop instruction to adjust the stack by an additional NumBytes.  <a href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">More...</a><br /></td></tr>
<tr class="separator:a66436eae766ca32356bb075ec31ac449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74e4894fee993892fcd8ce9b66cc6bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> FrameRegIdx, <a class="el" href="classunsigned.html">unsigned</a> FrameReg, int &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:aa74e4894fee993892fcd8ce9b66cc6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">rewriteARMFrameIndex / rewriteT2FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.  <a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">More...</a><br /></td></tr>
<tr class="separator:aa74e4894fee993892fcd8ce9b66cc6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8df4f8a083c55c90986859a35b43e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">llvm::rewriteT2FrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> FrameRegIdx, <a class="el" href="classunsigned.html">unsigned</a> FrameReg, int &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:abe8df4f8a083c55c90986859a35b43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2a565237b7880c7a6834517a5287b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">llvm::registerDefinedBetween</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a3e2a565237b7880c7a6834517a5287b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Reg is defd between From and To.  <a href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">More...</a><br /></td></tr>
<tr class="separator:a3e2a565237b7880c7a6834517a5287b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079add9cf3b7069c79b91a3d8c7c28a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">llvm::findCMPToFoldIntoCBZ</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a079add9cf3b7069c79b91a3d8c7c28a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search backwards from a tBcc to find a tCMPi8 against 0, meaning we can convert them to a tCBZ or tCBNZ.  <a href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">More...</a><br /></td></tr>
<tr class="separator:a079add9cf3b7069c79b91a3d8c7c28a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bc392573220746bf1ef1f95fa98b46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae7bc392573220746bf1ef1f95fa98b46">llvm::addUnpredicatedMveVpredNOp</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)</td></tr>
<tr class="separator:ae7bc392573220746bf1ef1f95fa98b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d46437057045954d6bcdd452f65a88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a70d46437057045954d6bcdd452f65a88">llvm::addUnpredicatedMveVpredROp</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> DestReg)</td></tr>
<tr class="separator:a70d46437057045954d6bcdd452f65a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa408e30d1bdfe5eccc8979992ffefd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1aa408e30d1bdfe5eccc8979992ffefd">llvm::addPredicatedMveVpredNOp</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> Cond)</td></tr>
<tr class="separator:a1aa408e30d1bdfe5eccc8979992ffefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9319edf6358dba177eeb1356563ae053"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a9319edf6358dba177eeb1356563ae053">llvm::addPredicatedMveVpredROp</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> Cond, <a class="el" href="classunsigned.html">unsigned</a> Inactive)</td></tr>
<tr class="separator:a9319edf6358dba177eeb1356563ae053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabff304f51525ece8028bf8e9b1c3614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">llvm::ConstantMaterializationCost</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget, <a class="el" href="classbool.html">bool</a> ForCodesize=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:aabff304f51525ece8028bf8e9b1c3614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of instructions required to materialize the given constant in a register, or 3 if a literal pool load is needed.  <a href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">More...</a><br /></td></tr>
<tr class="separator:aabff304f51525ece8028bf8e9b1c3614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122c7e75b4c26911d3e027c230357c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a122c7e75b4c26911d3e027c230357c8b">llvm::HasLowerConstantMaterializationCost</a> (<a class="el" href="classunsigned.html">unsigned</a> Val1, <a class="el" href="classunsigned.html">unsigned</a> Val2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget, <a class="el" href="classbool.html">bool</a> ForCodesize=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:a122c7e75b4c26911d3e027c230357c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if Val1 has a lower <a class="el" href="classllvm_1_1Constant.html" title="This is an important base class in LLVM. ">Constant</a> Materialization Cost than Val2.  <a href="namespacellvm.html#a122c7e75b4c26911d3e027c230357c8b">More...</a><br /></td></tr>
<tr class="separator:a122c7e75b4c26911d3e027c230357c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab12de263eb2ee622714701bc1946fad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12de263eb2ee622714701bc1946fad6">&#9670;&nbsp;</a></span>GET_INSTRINFO_HEADER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00027">27</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
