// Seed: 3728211357
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wand id_3,
    output tri id_4,
    input supply0 id_5,
    output wand id_6,
    input wor id_7,
    output wire id_8,
    output wire id_9,
    input supply1 id_10,
    output tri id_11
);
  wire module_0 = id_7;
  assign module_1.id_4 = 0;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_7 = 32'd59
) (
    input supply0 id_0,
    output wand id_1,
    input tri id_2,
    input wire _id_3,
    input wor id_4,
    output supply1 id_5
);
  assign id_5 = -1'b0;
  parameter id_7 = 1 - 1 & 1 & 1 + 1 & 1;
  logic [7:0] id_8;
  assign id_1 = id_8;
  assign id_8[id_7] = id_0;
  wire id_9;
  ;
  wire [id_3 : 1 'b0] id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_5,
      id_4,
      id_5
  );
  logic id_11;
  ;
endmodule
