# Auto-generated build file from pynq-metadata
set_param board.repoPaths ../XilinxBoardStore
set design_name "design_1"
set project_name "platform_project"
create_project ${project_name} ./platform_project/ -part xczu3eg-sbva484-1-i
set_property board_part avnet.com:Ultra96v2:part0:1.2 [current_project] 
set_property platform.extensible true [current_project] 
create_bd_design "${design_name}"
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_INSTANCE {vitis_design_axi_intc_0_0} CONFIG.C_S_AXI_ADDR_WIDTH {9} CONFIG.C_S_AXI_DATA_WIDTH {32} CONFIG.C_NUM_INTR_INPUTS {1} CONFIG.C_NUM_SW_INTR {0} CONFIG.C_KIND_OF_INTR {0xFFFFFFFF} CONFIG.C_KIND_OF_EDGE {0xFFFFFFFF} CONFIG.C_KIND_OF_LVL {0xFFFFFFFF} CONFIG.C_ASYNC_INTR {0xFFFFFFFF} CONFIG.C_NUM_SYNC_FF {2} CONFIG.C_ADDR_WIDTH {32} CONFIG.C_IVAR_RESET_VALUE {0x0000000000000010} CONFIG.C_ENABLE_ASYNC {0} CONFIG.C_HAS_IPR {1} CONFIG.C_HAS_SIE {1} CONFIG.C_HAS_CIE {1} CONFIG.C_HAS_IVR {1} CONFIG.C_HAS_ILR {0} CONFIG.C_IRQ_IS_LEVEL {1} CONFIG.C_IRQ_ACTIVE {0x1} CONFIG.C_DISABLE_SYNCHRONIZERS {0} CONFIG.C_MB_CLK_NOT_CONNECTED {1} CONFIG.C_HAS_FAST {0} CONFIG.C_EN_CASCADE_MODE {0} CONFIG.C_CASCADE_MASTER {0} CONFIG.Component_Name {vitis_design_axi_intc_0_0} CONFIG.Sense_of_IRQ_Level_Type {Active_High} CONFIG.Sense_of_IRQ_Edge_Type {Rising} CONFIG.C_S_AXI_ACLK_FREQ_MHZ {75.0} CONFIG.C_PROCESSOR_CLK_FREQ_MHZ {100.0} CONFIG.C_IRQ_CONNECTION {1} CONFIG.EDK_IPTYPE {PERIPHERAL} CONFIG.EDK_SPECIAL {INTR_CTRL} CONFIG.C_BASEADDR {0x80020000} CONFIG.C_HIGHADDR {0x80020FFF} CONFIG.DATA_WIDTH {32} CONFIG.PROTOCOL {AXI4LITE} CONFIG.FREQ_HZ {75000000} CONFIG.ID_WIDTH {0} CONFIG.ADDR_WIDTH {9} CONFIG.AWUSER_WIDTH {0} CONFIG.ARUSER_WIDTH {0} CONFIG.WUSER_WIDTH {0} CONFIG.RUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.HAS_BURST {0} CONFIG.HAS_LOCK {0} CONFIG.HAS_PROT {0} CONFIG.HAS_CACHE {0} CONFIG.HAS_QOS {0} CONFIG.HAS_REGION {0} CONFIG.HAS_WSTRB {1} CONFIG.HAS_BRESP {1} CONFIG.HAS_RRESP {1} CONFIG.SUPPORTS_NARROW_BURST {0} CONFIG.NUM_READ_OUTSTANDING {8} CONFIG.NUM_WRITE_OUTSTANDING {8} CONFIG.MAX_BURST_LENGTH {1} CONFIG.PHASE {0.0} CONFIG.CLK_DOMAIN {vitis_design_clk_wiz_0_0_clk_out1} CONFIG.NUM_READ_THREADS {4} CONFIG.NUM_WRITE_THREADS {4} CONFIG.RUSER_BITS_PER_BYTE {0} CONFIG.WUSER_BITS_PER_BYTE {0} CONFIG.INSERT_VIP {0} ]  [get_bd_cells axi_intc_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_hpc0
set_property -quiet -dict [ list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1} CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.XBAR_DATA_WIDTH {32} CONFIG.PCHK_WAITS {0} CONFIG.PCHK_MAX_RD_BURSTS {2} CONFIG.PCHK_MAX_WR_BURSTS {2} CONFIG.SYNCHRONIZATION_STAGES {3} CONFIG.M00_HAS_REGSLICE {0} CONFIG.M01_HAS_REGSLICE {0} CONFIG.M02_HAS_REGSLICE {0} CONFIG.M03_HAS_REGSLICE {0} CONFIG.M04_HAS_REGSLICE {0} CONFIG.M05_HAS_REGSLICE {0} CONFIG.M06_HAS_REGSLICE {0} CONFIG.M07_HAS_REGSLICE {0} CONFIG.M08_HAS_REGSLICE {0} CONFIG.M09_HAS_REGSLICE {0} CONFIG.M10_HAS_REGSLICE {0} CONFIG.M11_HAS_REGSLICE {0} CONFIG.M12_HAS_REGSLICE {0} CONFIG.M13_HAS_REGSLICE {0} CONFIG.M14_HAS_REGSLICE {0} CONFIG.M15_HAS_REGSLICE {0} CONFIG.M16_HAS_REGSLICE {0} CONFIG.M17_HAS_REGSLICE {0} CONFIG.M18_HAS_REGSLICE {0} CONFIG.M19_HAS_REGSLICE {0} CONFIG.M20_HAS_REGSLICE {0} CONFIG.M21_HAS_REGSLICE {0} CONFIG.M22_HAS_REGSLICE {0} CONFIG.M23_HAS_REGSLICE {0} CONFIG.M24_HAS_REGSLICE {0} CONFIG.M25_HAS_REGSLICE {0} CONFIG.M26_HAS_REGSLICE {0} CONFIG.M27_HAS_REGSLICE {0} CONFIG.M28_HAS_REGSLICE {0} CONFIG.M29_HAS_REGSLICE {0} CONFIG.M30_HAS_REGSLICE {0} CONFIG.M31_HAS_REGSLICE {0} CONFIG.M32_HAS_REGSLICE {0} CONFIG.M33_HAS_REGSLICE {0} CONFIG.M34_HAS_REGSLICE {0} CONFIG.M35_HAS_REGSLICE {0} CONFIG.M36_HAS_REGSLICE {0} CONFIG.M37_HAS_REGSLICE {0} CONFIG.M38_HAS_REGSLICE {0} CONFIG.M39_HAS_REGSLICE {0} CONFIG.M40_HAS_REGSLICE {0} CONFIG.M41_HAS_REGSLICE {0} CONFIG.M42_HAS_REGSLICE {0} CONFIG.M43_HAS_REGSLICE {0} CONFIG.M44_HAS_REGSLICE {0} CONFIG.M45_HAS_REGSLICE {0} CONFIG.M46_HAS_REGSLICE {0} CONFIG.M47_HAS_REGSLICE {0} CONFIG.M48_HAS_REGSLICE {0} CONFIG.M49_HAS_REGSLICE {0} CONFIG.M50_HAS_REGSLICE {0} CONFIG.M51_HAS_REGSLICE {0} CONFIG.M52_HAS_REGSLICE {0} CONFIG.M53_HAS_REGSLICE {0} CONFIG.M54_HAS_REGSLICE {0} CONFIG.M55_HAS_REGSLICE {0} CONFIG.M56_HAS_REGSLICE {0} CONFIG.M57_HAS_REGSLICE {0} CONFIG.M58_HAS_REGSLICE {0} CONFIG.M59_HAS_REGSLICE {0} CONFIG.M60_HAS_REGSLICE {0} CONFIG.M61_HAS_REGSLICE {0} CONFIG.M62_HAS_REGSLICE {0} CONFIG.M63_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {0} CONFIG.M01_HAS_DATA_FIFO {0} CONFIG.M02_HAS_DATA_FIFO {0} CONFIG.M03_HAS_DATA_FIFO {0} CONFIG.M04_HAS_DATA_FIFO {0} CONFIG.M05_HAS_DATA_FIFO {0} CONFIG.M06_HAS_DATA_FIFO {0} CONFIG.M07_HAS_DATA_FIFO {0} CONFIG.M08_HAS_DATA_FIFO {0} CONFIG.M09_HAS_DATA_FIFO {0} CONFIG.M10_HAS_DATA_FIFO {0} CONFIG.M11_HAS_DATA_FIFO {0} CONFIG.M12_HAS_DATA_FIFO {0} CONFIG.M13_HAS_DATA_FIFO {0} CONFIG.M14_HAS_DATA_FIFO {0} CONFIG.M15_HAS_DATA_FIFO {0} CONFIG.M16_HAS_DATA_FIFO {0} CONFIG.M17_HAS_DATA_FIFO {0} CONFIG.M18_HAS_DATA_FIFO {0} CONFIG.M19_HAS_DATA_FIFO {0} CONFIG.M20_HAS_DATA_FIFO {0} CONFIG.M21_HAS_DATA_FIFO {0} CONFIG.M22_HAS_DATA_FIFO {0} CONFIG.M23_HAS_DATA_FIFO {0} CONFIG.M24_HAS_DATA_FIFO {0} CONFIG.M25_HAS_DATA_FIFO {0} CONFIG.M26_HAS_DATA_FIFO {0} CONFIG.M27_HAS_DATA_FIFO {0} CONFIG.M28_HAS_DATA_FIFO {0} CONFIG.M29_HAS_DATA_FIFO {0} CONFIG.M30_HAS_DATA_FIFO {0} CONFIG.M31_HAS_DATA_FIFO {0} CONFIG.M32_HAS_DATA_FIFO {0} CONFIG.M33_HAS_DATA_FIFO {0} CONFIG.M34_HAS_DATA_FIFO {0} CONFIG.M35_HAS_DATA_FIFO {0} CONFIG.M36_HAS_DATA_FIFO {0} CONFIG.M37_HAS_DATA_FIFO {0} CONFIG.M38_HAS_DATA_FIFO {0} CONFIG.M39_HAS_DATA_FIFO {0} CONFIG.M40_HAS_DATA_FIFO {0} CONFIG.M41_HAS_DATA_FIFO {0} CONFIG.M42_HAS_DATA_FIFO {0} CONFIG.M43_HAS_DATA_FIFO {0} CONFIG.M44_HAS_DATA_FIFO {0} CONFIG.M45_HAS_DATA_FIFO {0} CONFIG.M46_HAS_DATA_FIFO {0} CONFIG.M47_HAS_DATA_FIFO {0} CONFIG.M48_HAS_DATA_FIFO {0} CONFIG.M49_HAS_DATA_FIFO {0} CONFIG.M50_HAS_DATA_FIFO {0} CONFIG.M51_HAS_DATA_FIFO {0} CONFIG.M52_HAS_DATA_FIFO {0} CONFIG.M53_HAS_DATA_FIFO {0} CONFIG.M54_HAS_DATA_FIFO {0} CONFIG.M55_HAS_DATA_FIFO {0} CONFIG.M56_HAS_DATA_FIFO {0} CONFIG.M57_HAS_DATA_FIFO {0} CONFIG.M58_HAS_DATA_FIFO {0} CONFIG.M59_HAS_DATA_FIFO {0} CONFIG.M60_HAS_DATA_FIFO {0} CONFIG.M61_HAS_DATA_FIFO {0} CONFIG.M62_HAS_DATA_FIFO {0} CONFIG.M63_HAS_DATA_FIFO {0} CONFIG.S00_HAS_REGSLICE {0} CONFIG.S01_HAS_REGSLICE {0} CONFIG.S02_HAS_REGSLICE {0} CONFIG.S03_HAS_REGSLICE {0} CONFIG.S04_HAS_REGSLICE {0} CONFIG.S05_HAS_REGSLICE {0} CONFIG.S06_HAS_REGSLICE {0} CONFIG.S07_HAS_REGSLICE {0} CONFIG.S08_HAS_REGSLICE {0} CONFIG.S09_HAS_REGSLICE {0} CONFIG.S10_HAS_REGSLICE {0} CONFIG.S11_HAS_REGSLICE {0} CONFIG.S12_HAS_REGSLICE {0} CONFIG.S13_HAS_REGSLICE {0} CONFIG.S14_HAS_REGSLICE {0} CONFIG.S15_HAS_REGSLICE {0} CONFIG.S00_HAS_DATA_FIFO {0} CONFIG.S01_HAS_DATA_FIFO {0} CONFIG.S02_HAS_DATA_FIFO {0} CONFIG.S03_HAS_DATA_FIFO {0} CONFIG.S04_HAS_DATA_FIFO {0} CONFIG.S05_HAS_DATA_FIFO {0} CONFIG.S06_HAS_DATA_FIFO {0} CONFIG.S07_HAS_DATA_FIFO {0} CONFIG.S08_HAS_DATA_FIFO {0} CONFIG.S09_HAS_DATA_FIFO {0} CONFIG.S10_HAS_DATA_FIFO {0} CONFIG.S11_HAS_DATA_FIFO {0} CONFIG.S12_HAS_DATA_FIFO {0} CONFIG.S13_HAS_DATA_FIFO {0} CONFIG.S14_HAS_DATA_FIFO {0} CONFIG.S15_HAS_DATA_FIFO {0} CONFIG.M00_ISSUANCE {0} CONFIG.M01_ISSUANCE {0} CONFIG.M02_ISSUANCE {0} CONFIG.M03_ISSUANCE {0} CONFIG.M04_ISSUANCE {0} CONFIG.M05_ISSUANCE {0} CONFIG.M06_ISSUANCE {0} CONFIG.M07_ISSUANCE {0} CONFIG.M08_ISSUANCE {0} CONFIG.M09_ISSUANCE {0} CONFIG.M10_ISSUANCE {0} CONFIG.M11_ISSUANCE {0} CONFIG.M12_ISSUANCE {0} CONFIG.M13_ISSUANCE {0} CONFIG.M14_ISSUANCE {0} CONFIG.M15_ISSUANCE {0} CONFIG.M16_ISSUANCE {0} CONFIG.M17_ISSUANCE {0} CONFIG.M18_ISSUANCE {0} CONFIG.M19_ISSUANCE {0} CONFIG.M20_ISSUANCE {0} CONFIG.M21_ISSUANCE {0} CONFIG.M22_ISSUANCE {0} CONFIG.M23_ISSUANCE {0} CONFIG.M24_ISSUANCE {0} CONFIG.M25_ISSUANCE {0} CONFIG.M26_ISSUANCE {0} CONFIG.M27_ISSUANCE {0} CONFIG.M28_ISSUANCE {0} CONFIG.M29_ISSUANCE {0} CONFIG.M30_ISSUANCE {0} CONFIG.M31_ISSUANCE {0} CONFIG.M32_ISSUANCE {0} CONFIG.M33_ISSUANCE {0} CONFIG.M34_ISSUANCE {0} CONFIG.M35_ISSUANCE {0} CONFIG.M36_ISSUANCE {0} CONFIG.M37_ISSUANCE {0} CONFIG.M38_ISSUANCE {0} CONFIG.M39_ISSUANCE {0} CONFIG.M40_ISSUANCE {0} CONFIG.M41_ISSUANCE {0} CONFIG.M42_ISSUANCE {0} CONFIG.M43_ISSUANCE {0} CONFIG.M44_ISSUANCE {0} CONFIG.M45_ISSUANCE {0} CONFIG.M46_ISSUANCE {0} CONFIG.M47_ISSUANCE {0} CONFIG.M48_ISSUANCE {0} CONFIG.M49_ISSUANCE {0} CONFIG.M50_ISSUANCE {0} CONFIG.M51_ISSUANCE {0} CONFIG.M52_ISSUANCE {0} CONFIG.M53_ISSUANCE {0} CONFIG.M54_ISSUANCE {0} CONFIG.M55_ISSUANCE {0} CONFIG.M56_ISSUANCE {0} CONFIG.M57_ISSUANCE {0} CONFIG.M58_ISSUANCE {0} CONFIG.M59_ISSUANCE {0} CONFIG.M60_ISSUANCE {0} CONFIG.M61_ISSUANCE {0} CONFIG.M62_ISSUANCE {0} CONFIG.M63_ISSUANCE {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0} CONFIG.M02_SECURE {0} CONFIG.M03_SECURE {0} CONFIG.M04_SECURE {0} CONFIG.M05_SECURE {0} CONFIG.M06_SECURE {0} CONFIG.M07_SECURE {0} CONFIG.M08_SECURE {0} CONFIG.M09_SECURE {0} CONFIG.M10_SECURE {0} CONFIG.M11_SECURE {0} CONFIG.M12_SECURE {0} CONFIG.M13_SECURE {0} CONFIG.M14_SECURE {0} CONFIG.M15_SECURE {0} CONFIG.M16_SECURE {0} CONFIG.M17_SECURE {0} CONFIG.M18_SECURE {0} CONFIG.M19_SECURE {0} CONFIG.M20_SECURE {0} CONFIG.M21_SECURE {0} CONFIG.M22_SECURE {0} CONFIG.M23_SECURE {0} CONFIG.M24_SECURE {0} CONFIG.M25_SECURE {0} CONFIG.M26_SECURE {0} CONFIG.M27_SECURE {0} CONFIG.M28_SECURE {0} CONFIG.M29_SECURE {0} CONFIG.M30_SECURE {0} CONFIG.M31_SECURE {0} CONFIG.M32_SECURE {0} CONFIG.M33_SECURE {0} CONFIG.M34_SECURE {0} CONFIG.M35_SECURE {0} CONFIG.M36_SECURE {0} CONFIG.M37_SECURE {0} CONFIG.M38_SECURE {0} CONFIG.M39_SECURE {0} CONFIG.M40_SECURE {0} CONFIG.M41_SECURE {0} CONFIG.M42_SECURE {0} CONFIG.M43_SECURE {0} CONFIG.M44_SECURE {0} CONFIG.M45_SECURE {0} CONFIG.M46_SECURE {0} CONFIG.M47_SECURE {0} CONFIG.M48_SECURE {0} CONFIG.M49_SECURE {0} CONFIG.M50_SECURE {0} CONFIG.M51_SECURE {0} CONFIG.M52_SECURE {0} CONFIG.M53_SECURE {0} CONFIG.M54_SECURE {0} CONFIG.M55_SECURE {0} CONFIG.M56_SECURE {0} CONFIG.M57_SECURE {0} CONFIG.M58_SECURE {0} CONFIG.M59_SECURE {0} CONFIG.M60_SECURE {0} CONFIG.M61_SECURE {0} CONFIG.M62_SECURE {0} CONFIG.M63_SECURE {0} CONFIG.S00_ARB_PRIORITY {0} CONFIG.S01_ARB_PRIORITY {0} CONFIG.S02_ARB_PRIORITY {0} CONFIG.S03_ARB_PRIORITY {0} CONFIG.S04_ARB_PRIORITY {0} CONFIG.S05_ARB_PRIORITY {0} CONFIG.S06_ARB_PRIORITY {0} CONFIG.S07_ARB_PRIORITY {0} CONFIG.S08_ARB_PRIORITY {0} CONFIG.S09_ARB_PRIORITY {0} CONFIG.S10_ARB_PRIORITY {0} CONFIG.S11_ARB_PRIORITY {0} CONFIG.S12_ARB_PRIORITY {0} CONFIG.S13_ARB_PRIORITY {0} CONFIG.S14_ARB_PRIORITY {0} CONFIG.S15_ARB_PRIORITY {0} CONFIG.Component_Name {vitis_design_axi_interconnect_hpc0_0} CONFIG.EDK_IPTYPE {BUS} ]  [get_bd_cells axi_interconnect_hpc0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_AXI_PROTOCOL {0} CONFIG.C_AXI_ID_WIDTH {16} CONFIG.C_AXI_ADDR_WIDTH {40} CONFIG.C_AXI_DATA_WIDTH {128} CONFIG.C_AXI_SUPPORTS_USER_SIGNALS {1} CONFIG.C_AXI_AWUSER_WIDTH {16} CONFIG.C_AXI_ARUSER_WIDTH {16} CONFIG.C_AXI_WUSER_WIDTH {1} CONFIG.C_AXI_RUSER_WIDTH {1} CONFIG.C_AXI_BUSER_WIDTH {1} CONFIG.C_REG_CONFIG_AW {7} CONFIG.C_REG_CONFIG_W {1} CONFIG.C_REG_CONFIG_B {7} CONFIG.C_REG_CONFIG_AR {7} CONFIG.C_REG_CONFIG_R {1} CONFIG.C_RESERVE_MODE {0} CONFIG.C_NUM_SLR_CROSSINGS {0} CONFIG.C_PIPELINES_MASTER_AW {0} CONFIG.C_PIPELINES_MASTER_W {0} CONFIG.C_PIPELINES_MASTER_B {0} CONFIG.C_PIPELINES_MASTER_AR {0} CONFIG.C_PIPELINES_MASTER_R {0} CONFIG.C_PIPELINES_SLAVE_AW {0} CONFIG.C_PIPELINES_SLAVE_W {0} CONFIG.C_PIPELINES_SLAVE_B {0} CONFIG.C_PIPELINES_SLAVE_AR {0} CONFIG.C_PIPELINES_SLAVE_R {0} CONFIG.C_PIPELINES_MIDDLE_AW {0} CONFIG.C_PIPELINES_MIDDLE_W {0} CONFIG.C_PIPELINES_MIDDLE_B {0} CONFIG.C_PIPELINES_MIDDLE_AR {0} CONFIG.C_PIPELINES_MIDDLE_R {0} CONFIG.PROTOCOL {AXI4} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.ADDR_WIDTH {40} CONFIG.DATA_WIDTH {128} CONFIG.ID_WIDTH {16} CONFIG.AWUSER_WIDTH {16} CONFIG.ARUSER_WIDTH {16} CONFIG.RUSER_WIDTH {0} CONFIG.WUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.RESERVE_MODE {0} CONFIG.REG_AW {7} CONFIG.REG_AR {7} CONFIG.REG_W {1} CONFIG.REG_R {1} CONFIG.REG_B {7} CONFIG.NUM_SLR_CROSSINGS {0} CONFIG.PIPELINES_MASTER_AW {0} CONFIG.PIPELINES_SLAVE_AW {0} CONFIG.PIPELINES_MIDDLE_AW {0} CONFIG.PIPELINES_MASTER_AR {0} CONFIG.PIPELINES_SLAVE_AR {0} CONFIG.PIPELINES_MIDDLE_AR {0} CONFIG.PIPELINES_MASTER_W {0} CONFIG.PIPELINES_SLAVE_W {0} CONFIG.PIPELINES_MIDDLE_W {0} CONFIG.PIPELINES_MASTER_R {0} CONFIG.PIPELINES_SLAVE_R {0} CONFIG.PIPELINES_MIDDLE_R {0} CONFIG.PIPELINES_MASTER_B {0} CONFIG.PIPELINES_SLAVE_B {0} CONFIG.PIPELINES_MIDDLE_B {0} CONFIG.USE_AUTOPIPELINING {0} CONFIG.WUSER_BITS_PER_BYTE {0} CONFIG.RUSER_BITS_PER_BYTE {0} CONFIG.SUPPORTS_NARROW_BURST {1} CONFIG.HAS_BURST {1} CONFIG.HAS_LOCK {1} CONFIG.HAS_CACHE {1} CONFIG.HAS_REGION {1} CONFIG.HAS_QOS {1} CONFIG.HAS_PROT {1} CONFIG.HAS_WSTRB {1} CONFIG.HAS_BRESP {1} CONFIG.HAS_RRESP {1} CONFIG.MAX_BURST_LENGTH {256} CONFIG.NUM_READ_THREADS {4} CONFIG.NUM_WRITE_THREADS {4} CONFIG.NUM_READ_OUTSTANDING {8} CONFIG.NUM_WRITE_OUTSTANDING {8} CONFIG.Component_Name {vitis_design_axi_register_slice_0_0} CONFIG.EDK_IPTYPE {BUS} CONFIG.FREQ_HZ {300000000} CONFIG.PHASE {0.0} CONFIG.CLK_DOMAIN {vitis_design_clk_wiz_0_0_clk_out1} CONFIG.INSERT_VIP {0} ]  [get_bd_cells axi_register_slice_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
set_property -quiet -dict [ list CONFIG.C_AXI_PROTOCOL {0} CONFIG.C_AXI_INTERFACE_MODE {0} CONFIG.C_AXI_ADDR_WIDTH {32} CONFIG.C_AXI_WDATA_WIDTH {32} CONFIG.C_AXI_RDATA_WIDTH {32} CONFIG.C_AXI_WID_WIDTH {0} CONFIG.C_AXI_RID_WIDTH {0} CONFIG.C_AXI_AWUSER_WIDTH {0} CONFIG.C_AXI_ARUSER_WIDTH {0} CONFIG.C_AXI_WUSER_WIDTH {0} CONFIG.C_AXI_RUSER_WIDTH {0} CONFIG.C_AXI_BUSER_WIDTH {0} CONFIG.C_AXI_SUPPORTS_NARROW {1} CONFIG.C_AXI_HAS_BURST {1} CONFIG.C_AXI_HAS_LOCK {1} CONFIG.C_AXI_HAS_CACHE {1} CONFIG.C_AXI_HAS_REGION {1} CONFIG.C_AXI_HAS_PROT {1} CONFIG.C_AXI_HAS_QOS {1} CONFIG.C_AXI_HAS_WSTRB {1} CONFIG.C_AXI_HAS_BRESP {1} CONFIG.C_AXI_HAS_RRESP {1} CONFIG.C_AXI_HAS_ARESETN {1} CONFIG.Component_Name {vitis_design_axi_vip_0_0} CONFIG.PROTOCOL {AXI4} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.INTERFACE_MODE {MASTER} CONFIG.ADDR_WIDTH {32} CONFIG.DATA_WIDTH {32} CONFIG.ID_WIDTH {0} CONFIG.AWUSER_WIDTH {0} CONFIG.ARUSER_WIDTH {0} CONFIG.RUSER_WIDTH {0} CONFIG.WUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.WUSER_BITS_PER_BYTE {0} CONFIG.RUSER_BITS_PER_BYTE {0} CONFIG.HAS_USER_BITS_PER_BYTE {0} CONFIG.SUPPORTS_NARROW {1} CONFIG.HAS_SIZE {0} CONFIG.HAS_BURST {1} CONFIG.HAS_LOCK {1} CONFIG.HAS_CACHE {1} CONFIG.HAS_REGION {1} CONFIG.HAS_QOS {1} CONFIG.HAS_PROT {1} CONFIG.HAS_WSTRB {1} CONFIG.HAS_BRESP {1} CONFIG.HAS_RRESP {1} CONFIG.HAS_ACLKEN {0} CONFIG.HAS_ARESETN {1} CONFIG.VIP_PKG_NAME {0} CONFIG.EDK_IPTYPE {PERIPHERAL} CONFIG.FREQ_HZ {300000000} CONFIG.SUPPORTS_NARROW_BURST {1} CONFIG.NUM_READ_OUTSTANDING {16} CONFIG.NUM_WRITE_OUTSTANDING {16} CONFIG.MAX_BURST_LENGTH {256} CONFIG.PHASE {0.0} CONFIG.CLK_DOMAIN {vitis_design_clk_wiz_0_0_clk_out1} CONFIG.NUM_READ_THREADS {1} CONFIG.NUM_WRITE_THREADS {1} CONFIG.INSERT_VIP {0} ]  [get_bd_cells axi_vip_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1
set_property -quiet -dict [ list CONFIG.C_AXI_PROTOCOL {0} CONFIG.C_AXI_INTERFACE_MODE {0} CONFIG.C_AXI_ADDR_WIDTH {32} CONFIG.C_AXI_WDATA_WIDTH {32} CONFIG.C_AXI_RDATA_WIDTH {32} CONFIG.C_AXI_WID_WIDTH {0} CONFIG.C_AXI_RID_WIDTH {0} CONFIG.C_AXI_AWUSER_WIDTH {0} CONFIG.C_AXI_ARUSER_WIDTH {0} CONFIG.C_AXI_WUSER_WIDTH {0} CONFIG.C_AXI_RUSER_WIDTH {0} CONFIG.C_AXI_BUSER_WIDTH {0} CONFIG.C_AXI_SUPPORTS_NARROW {1} CONFIG.C_AXI_HAS_BURST {1} CONFIG.C_AXI_HAS_LOCK {1} CONFIG.C_AXI_HAS_CACHE {1} CONFIG.C_AXI_HAS_REGION {1} CONFIG.C_AXI_HAS_PROT {1} CONFIG.C_AXI_HAS_QOS {1} CONFIG.C_AXI_HAS_WSTRB {1} CONFIG.C_AXI_HAS_BRESP {1} CONFIG.C_AXI_HAS_RRESP {1} CONFIG.C_AXI_HAS_ARESETN {1} CONFIG.Component_Name {vitis_design_axi_vip_1_0} CONFIG.PROTOCOL {AXI4} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.INTERFACE_MODE {MASTER} CONFIG.ADDR_WIDTH {32} CONFIG.DATA_WIDTH {32} CONFIG.ID_WIDTH {0} CONFIG.AWUSER_WIDTH {0} CONFIG.ARUSER_WIDTH {0} CONFIG.RUSER_WIDTH {0} CONFIG.WUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.WUSER_BITS_PER_BYTE {0} CONFIG.RUSER_BITS_PER_BYTE {0} CONFIG.HAS_USER_BITS_PER_BYTE {0} CONFIG.SUPPORTS_NARROW {1} CONFIG.HAS_SIZE {0} CONFIG.HAS_BURST {1} CONFIG.HAS_LOCK {1} CONFIG.HAS_CACHE {1} CONFIG.HAS_REGION {1} CONFIG.HAS_QOS {1} CONFIG.HAS_PROT {1} CONFIG.HAS_WSTRB {1} CONFIG.HAS_BRESP {1} CONFIG.HAS_RRESP {1} CONFIG.HAS_ACLKEN {0} CONFIG.HAS_ARESETN {1} CONFIG.VIP_PKG_NAME {0} CONFIG.EDK_IPTYPE {PERIPHERAL} CONFIG.FREQ_HZ {300000000} CONFIG.SUPPORTS_NARROW_BURST {1} CONFIG.NUM_READ_OUTSTANDING {16} CONFIG.NUM_WRITE_OUTSTANDING {16} CONFIG.MAX_BURST_LENGTH {256} CONFIG.PHASE {0.0} CONFIG.CLK_DOMAIN {vitis_design_clk_wiz_0_0_clk_out1} CONFIG.NUM_READ_THREADS {1} CONFIG.NUM_WRITE_THREADS {1} CONFIG.INSERT_VIP {0} ]  [get_bd_cells axi_vip_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
set_property -quiet -dict [ list CONFIG.C_CLKOUT2_USED {1} CONFIG.C_USER_CLK_FREQ0 {100.0} CONFIG.C_AUTO_PRIMITIVE {MMCM} CONFIG.C_USER_CLK_FREQ1 {100.0} CONFIG.C_USER_CLK_FREQ2 {100.0} CONFIG.C_USER_CLK_FREQ3 {100.0} CONFIG.C_ENABLE_CLOCK_MONITOR {0} CONFIG.C_ENABLE_USER_CLOCK0 {0} CONFIG.C_ENABLE_USER_CLOCK1 {0} CONFIG.C_ENABLE_USER_CLOCK2 {0} CONFIG.C_ENABLE_USER_CLOCK3 {0} CONFIG.C_Enable_PLL0 {0} CONFIG.C_Enable_PLL1 {0} CONFIG.C_REF_CLK_FREQ {100.0} CONFIG.C_PRECISION {1} CONFIG.C_CLKOUT3_USED {1} CONFIG.C_CLKOUT4_USED {1} CONFIG.C_CLKOUT5_USED {1} CONFIG.C_CLKOUT6_USED {1} CONFIG.C_CLKOUT7_USED {1} CONFIG.C_USE_CLKOUT1_BAR {0} CONFIG.C_USE_CLKOUT2_BAR {0} CONFIG.C_USE_CLKOUT3_BAR {0} CONFIG.C_USE_CLKOUT4_BAR {0} CONFIG.c_component_name {vitis_design_clk_wiz_0_0} CONFIG.C_PLATFORM {UNKNOWN} CONFIG.C_USE_FREQ_SYNTH {1} CONFIG.C_USE_PHASE_ALIGNMENT {0} CONFIG.C_PRIM_IN_JITTER {0.010} CONFIG.C_SECONDARY_IN_JITTER {0.010} CONFIG.C_JITTER_SEL {No_Jitter} CONFIG.C_USE_MIN_POWER {0} CONFIG.C_USE_MIN_O_JITTER {0} CONFIG.C_USE_MAX_I_JITTER {0} CONFIG.C_USE_DYN_PHASE_SHIFT {0} CONFIG.C_OPTIMIZE_CLOCKING_STRUCTURE_EN {0} CONFIG.C_USE_INCLK_SWITCHOVER {0} CONFIG.C_USE_DYN_RECONFIG {0} CONFIG.C_USE_SPREAD_SPECTRUM {0} CONFIG.C_USE_FAST_SIMULATION {0} CONFIG.C_PRIMTYPE_SEL {AUTO} CONFIG.C_USE_CLK_VALID {0} CONFIG.C_PRIM_IN_FREQ {100.000} CONFIG.C_PRIM_IN_TIMEPERIOD {10.000} CONFIG.C_IN_FREQ_UNITS {Units_MHz} CONFIG.C_SECONDARY_IN_FREQ {100.000} CONFIG.C_SECONDARY_IN_TIMEPERIOD {10.000} CONFIG.C_FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.C_PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.C_PHASESHIFT_MODE {LATENCY} CONFIG.C_SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.C_CLKFB_IN_SIGNALING {SINGLE} CONFIG.C_USE_RESET {1} CONFIG.C_RESET_LOW {1} CONFIG.C_USE_LOCKED {1} CONFIG.C_USE_INCLK_STOPPED {0} CONFIG.C_USE_CLKFB_STOPPED {0} CONFIG.C_USE_POWER_DOWN {0} CONFIG.C_USE_STATUS {0} CONFIG.C_USE_FREEZE {0} CONFIG.C_NUM_OUT_CLKS {7} CONFIG.C_CLKOUT1_DRIVES {BUFG} CONFIG.C_CLKOUT2_DRIVES {BUFG} CONFIG.C_CLKOUT3_DRIVES {BUFG} CONFIG.C_CLKOUT4_DRIVES {BUFG} CONFIG.C_CLKOUT5_DRIVES {BUFG} CONFIG.C_CLKOUT6_DRIVES {BUFG} CONFIG.C_CLKOUT7_DRIVES {BUFG} CONFIG.C_INCLK_SUM_ROW0 {Input Clock   Freq (MHz)    Input Jitter (UI)} CONFIG.C_INCLK_SUM_ROW1 {__primary_________100.000____________0.010} CONFIG.C_INCLK_SUM_ROW2 {no_secondary_input_clock} CONFIG.C_OUTCLK_SUM_ROW0A {Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase} CONFIG.C_OUTCLK_SUM_ROW0B {Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)} CONFIG.C_OUTCLK_SUM_ROW1 {clk_out1__150.00000______0.000______50.0______107.567_____87.180} CONFIG.C_OUTCLK_SUM_ROW2 {clk_out2__300.00000______0.000______50.0_______94.862_____87.180} CONFIG.C_OUTCLK_SUM_ROW3 {clk_out3__75.00000______0.000______50.0______122.158_____87.180} CONFIG.C_OUTCLK_SUM_ROW4 {clk_out4__100.00000______0.000______50.0______115.831_____87.180} CONFIG.C_OUTCLK_SUM_ROW5 {clk_out5__200.00000______0.000______50.0______102.086_____87.180} CONFIG.C_OUTCLK_SUM_ROW6 {clk_out6__400.00000______0.000______50.0_______90.074_____87.180} CONFIG.C_OUTCLK_SUM_ROW7 {clk_out7__600.00000______0.000______50.0_______83.768_____87.180} CONFIG.C_CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.C_CLKOUT2_REQUESTED_OUT_FREQ {300} CONFIG.C_CLKOUT3_REQUESTED_OUT_FREQ {75} CONFIG.C_CLKOUT4_REQUESTED_OUT_FREQ {100.000} CONFIG.C_CLKOUT5_REQUESTED_OUT_FREQ {200.000} CONFIG.C_CLKOUT6_REQUESTED_OUT_FREQ {400.000} CONFIG.C_CLKOUT7_REQUESTED_OUT_FREQ {600.000} CONFIG.C_CLKOUT1_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT2_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT3_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT4_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT5_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT6_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT7_REQUESTED_PHASE {0.000} CONFIG.C_CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} CONFIG.C_CLKOUT1_OUT_FREQ {150.00000} CONFIG.C_CLKOUT2_OUT_FREQ {300.00000} CONFIG.C_CLKOUT3_OUT_FREQ {75.00000} CONFIG.C_CLKOUT4_OUT_FREQ {100.00000} CONFIG.C_CLKOUT5_OUT_FREQ {200.00000} CONFIG.C_CLKOUT6_OUT_FREQ {400.00000} CONFIG.C_CLKOUT7_OUT_FREQ {600.00000} CONFIG.C_CLKOUT1_PHASE {0.000} CONFIG.C_CLKOUT2_PHASE {0.000} CONFIG.C_CLKOUT3_PHASE {0.000} CONFIG.C_CLKOUT4_PHASE {0.000} CONFIG.C_CLKOUT5_PHASE {0.000} CONFIG.C_CLKOUT6_PHASE {0.000} CONFIG.C_CLKOUT7_PHASE {0.000} CONFIG.C_CLKOUT1_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT2_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT3_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT4_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT5_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT6_DUTY_CYCLE {50.0} CONFIG.C_CLKOUT7_DUTY_CYCLE {50.0} CONFIG.C_USE_SAFE_CLOCK_STARTUP {0} CONFIG.C_USE_CLOCK_SEQUENCING {0} CONFIG.C_CLKOUT1_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT2_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT3_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT4_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT5_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT6_SEQUENCE_NUMBER {1} CONFIG.C_CLKOUT7_SEQUENCE_NUMBER {1} CONFIG.C_MMCM_NOTES {None} CONFIG.C_MMCM_BANDWIDTH {OPTIMIZED} CONFIG.C_MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.C_MMCM_CLKIN1_PERIOD {10.000} CONFIG.C_MMCM_CLKIN2_PERIOD {10.000} CONFIG.C_MMCM_CLKOUT4_CASCADE {FALSE} CONFIG.C_MMCM_CLOCK_HOLD {FALSE} CONFIG.C_MMCM_COMPENSATION {AUTO} CONFIG.C_MMCM_DIVCLK_DIVIDE {1} CONFIG.C_MMCM_REF_JITTER1 {0.010} CONFIG.C_MMCM_REF_JITTER2 {0.010} CONFIG.C_MMCM_STARTUP_WAIT {FALSE} CONFIG.C_MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.C_MMCM_CLKOUT1_DIVIDE {4} CONFIG.C_MMCM_CLKOUT2_DIVIDE {16} CONFIG.C_MMCM_CLKOUT3_DIVIDE {12} CONFIG.C_MMCM_CLKOUT4_DIVIDE {6} CONFIG.C_MMCM_CLKOUT5_DIVIDE {3} CONFIG.C_MMCM_CLKOUT6_DIVIDE {2} CONFIG.C_MMCM_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT1_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT2_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT3_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT4_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT5_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKOUT6_DUTY_CYCLE {0.500} CONFIG.C_MMCM_CLKFBOUT_PHASE {0.000} CONFIG.C_MMCM_CLKOUT0_PHASE {0.000} CONFIG.C_MMCM_CLKOUT1_PHASE {0.000} CONFIG.C_MMCM_CLKOUT2_PHASE {0.000} CONFIG.C_MMCM_CLKOUT3_PHASE {0.000} CONFIG.C_MMCM_CLKOUT4_PHASE {0.000} CONFIG.C_MMCM_CLKOUT5_PHASE {0.000} CONFIG.C_MMCM_CLKOUT6_PHASE {0.000} CONFIG.C_MMCM_CLKFBOUT_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT0_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT1_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT2_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT3_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT4_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT5_USE_FINE_PS {FALSE} CONFIG.C_MMCM_CLKOUT6_USE_FINE_PS {FALSE} CONFIG.C_PLL_NOTES {No notes} CONFIG.C_PLL_BANDWIDTH {OPTIMIZED} CONFIG.C_PLL_CLK_FEEDBACK {CLKFBOUT} CONFIG.C_PLL_CLKFBOUT_MULT {1} CONFIG.C_PLL_CLKIN_PERIOD {1.000} CONFIG.C_PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} CONFIG.C_PLL_DIVCLK_DIVIDE {1} CONFIG.C_PLL_REF_JITTER {0.010} CONFIG.C_PLL_CLKOUT0_DIVIDE {1} CONFIG.C_PLL_CLKOUT1_DIVIDE {1} CONFIG.C_PLL_CLKOUT2_DIVIDE {1} CONFIG.C_PLL_CLKOUT3_DIVIDE {1} CONFIG.C_PLL_CLKOUT4_DIVIDE {1} CONFIG.C_PLL_CLKOUT5_DIVIDE {1} CONFIG.C_PLL_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKOUT1_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKOUT2_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKOUT3_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKOUT4_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKOUT5_DUTY_CYCLE {0.500} CONFIG.C_PLL_CLKFBOUT_PHASE {0.000} CONFIG.C_PLL_CLKOUT0_PHASE {0.000} CONFIG.C_PLL_CLKOUT1_PHASE {0.000} CONFIG.C_PLL_CLKOUT2_PHASE {0.000} CONFIG.C_PLL_CLKOUT3_PHASE {0.000} CONFIG.C_PLL_CLKOUT4_PHASE {0.000} CONFIG.C_PLL_CLKOUT5_PHASE {0.000} CONFIG.C_CLOCK_MGR_TYPE {NA} CONFIG.C_OVERRIDE_MMCM {0} CONFIG.C_OVERRIDE_PLL {0} CONFIG.C_PRIMARY_PORT {clk_in1} CONFIG.C_SECONDARY_PORT {clk_in2} CONFIG.C_CLK_OUT1_PORT {clk_out1} CONFIG.C_CLK_OUT2_PORT {clk_out2} CONFIG.C_CLK_OUT3_PORT {clk_out3} CONFIG.C_CLK_OUT4_PORT {clk_out4} CONFIG.C_CLK_OUT5_PORT {clk_out5} CONFIG.C_CLK_OUT6_PORT {clk_out6} CONFIG.C_CLK_OUT7_PORT {clk_out7} CONFIG.C_RESET_PORT {resetn} CONFIG.C_LOCKED_PORT {locked} CONFIG.C_CLKFB_IN_PORT {clkfb_in} CONFIG.C_CLKFB_IN_P_PORT {clkfb_in_p} CONFIG.C_CLKFB_IN_N_PORT {clkfb_in_n} CONFIG.C_CLKFB_OUT_PORT {clkfb_out} CONFIG.C_CLKFB_OUT_P_PORT {clkfb_out_p} CONFIG.C_CLKFB_OUT_N_PORT {clkfb_out_n} CONFIG.C_POWER_DOWN_PORT {power_down} CONFIG.C_DADDR_PORT {daddr} CONFIG.C_DCLK_PORT {dclk} CONFIG.C_DRDY_PORT {drdy} CONFIG.C_DWE_PORT {dwe} CONFIG.C_DIN_PORT {din} CONFIG.C_DOUT_PORT {dout} CONFIG.C_DEN_PORT {den} CONFIG.C_PSCLK_PORT {psclk} CONFIG.C_PSEN_PORT {psen} CONFIG.C_PSINCDEC_PORT {psincdec} CONFIG.C_PSDONE_PORT {psdone} CONFIG.C_CLK_VALID_PORT {CLK_VALID} CONFIG.C_STATUS_PORT {STATUS} CONFIG.C_CLK_IN_SEL_PORT {clk_in_sel} CONFIG.C_INPUT_CLK_STOPPED_PORT {input_clk_stopped} CONFIG.C_CLKFB_STOPPED_PORT {clkfb_stopped} CONFIG.C_CLKIN1_JITTER_PS {100.01} CONFIG.C_CLKIN2_JITTER_PS {100.0} CONFIG.C_PRIMITIVE {MMCM} CONFIG.C_SS_MODE {CENTER_HIGH} CONFIG.C_SS_MOD_PERIOD {4000} CONFIG.C_SS_MOD_TIME {0.004} CONFIG.C_HAS_CDDC {0} CONFIG.C_CDDCDONE_PORT {cddcdone} CONFIG.C_CDDCREQ_PORT {cddcreq} CONFIG.C_CLKOUTPHY_MODE {VCO} CONFIG.C_ENABLE_CLKOUTPHY {0} CONFIG.C_INTERFACE_SELECTION {0} CONFIG.C_S_AXI_ADDR_WIDTH {11} CONFIG.C_S_AXI_DATA_WIDTH {32} CONFIG.C_POWER_REG {0000} CONFIG.C_CLKOUT0_1 {0000} CONFIG.C_CLKOUT0_2 {0000} CONFIG.C_CLKOUT1_1 {0000} CONFIG.C_CLKOUT1_2 {0000} CONFIG.C_CLKOUT2_1 {0000} CONFIG.C_CLKOUT2_2 {0000} CONFIG.C_CLKOUT3_1 {0000} CONFIG.C_CLKOUT3_2 {0000} CONFIG.C_CLKOUT4_1 {0000} CONFIG.C_CLKOUT4_2 {0000} CONFIG.C_CLKOUT5_1 {0000} CONFIG.C_CLKOUT5_2 {0000} CONFIG.C_CLKOUT6_1 {0000} CONFIG.C_CLKOUT6_2 {0000} CONFIG.C_CLKFBOUT_1 {0000} CONFIG.C_CLKFBOUT_2 {0000} CONFIG.C_DIVCLK {0000} CONFIG.C_LOCK_1 {0000} CONFIG.C_LOCK_2 {0000} CONFIG.C_LOCK_3 {0000} CONFIG.C_FILTER_1 {0000} CONFIG.C_FILTER_2 {0000} CONFIG.C_DIVIDE1_AUTO {1} CONFIG.C_DIVIDE2_AUTO {0.5} CONFIG.C_DIVIDE3_AUTO {2.0} CONFIG.C_DIVIDE4_AUTO {1.5} CONFIG.C_DIVIDE5_AUTO {0.75} CONFIG.C_DIVIDE6_AUTO {0.375} CONFIG.C_DIVIDE7_AUTO {0.25} CONFIG.C_PLLBUFGCEDIV {false} CONFIG.C_MMCMBUFGCEDIV {true} CONFIG.C_PLLBUFGCEDIV1 {false} CONFIG.C_PLLBUFGCEDIV2 {false} CONFIG.C_PLLBUFGCEDIV3 {false} CONFIG.C_PLLBUFGCEDIV4 {false} CONFIG.C_MMCMBUFGCEDIV1 {false} CONFIG.C_MMCMBUFGCEDIV2 {false} CONFIG.C_MMCMBUFGCEDIV3 {false} CONFIG.C_MMCMBUFGCEDIV4 {false} CONFIG.C_MMCMBUFGCEDIV5 {false} CONFIG.C_MMCMBUFGCEDIV6 {false} CONFIG.C_MMCMBUFGCEDIV7 {false} CONFIG.C_CLKOUT1_MATCHED_ROUTING {false} CONFIG.C_CLKOUT2_MATCHED_ROUTING {false} CONFIG.C_CLKOUT3_MATCHED_ROUTING {false} CONFIG.C_CLKOUT4_MATCHED_ROUTING {false} CONFIG.C_CLKOUT5_MATCHED_ROUTING {false} CONFIG.C_CLKOUT6_MATCHED_ROUTING {false} CONFIG.C_CLKOUT7_MATCHED_ROUTING {false} CONFIG.C_CLKOUT0_ACTUAL_FREQ {150.00000} CONFIG.C_CLKOUT1_ACTUAL_FREQ {300.00000} CONFIG.C_CLKOUT2_ACTUAL_FREQ {75.00000} CONFIG.C_CLKOUT3_ACTUAL_FREQ {100.00000} CONFIG.C_CLKOUT4_ACTUAL_FREQ {200.00000} CONFIG.C_CLKOUT5_ACTUAL_FREQ {400.00000} CONFIG.C_CLKOUT6_ACTUAL_FREQ {600.00000} CONFIG.C_M_MAX {128.000} CONFIG.C_M_MIN {2.000} CONFIG.C_D_MAX {93.000} CONFIG.C_D_MIN {1.000} CONFIG.C_O_MAX {128.000} CONFIG.C_O_MIN {1.000} CONFIG.C_VCO_MIN {800.000} CONFIG.C_VCO_MAX {1600.000} CONFIG.Component_Name {vitis_design_clk_wiz_0_0} CONFIG.USER_CLK_FREQ0 {100.0} CONFIG.USER_CLK_FREQ1 {100.0} CONFIG.USER_CLK_FREQ2 {100.0} CONFIG.USER_CLK_FREQ3 {100.0} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} CONFIG.ENABLE_USER_CLOCK0 {false} CONFIG.ENABLE_USER_CLOCK1 {false} CONFIG.ENABLE_USER_CLOCK2 {false} CONFIG.ENABLE_USER_CLOCK3 {false} CONFIG.Enable_PLL0 {false} CONFIG.Enable_PLL1 {false} CONFIG.REF_CLK_FREQ {100.0} CONFIG.PRECISION {1} CONFIG.PRIMITIVE {MMCM} CONFIG.PRIMTYPE_SEL {mmcm_adv} CONFIG.CLOCK_MGR_TYPE {auto} CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_SPREAD_SPECTRUM {false} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.USE_MIN_POWER {false} CONFIG.USE_DYN_PHASE_SHIFT {false} CONFIG.USE_DYN_RECONFIG {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.PRIM_IN_FREQ {100.000} CONFIG.PRIM_IN_TIMEPERIOD {10.000} CONFIG.IN_FREQ_UNITS {Units_MHz} CONFIG.PHASESHIFT_MODE {LATENCY} CONFIG.IN_JITTER_UNITS {Units_UI} CONFIG.RELATIVE_INCLK {REL_PRIMARY} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.SECONDARY_IN_FREQ {100.000} CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} CONFIG.SECONDARY_PORT {clk_in2} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.JITTER_OPTIONS {UI} CONFIG.CLKIN1_UI_JITTER {0.010} CONFIG.CLKIN2_UI_JITTER {0.010} CONFIG.PRIM_IN_JITTER {0.010} CONFIG.SECONDARY_IN_JITTER {0.010} CONFIG.CLKIN1_JITTER_PS {100.01} CONFIG.CLKIN2_JITTER_PS {100.0} CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT7_USED {true} CONFIG.NUM_OUT_CLKS {7} CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} CONFIG.PRIMARY_PORT {clk_in1} CONFIG.CLK_OUT1_PORT {clk_out1} CONFIG.CLK_OUT2_PORT {clk_out2} CONFIG.CLK_OUT3_PORT {clk_out3} CONFIG.CLK_OUT4_PORT {clk_out4} CONFIG.CLK_OUT5_PORT {clk_out5} CONFIG.CLK_OUT6_PORT {clk_out6} CONFIG.CLK_OUT7_PORT {clk_out7} CONFIG.DADDR_PORT {daddr} CONFIG.DCLK_PORT {dclk} CONFIG.DRDY_PORT {drdy} CONFIG.DWE_PORT {dwe} CONFIG.DIN_PORT {din} CONFIG.DOUT_PORT {dout} CONFIG.DEN_PORT {den} CONFIG.PSCLK_PORT {psclk} CONFIG.PSEN_PORT {psen} CONFIG.PSINCDEC_PORT {psincdec} CONFIG.PSDONE_PORT {psdone} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300} CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {75} CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {600.000} CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} CONFIG.USE_MAX_I_JITTER {false} CONFIG.USE_MIN_O_JITTER {false} CONFIG.CLKOUT1_MATCHED_ROUTING {false} CONFIG.CLKOUT2_MATCHED_ROUTING {false} CONFIG.CLKOUT3_MATCHED_ROUTING {false} CONFIG.CLKOUT4_MATCHED_ROUTING {false} CONFIG.CLKOUT5_MATCHED_ROUTING {false} CONFIG.CLKOUT6_MATCHED_ROUTING {false} CONFIG.CLKOUT7_MATCHED_ROUTING {false} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.CLKFB_IN_SIGNALING {SINGLE} CONFIG.CLKFB_IN_PORT {clkfb_in} CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} CONFIG.CLKFB_OUT_PORT {clkfb_out} CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} CONFIG.PLATFORM {UNKNOWN} CONFIG.SUMMARY_STRINGS {empty} CONFIG.USE_LOCKED {true} CONFIG.CALC_DONE {empty} CONFIG.USE_RESET {true} CONFIG.USE_POWER_DOWN {false} CONFIG.USE_STATUS {false} CONFIG.USE_FREEZE {false} CONFIG.USE_CLK_VALID {false} CONFIG.USE_INCLK_STOPPED {false} CONFIG.USE_CLKFB_STOPPED {false} CONFIG.RESET_PORT {resetn} CONFIG.LOCKED_PORT {locked} CONFIG.POWER_DOWN_PORT {power_down} CONFIG.CLK_VALID_PORT {CLK_VALID} CONFIG.STATUS_PORT {STATUS} CONFIG.CLK_IN_SEL_PORT {clk_in_sel} CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} CONFIG.SS_MODE {CENTER_HIGH} CONFIG.SS_MOD_FREQ {250} CONFIG.SS_MOD_TIME {0.004} CONFIG.OVERRIDE_MMCM {false} CONFIG.MMCM_NOTES {None} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKFBOUT_PHASE {0.000} CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT4_CASCADE {false} CONFIG.MMCM_CLOCK_HOLD {false} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_REF_JITTER1 {0.010} CONFIG.MMCM_REF_JITTER2 {0.010} CONFIG.MMCM_STARTUP_WAIT {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT0_PHASE {0.000} CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT1_PHASE {0.000} CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT2_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT2_PHASE {0.000} CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT3_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT3_PHASE {0.000} CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT4_DIVIDE {6} CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT4_PHASE {0.000} CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT5_DIVIDE {3} CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT5_PHASE {0.000} CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} CONFIG.MMCM_CLKOUT6_DIVIDE {2} CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT6_PHASE {0.000} CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} CONFIG.OVERRIDE_PLL {false} CONFIG.PLL_NOTES {None} CONFIG.PLL_BANDWIDTH {OPTIMIZED} CONFIG.PLL_CLKFBOUT_MULT {4} CONFIG.PLL_CLKFBOUT_PHASE {0.000} CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} CONFIG.PLL_DIVCLK_DIVIDE {1} CONFIG.PLL_CLKIN_PERIOD {10.000} CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} CONFIG.PLL_REF_JITTER {0.010} CONFIG.PLL_CLKOUT0_DIVIDE {1} CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT0_PHASE {0.000} CONFIG.PLL_CLKOUT1_DIVIDE {1} CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT1_PHASE {0.000} CONFIG.PLL_CLKOUT2_DIVIDE {1} CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT2_PHASE {0.000} CONFIG.PLL_CLKOUT3_DIVIDE {1} CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT3_PHASE {0.000} CONFIG.PLL_CLKOUT4_DIVIDE {1} CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT4_PHASE {0.000} CONFIG.PLL_CLKOUT5_DIVIDE {1} CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} CONFIG.PLL_CLKOUT5_PHASE {0.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.USE_SAFE_CLOCK_STARTUP {false} CONFIG.USE_CLOCK_SEQUENCING {false} CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} CONFIG.USE_BOARD_FLOW {false} CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.AUTO_PRIMITIVE {MMCM} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.ENABLE_CDDC {false} CONFIG.CDDCDONE_PORT {cddcdone} CONFIG.CDDCREQ_PORT {cddcreq} CONFIG.ENABLE_CLKOUTPHY {false} CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} CONFIG.CLKOUT1_JITTER {107.579} CONFIG.CLKOUT1_PHASE_ERROR {87.187} CONFIG.CLKOUT2_JITTER {94.872} CONFIG.CLKOUT2_PHASE_ERROR {87.187} CONFIG.CLKOUT3_JITTER {122.171} CONFIG.CLKOUT3_PHASE_ERROR {87.187} CONFIG.CLKOUT4_JITTER {115.843} CONFIG.CLKOUT4_PHASE_ERROR {87.187} CONFIG.CLKOUT5_JITTER {102.096} CONFIG.CLKOUT5_PHASE_ERROR {87.187} CONFIG.CLKOUT6_JITTER {90.083} CONFIG.CLKOUT6_PHASE_ERROR {87.187} CONFIG.CLKOUT7_JITTER {83.777} CONFIG.CLKOUT7_PHASE_ERROR {87.187} CONFIG.INPUT_MODE {frequency} CONFIG.INTERFACE_SELECTION {Enable_AXI} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells clk_wiz_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 interconnect_axifull
set_property -quiet -dict [ list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1} CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.XBAR_DATA_WIDTH {32} CONFIG.PCHK_WAITS {0} CONFIG.PCHK_MAX_RD_BURSTS {2} CONFIG.PCHK_MAX_WR_BURSTS {2} CONFIG.SYNCHRONIZATION_STAGES {3} CONFIG.M00_HAS_REGSLICE {0} CONFIG.M01_HAS_REGSLICE {0} CONFIG.M02_HAS_REGSLICE {0} CONFIG.M03_HAS_REGSLICE {0} CONFIG.M04_HAS_REGSLICE {0} CONFIG.M05_HAS_REGSLICE {0} CONFIG.M06_HAS_REGSLICE {0} CONFIG.M07_HAS_REGSLICE {0} CONFIG.M08_HAS_REGSLICE {0} CONFIG.M09_HAS_REGSLICE {0} CONFIG.M10_HAS_REGSLICE {0} CONFIG.M11_HAS_REGSLICE {0} CONFIG.M12_HAS_REGSLICE {0} CONFIG.M13_HAS_REGSLICE {0} CONFIG.M14_HAS_REGSLICE {0} CONFIG.M15_HAS_REGSLICE {0} CONFIG.M16_HAS_REGSLICE {0} CONFIG.M17_HAS_REGSLICE {0} CONFIG.M18_HAS_REGSLICE {0} CONFIG.M19_HAS_REGSLICE {0} CONFIG.M20_HAS_REGSLICE {0} CONFIG.M21_HAS_REGSLICE {0} CONFIG.M22_HAS_REGSLICE {0} CONFIG.M23_HAS_REGSLICE {0} CONFIG.M24_HAS_REGSLICE {0} CONFIG.M25_HAS_REGSLICE {0} CONFIG.M26_HAS_REGSLICE {0} CONFIG.M27_HAS_REGSLICE {0} CONFIG.M28_HAS_REGSLICE {0} CONFIG.M29_HAS_REGSLICE {0} CONFIG.M30_HAS_REGSLICE {0} CONFIG.M31_HAS_REGSLICE {0} CONFIG.M32_HAS_REGSLICE {0} CONFIG.M33_HAS_REGSLICE {0} CONFIG.M34_HAS_REGSLICE {0} CONFIG.M35_HAS_REGSLICE {0} CONFIG.M36_HAS_REGSLICE {0} CONFIG.M37_HAS_REGSLICE {0} CONFIG.M38_HAS_REGSLICE {0} CONFIG.M39_HAS_REGSLICE {0} CONFIG.M40_HAS_REGSLICE {0} CONFIG.M41_HAS_REGSLICE {0} CONFIG.M42_HAS_REGSLICE {0} CONFIG.M43_HAS_REGSLICE {0} CONFIG.M44_HAS_REGSLICE {0} CONFIG.M45_HAS_REGSLICE {0} CONFIG.M46_HAS_REGSLICE {0} CONFIG.M47_HAS_REGSLICE {0} CONFIG.M48_HAS_REGSLICE {0} CONFIG.M49_HAS_REGSLICE {0} CONFIG.M50_HAS_REGSLICE {0} CONFIG.M51_HAS_REGSLICE {0} CONFIG.M52_HAS_REGSLICE {0} CONFIG.M53_HAS_REGSLICE {0} CONFIG.M54_HAS_REGSLICE {0} CONFIG.M55_HAS_REGSLICE {0} CONFIG.M56_HAS_REGSLICE {0} CONFIG.M57_HAS_REGSLICE {0} CONFIG.M58_HAS_REGSLICE {0} CONFIG.M59_HAS_REGSLICE {0} CONFIG.M60_HAS_REGSLICE {0} CONFIG.M61_HAS_REGSLICE {0} CONFIG.M62_HAS_REGSLICE {0} CONFIG.M63_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {0} CONFIG.M01_HAS_DATA_FIFO {0} CONFIG.M02_HAS_DATA_FIFO {0} CONFIG.M03_HAS_DATA_FIFO {0} CONFIG.M04_HAS_DATA_FIFO {0} CONFIG.M05_HAS_DATA_FIFO {0} CONFIG.M06_HAS_DATA_FIFO {0} CONFIG.M07_HAS_DATA_FIFO {0} CONFIG.M08_HAS_DATA_FIFO {0} CONFIG.M09_HAS_DATA_FIFO {0} CONFIG.M10_HAS_DATA_FIFO {0} CONFIG.M11_HAS_DATA_FIFO {0} CONFIG.M12_HAS_DATA_FIFO {0} CONFIG.M13_HAS_DATA_FIFO {0} CONFIG.M14_HAS_DATA_FIFO {0} CONFIG.M15_HAS_DATA_FIFO {0} CONFIG.M16_HAS_DATA_FIFO {0} CONFIG.M17_HAS_DATA_FIFO {0} CONFIG.M18_HAS_DATA_FIFO {0} CONFIG.M19_HAS_DATA_FIFO {0} CONFIG.M20_HAS_DATA_FIFO {0} CONFIG.M21_HAS_DATA_FIFO {0} CONFIG.M22_HAS_DATA_FIFO {0} CONFIG.M23_HAS_DATA_FIFO {0} CONFIG.M24_HAS_DATA_FIFO {0} CONFIG.M25_HAS_DATA_FIFO {0} CONFIG.M26_HAS_DATA_FIFO {0} CONFIG.M27_HAS_DATA_FIFO {0} CONFIG.M28_HAS_DATA_FIFO {0} CONFIG.M29_HAS_DATA_FIFO {0} CONFIG.M30_HAS_DATA_FIFO {0} CONFIG.M31_HAS_DATA_FIFO {0} CONFIG.M32_HAS_DATA_FIFO {0} CONFIG.M33_HAS_DATA_FIFO {0} CONFIG.M34_HAS_DATA_FIFO {0} CONFIG.M35_HAS_DATA_FIFO {0} CONFIG.M36_HAS_DATA_FIFO {0} CONFIG.M37_HAS_DATA_FIFO {0} CONFIG.M38_HAS_DATA_FIFO {0} CONFIG.M39_HAS_DATA_FIFO {0} CONFIG.M40_HAS_DATA_FIFO {0} CONFIG.M41_HAS_DATA_FIFO {0} CONFIG.M42_HAS_DATA_FIFO {0} CONFIG.M43_HAS_DATA_FIFO {0} CONFIG.M44_HAS_DATA_FIFO {0} CONFIG.M45_HAS_DATA_FIFO {0} CONFIG.M46_HAS_DATA_FIFO {0} CONFIG.M47_HAS_DATA_FIFO {0} CONFIG.M48_HAS_DATA_FIFO {0} CONFIG.M49_HAS_DATA_FIFO {0} CONFIG.M50_HAS_DATA_FIFO {0} CONFIG.M51_HAS_DATA_FIFO {0} CONFIG.M52_HAS_DATA_FIFO {0} CONFIG.M53_HAS_DATA_FIFO {0} CONFIG.M54_HAS_DATA_FIFO {0} CONFIG.M55_HAS_DATA_FIFO {0} CONFIG.M56_HAS_DATA_FIFO {0} CONFIG.M57_HAS_DATA_FIFO {0} CONFIG.M58_HAS_DATA_FIFO {0} CONFIG.M59_HAS_DATA_FIFO {0} CONFIG.M60_HAS_DATA_FIFO {0} CONFIG.M61_HAS_DATA_FIFO {0} CONFIG.M62_HAS_DATA_FIFO {0} CONFIG.M63_HAS_DATA_FIFO {0} CONFIG.S00_HAS_REGSLICE {0} CONFIG.S01_HAS_REGSLICE {0} CONFIG.S02_HAS_REGSLICE {0} CONFIG.S03_HAS_REGSLICE {0} CONFIG.S04_HAS_REGSLICE {0} CONFIG.S05_HAS_REGSLICE {0} CONFIG.S06_HAS_REGSLICE {0} CONFIG.S07_HAS_REGSLICE {0} CONFIG.S08_HAS_REGSLICE {0} CONFIG.S09_HAS_REGSLICE {0} CONFIG.S10_HAS_REGSLICE {0} CONFIG.S11_HAS_REGSLICE {0} CONFIG.S12_HAS_REGSLICE {0} CONFIG.S13_HAS_REGSLICE {0} CONFIG.S14_HAS_REGSLICE {0} CONFIG.S15_HAS_REGSLICE {0} CONFIG.S00_HAS_DATA_FIFO {0} CONFIG.S01_HAS_DATA_FIFO {0} CONFIG.S02_HAS_DATA_FIFO {0} CONFIG.S03_HAS_DATA_FIFO {0} CONFIG.S04_HAS_DATA_FIFO {0} CONFIG.S05_HAS_DATA_FIFO {0} CONFIG.S06_HAS_DATA_FIFO {0} CONFIG.S07_HAS_DATA_FIFO {0} CONFIG.S08_HAS_DATA_FIFO {0} CONFIG.S09_HAS_DATA_FIFO {0} CONFIG.S10_HAS_DATA_FIFO {0} CONFIG.S11_HAS_DATA_FIFO {0} CONFIG.S12_HAS_DATA_FIFO {0} CONFIG.S13_HAS_DATA_FIFO {0} CONFIG.S14_HAS_DATA_FIFO {0} CONFIG.S15_HAS_DATA_FIFO {0} CONFIG.M00_ISSUANCE {0} CONFIG.M01_ISSUANCE {0} CONFIG.M02_ISSUANCE {0} CONFIG.M03_ISSUANCE {0} CONFIG.M04_ISSUANCE {0} CONFIG.M05_ISSUANCE {0} CONFIG.M06_ISSUANCE {0} CONFIG.M07_ISSUANCE {0} CONFIG.M08_ISSUANCE {0} CONFIG.M09_ISSUANCE {0} CONFIG.M10_ISSUANCE {0} CONFIG.M11_ISSUANCE {0} CONFIG.M12_ISSUANCE {0} CONFIG.M13_ISSUANCE {0} CONFIG.M14_ISSUANCE {0} CONFIG.M15_ISSUANCE {0} CONFIG.M16_ISSUANCE {0} CONFIG.M17_ISSUANCE {0} CONFIG.M18_ISSUANCE {0} CONFIG.M19_ISSUANCE {0} CONFIG.M20_ISSUANCE {0} CONFIG.M21_ISSUANCE {0} CONFIG.M22_ISSUANCE {0} CONFIG.M23_ISSUANCE {0} CONFIG.M24_ISSUANCE {0} CONFIG.M25_ISSUANCE {0} CONFIG.M26_ISSUANCE {0} CONFIG.M27_ISSUANCE {0} CONFIG.M28_ISSUANCE {0} CONFIG.M29_ISSUANCE {0} CONFIG.M30_ISSUANCE {0} CONFIG.M31_ISSUANCE {0} CONFIG.M32_ISSUANCE {0} CONFIG.M33_ISSUANCE {0} CONFIG.M34_ISSUANCE {0} CONFIG.M35_ISSUANCE {0} CONFIG.M36_ISSUANCE {0} CONFIG.M37_ISSUANCE {0} CONFIG.M38_ISSUANCE {0} CONFIG.M39_ISSUANCE {0} CONFIG.M40_ISSUANCE {0} CONFIG.M41_ISSUANCE {0} CONFIG.M42_ISSUANCE {0} CONFIG.M43_ISSUANCE {0} CONFIG.M44_ISSUANCE {0} CONFIG.M45_ISSUANCE {0} CONFIG.M46_ISSUANCE {0} CONFIG.M47_ISSUANCE {0} CONFIG.M48_ISSUANCE {0} CONFIG.M49_ISSUANCE {0} CONFIG.M50_ISSUANCE {0} CONFIG.M51_ISSUANCE {0} CONFIG.M52_ISSUANCE {0} CONFIG.M53_ISSUANCE {0} CONFIG.M54_ISSUANCE {0} CONFIG.M55_ISSUANCE {0} CONFIG.M56_ISSUANCE {0} CONFIG.M57_ISSUANCE {0} CONFIG.M58_ISSUANCE {0} CONFIG.M59_ISSUANCE {0} CONFIG.M60_ISSUANCE {0} CONFIG.M61_ISSUANCE {0} CONFIG.M62_ISSUANCE {0} CONFIG.M63_ISSUANCE {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0} CONFIG.M02_SECURE {0} CONFIG.M03_SECURE {0} CONFIG.M04_SECURE {0} CONFIG.M05_SECURE {0} CONFIG.M06_SECURE {0} CONFIG.M07_SECURE {0} CONFIG.M08_SECURE {0} CONFIG.M09_SECURE {0} CONFIG.M10_SECURE {0} CONFIG.M11_SECURE {0} CONFIG.M12_SECURE {0} CONFIG.M13_SECURE {0} CONFIG.M14_SECURE {0} CONFIG.M15_SECURE {0} CONFIG.M16_SECURE {0} CONFIG.M17_SECURE {0} CONFIG.M18_SECURE {0} CONFIG.M19_SECURE {0} CONFIG.M20_SECURE {0} CONFIG.M21_SECURE {0} CONFIG.M22_SECURE {0} CONFIG.M23_SECURE {0} CONFIG.M24_SECURE {0} CONFIG.M25_SECURE {0} CONFIG.M26_SECURE {0} CONFIG.M27_SECURE {0} CONFIG.M28_SECURE {0} CONFIG.M29_SECURE {0} CONFIG.M30_SECURE {0} CONFIG.M31_SECURE {0} CONFIG.M32_SECURE {0} CONFIG.M33_SECURE {0} CONFIG.M34_SECURE {0} CONFIG.M35_SECURE {0} CONFIG.M36_SECURE {0} CONFIG.M37_SECURE {0} CONFIG.M38_SECURE {0} CONFIG.M39_SECURE {0} CONFIG.M40_SECURE {0} CONFIG.M41_SECURE {0} CONFIG.M42_SECURE {0} CONFIG.M43_SECURE {0} CONFIG.M44_SECURE {0} CONFIG.M45_SECURE {0} CONFIG.M46_SECURE {0} CONFIG.M47_SECURE {0} CONFIG.M48_SECURE {0} CONFIG.M49_SECURE {0} CONFIG.M50_SECURE {0} CONFIG.M51_SECURE {0} CONFIG.M52_SECURE {0} CONFIG.M53_SECURE {0} CONFIG.M54_SECURE {0} CONFIG.M55_SECURE {0} CONFIG.M56_SECURE {0} CONFIG.M57_SECURE {0} CONFIG.M58_SECURE {0} CONFIG.M59_SECURE {0} CONFIG.M60_SECURE {0} CONFIG.M61_SECURE {0} CONFIG.M62_SECURE {0} CONFIG.M63_SECURE {0} CONFIG.S00_ARB_PRIORITY {0} CONFIG.S01_ARB_PRIORITY {0} CONFIG.S02_ARB_PRIORITY {0} CONFIG.S03_ARB_PRIORITY {0} CONFIG.S04_ARB_PRIORITY {0} CONFIG.S05_ARB_PRIORITY {0} CONFIG.S06_ARB_PRIORITY {0} CONFIG.S07_ARB_PRIORITY {0} CONFIG.S08_ARB_PRIORITY {0} CONFIG.S09_ARB_PRIORITY {0} CONFIG.S10_ARB_PRIORITY {0} CONFIG.S11_ARB_PRIORITY {0} CONFIG.S12_ARB_PRIORITY {0} CONFIG.S13_ARB_PRIORITY {0} CONFIG.S14_ARB_PRIORITY {0} CONFIG.S15_ARB_PRIORITY {0} CONFIG.Component_Name {vitis_design_interconnect_axifull_0} CONFIG.EDK_IPTYPE {BUS} ]  [get_bd_cells interconnect_axifull]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 interconnect_axihpm0fpd
set_property -quiet -dict [ list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1} CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.XBAR_DATA_WIDTH {32} CONFIG.PCHK_WAITS {0} CONFIG.PCHK_MAX_RD_BURSTS {2} CONFIG.PCHK_MAX_WR_BURSTS {2} CONFIG.SYNCHRONIZATION_STAGES {3} CONFIG.M00_HAS_REGSLICE {0} CONFIG.M01_HAS_REGSLICE {0} CONFIG.M02_HAS_REGSLICE {0} CONFIG.M03_HAS_REGSLICE {0} CONFIG.M04_HAS_REGSLICE {0} CONFIG.M05_HAS_REGSLICE {0} CONFIG.M06_HAS_REGSLICE {0} CONFIG.M07_HAS_REGSLICE {0} CONFIG.M08_HAS_REGSLICE {0} CONFIG.M09_HAS_REGSLICE {0} CONFIG.M10_HAS_REGSLICE {0} CONFIG.M11_HAS_REGSLICE {0} CONFIG.M12_HAS_REGSLICE {0} CONFIG.M13_HAS_REGSLICE {0} CONFIG.M14_HAS_REGSLICE {0} CONFIG.M15_HAS_REGSLICE {0} CONFIG.M16_HAS_REGSLICE {0} CONFIG.M17_HAS_REGSLICE {0} CONFIG.M18_HAS_REGSLICE {0} CONFIG.M19_HAS_REGSLICE {0} CONFIG.M20_HAS_REGSLICE {0} CONFIG.M21_HAS_REGSLICE {0} CONFIG.M22_HAS_REGSLICE {0} CONFIG.M23_HAS_REGSLICE {0} CONFIG.M24_HAS_REGSLICE {0} CONFIG.M25_HAS_REGSLICE {0} CONFIG.M26_HAS_REGSLICE {0} CONFIG.M27_HAS_REGSLICE {0} CONFIG.M28_HAS_REGSLICE {0} CONFIG.M29_HAS_REGSLICE {0} CONFIG.M30_HAS_REGSLICE {0} CONFIG.M31_HAS_REGSLICE {0} CONFIG.M32_HAS_REGSLICE {0} CONFIG.M33_HAS_REGSLICE {0} CONFIG.M34_HAS_REGSLICE {0} CONFIG.M35_HAS_REGSLICE {0} CONFIG.M36_HAS_REGSLICE {0} CONFIG.M37_HAS_REGSLICE {0} CONFIG.M38_HAS_REGSLICE {0} CONFIG.M39_HAS_REGSLICE {0} CONFIG.M40_HAS_REGSLICE {0} CONFIG.M41_HAS_REGSLICE {0} CONFIG.M42_HAS_REGSLICE {0} CONFIG.M43_HAS_REGSLICE {0} CONFIG.M44_HAS_REGSLICE {0} CONFIG.M45_HAS_REGSLICE {0} CONFIG.M46_HAS_REGSLICE {0} CONFIG.M47_HAS_REGSLICE {0} CONFIG.M48_HAS_REGSLICE {0} CONFIG.M49_HAS_REGSLICE {0} CONFIG.M50_HAS_REGSLICE {0} CONFIG.M51_HAS_REGSLICE {0} CONFIG.M52_HAS_REGSLICE {0} CONFIG.M53_HAS_REGSLICE {0} CONFIG.M54_HAS_REGSLICE {0} CONFIG.M55_HAS_REGSLICE {0} CONFIG.M56_HAS_REGSLICE {0} CONFIG.M57_HAS_REGSLICE {0} CONFIG.M58_HAS_REGSLICE {0} CONFIG.M59_HAS_REGSLICE {0} CONFIG.M60_HAS_REGSLICE {0} CONFIG.M61_HAS_REGSLICE {0} CONFIG.M62_HAS_REGSLICE {0} CONFIG.M63_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {0} CONFIG.M01_HAS_DATA_FIFO {0} CONFIG.M02_HAS_DATA_FIFO {0} CONFIG.M03_HAS_DATA_FIFO {0} CONFIG.M04_HAS_DATA_FIFO {0} CONFIG.M05_HAS_DATA_FIFO {0} CONFIG.M06_HAS_DATA_FIFO {0} CONFIG.M07_HAS_DATA_FIFO {0} CONFIG.M08_HAS_DATA_FIFO {0} CONFIG.M09_HAS_DATA_FIFO {0} CONFIG.M10_HAS_DATA_FIFO {0} CONFIG.M11_HAS_DATA_FIFO {0} CONFIG.M12_HAS_DATA_FIFO {0} CONFIG.M13_HAS_DATA_FIFO {0} CONFIG.M14_HAS_DATA_FIFO {0} CONFIG.M15_HAS_DATA_FIFO {0} CONFIG.M16_HAS_DATA_FIFO {0} CONFIG.M17_HAS_DATA_FIFO {0} CONFIG.M18_HAS_DATA_FIFO {0} CONFIG.M19_HAS_DATA_FIFO {0} CONFIG.M20_HAS_DATA_FIFO {0} CONFIG.M21_HAS_DATA_FIFO {0} CONFIG.M22_HAS_DATA_FIFO {0} CONFIG.M23_HAS_DATA_FIFO {0} CONFIG.M24_HAS_DATA_FIFO {0} CONFIG.M25_HAS_DATA_FIFO {0} CONFIG.M26_HAS_DATA_FIFO {0} CONFIG.M27_HAS_DATA_FIFO {0} CONFIG.M28_HAS_DATA_FIFO {0} CONFIG.M29_HAS_DATA_FIFO {0} CONFIG.M30_HAS_DATA_FIFO {0} CONFIG.M31_HAS_DATA_FIFO {0} CONFIG.M32_HAS_DATA_FIFO {0} CONFIG.M33_HAS_DATA_FIFO {0} CONFIG.M34_HAS_DATA_FIFO {0} CONFIG.M35_HAS_DATA_FIFO {0} CONFIG.M36_HAS_DATA_FIFO {0} CONFIG.M37_HAS_DATA_FIFO {0} CONFIG.M38_HAS_DATA_FIFO {0} CONFIG.M39_HAS_DATA_FIFO {0} CONFIG.M40_HAS_DATA_FIFO {0} CONFIG.M41_HAS_DATA_FIFO {0} CONFIG.M42_HAS_DATA_FIFO {0} CONFIG.M43_HAS_DATA_FIFO {0} CONFIG.M44_HAS_DATA_FIFO {0} CONFIG.M45_HAS_DATA_FIFO {0} CONFIG.M46_HAS_DATA_FIFO {0} CONFIG.M47_HAS_DATA_FIFO {0} CONFIG.M48_HAS_DATA_FIFO {0} CONFIG.M49_HAS_DATA_FIFO {0} CONFIG.M50_HAS_DATA_FIFO {0} CONFIG.M51_HAS_DATA_FIFO {0} CONFIG.M52_HAS_DATA_FIFO {0} CONFIG.M53_HAS_DATA_FIFO {0} CONFIG.M54_HAS_DATA_FIFO {0} CONFIG.M55_HAS_DATA_FIFO {0} CONFIG.M56_HAS_DATA_FIFO {0} CONFIG.M57_HAS_DATA_FIFO {0} CONFIG.M58_HAS_DATA_FIFO {0} CONFIG.M59_HAS_DATA_FIFO {0} CONFIG.M60_HAS_DATA_FIFO {0} CONFIG.M61_HAS_DATA_FIFO {0} CONFIG.M62_HAS_DATA_FIFO {0} CONFIG.M63_HAS_DATA_FIFO {0} CONFIG.S00_HAS_REGSLICE {0} CONFIG.S01_HAS_REGSLICE {0} CONFIG.S02_HAS_REGSLICE {0} CONFIG.S03_HAS_REGSLICE {0} CONFIG.S04_HAS_REGSLICE {0} CONFIG.S05_HAS_REGSLICE {0} CONFIG.S06_HAS_REGSLICE {0} CONFIG.S07_HAS_REGSLICE {0} CONFIG.S08_HAS_REGSLICE {0} CONFIG.S09_HAS_REGSLICE {0} CONFIG.S10_HAS_REGSLICE {0} CONFIG.S11_HAS_REGSLICE {0} CONFIG.S12_HAS_REGSLICE {0} CONFIG.S13_HAS_REGSLICE {0} CONFIG.S14_HAS_REGSLICE {0} CONFIG.S15_HAS_REGSLICE {0} CONFIG.S00_HAS_DATA_FIFO {0} CONFIG.S01_HAS_DATA_FIFO {0} CONFIG.S02_HAS_DATA_FIFO {0} CONFIG.S03_HAS_DATA_FIFO {0} CONFIG.S04_HAS_DATA_FIFO {0} CONFIG.S05_HAS_DATA_FIFO {0} CONFIG.S06_HAS_DATA_FIFO {0} CONFIG.S07_HAS_DATA_FIFO {0} CONFIG.S08_HAS_DATA_FIFO {0} CONFIG.S09_HAS_DATA_FIFO {0} CONFIG.S10_HAS_DATA_FIFO {0} CONFIG.S11_HAS_DATA_FIFO {0} CONFIG.S12_HAS_DATA_FIFO {0} CONFIG.S13_HAS_DATA_FIFO {0} CONFIG.S14_HAS_DATA_FIFO {0} CONFIG.S15_HAS_DATA_FIFO {0} CONFIG.M00_ISSUANCE {0} CONFIG.M01_ISSUANCE {0} CONFIG.M02_ISSUANCE {0} CONFIG.M03_ISSUANCE {0} CONFIG.M04_ISSUANCE {0} CONFIG.M05_ISSUANCE {0} CONFIG.M06_ISSUANCE {0} CONFIG.M07_ISSUANCE {0} CONFIG.M08_ISSUANCE {0} CONFIG.M09_ISSUANCE {0} CONFIG.M10_ISSUANCE {0} CONFIG.M11_ISSUANCE {0} CONFIG.M12_ISSUANCE {0} CONFIG.M13_ISSUANCE {0} CONFIG.M14_ISSUANCE {0} CONFIG.M15_ISSUANCE {0} CONFIG.M16_ISSUANCE {0} CONFIG.M17_ISSUANCE {0} CONFIG.M18_ISSUANCE {0} CONFIG.M19_ISSUANCE {0} CONFIG.M20_ISSUANCE {0} CONFIG.M21_ISSUANCE {0} CONFIG.M22_ISSUANCE {0} CONFIG.M23_ISSUANCE {0} CONFIG.M24_ISSUANCE {0} CONFIG.M25_ISSUANCE {0} CONFIG.M26_ISSUANCE {0} CONFIG.M27_ISSUANCE {0} CONFIG.M28_ISSUANCE {0} CONFIG.M29_ISSUANCE {0} CONFIG.M30_ISSUANCE {0} CONFIG.M31_ISSUANCE {0} CONFIG.M32_ISSUANCE {0} CONFIG.M33_ISSUANCE {0} CONFIG.M34_ISSUANCE {0} CONFIG.M35_ISSUANCE {0} CONFIG.M36_ISSUANCE {0} CONFIG.M37_ISSUANCE {0} CONFIG.M38_ISSUANCE {0} CONFIG.M39_ISSUANCE {0} CONFIG.M40_ISSUANCE {0} CONFIG.M41_ISSUANCE {0} CONFIG.M42_ISSUANCE {0} CONFIG.M43_ISSUANCE {0} CONFIG.M44_ISSUANCE {0} CONFIG.M45_ISSUANCE {0} CONFIG.M46_ISSUANCE {0} CONFIG.M47_ISSUANCE {0} CONFIG.M48_ISSUANCE {0} CONFIG.M49_ISSUANCE {0} CONFIG.M50_ISSUANCE {0} CONFIG.M51_ISSUANCE {0} CONFIG.M52_ISSUANCE {0} CONFIG.M53_ISSUANCE {0} CONFIG.M54_ISSUANCE {0} CONFIG.M55_ISSUANCE {0} CONFIG.M56_ISSUANCE {0} CONFIG.M57_ISSUANCE {0} CONFIG.M58_ISSUANCE {0} CONFIG.M59_ISSUANCE {0} CONFIG.M60_ISSUANCE {0} CONFIG.M61_ISSUANCE {0} CONFIG.M62_ISSUANCE {0} CONFIG.M63_ISSUANCE {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0} CONFIG.M02_SECURE {0} CONFIG.M03_SECURE {0} CONFIG.M04_SECURE {0} CONFIG.M05_SECURE {0} CONFIG.M06_SECURE {0} CONFIG.M07_SECURE {0} CONFIG.M08_SECURE {0} CONFIG.M09_SECURE {0} CONFIG.M10_SECURE {0} CONFIG.M11_SECURE {0} CONFIG.M12_SECURE {0} CONFIG.M13_SECURE {0} CONFIG.M14_SECURE {0} CONFIG.M15_SECURE {0} CONFIG.M16_SECURE {0} CONFIG.M17_SECURE {0} CONFIG.M18_SECURE {0} CONFIG.M19_SECURE {0} CONFIG.M20_SECURE {0} CONFIG.M21_SECURE {0} CONFIG.M22_SECURE {0} CONFIG.M23_SECURE {0} CONFIG.M24_SECURE {0} CONFIG.M25_SECURE {0} CONFIG.M26_SECURE {0} CONFIG.M27_SECURE {0} CONFIG.M28_SECURE {0} CONFIG.M29_SECURE {0} CONFIG.M30_SECURE {0} CONFIG.M31_SECURE {0} CONFIG.M32_SECURE {0} CONFIG.M33_SECURE {0} CONFIG.M34_SECURE {0} CONFIG.M35_SECURE {0} CONFIG.M36_SECURE {0} CONFIG.M37_SECURE {0} CONFIG.M38_SECURE {0} CONFIG.M39_SECURE {0} CONFIG.M40_SECURE {0} CONFIG.M41_SECURE {0} CONFIG.M42_SECURE {0} CONFIG.M43_SECURE {0} CONFIG.M44_SECURE {0} CONFIG.M45_SECURE {0} CONFIG.M46_SECURE {0} CONFIG.M47_SECURE {0} CONFIG.M48_SECURE {0} CONFIG.M49_SECURE {0} CONFIG.M50_SECURE {0} CONFIG.M51_SECURE {0} CONFIG.M52_SECURE {0} CONFIG.M53_SECURE {0} CONFIG.M54_SECURE {0} CONFIG.M55_SECURE {0} CONFIG.M56_SECURE {0} CONFIG.M57_SECURE {0} CONFIG.M58_SECURE {0} CONFIG.M59_SECURE {0} CONFIG.M60_SECURE {0} CONFIG.M61_SECURE {0} CONFIG.M62_SECURE {0} CONFIG.M63_SECURE {0} CONFIG.S00_ARB_PRIORITY {0} CONFIG.S01_ARB_PRIORITY {0} CONFIG.S02_ARB_PRIORITY {0} CONFIG.S03_ARB_PRIORITY {0} CONFIG.S04_ARB_PRIORITY {0} CONFIG.S05_ARB_PRIORITY {0} CONFIG.S06_ARB_PRIORITY {0} CONFIG.S07_ARB_PRIORITY {0} CONFIG.S08_ARB_PRIORITY {0} CONFIG.S09_ARB_PRIORITY {0} CONFIG.S10_ARB_PRIORITY {0} CONFIG.S11_ARB_PRIORITY {0} CONFIG.S12_ARB_PRIORITY {0} CONFIG.S13_ARB_PRIORITY {0} CONFIG.S14_ARB_PRIORITY {0} CONFIG.S15_ARB_PRIORITY {0} CONFIG.Component_Name {vitis_design_interconnect_axihpm0fpd_0} CONFIG.EDK_IPTYPE {BUS} ]  [get_bd_cells interconnect_axihpm0fpd]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 interconnect_axilite
set_property -quiet -dict [ list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1} CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.XBAR_DATA_WIDTH {32} CONFIG.PCHK_WAITS {0} CONFIG.PCHK_MAX_RD_BURSTS {2} CONFIG.PCHK_MAX_WR_BURSTS {2} CONFIG.SYNCHRONIZATION_STAGES {3} CONFIG.M00_HAS_REGSLICE {0} CONFIG.M01_HAS_REGSLICE {0} CONFIG.M02_HAS_REGSLICE {0} CONFIG.M03_HAS_REGSLICE {0} CONFIG.M04_HAS_REGSLICE {0} CONFIG.M05_HAS_REGSLICE {0} CONFIG.M06_HAS_REGSLICE {0} CONFIG.M07_HAS_REGSLICE {0} CONFIG.M08_HAS_REGSLICE {0} CONFIG.M09_HAS_REGSLICE {0} CONFIG.M10_HAS_REGSLICE {0} CONFIG.M11_HAS_REGSLICE {0} CONFIG.M12_HAS_REGSLICE {0} CONFIG.M13_HAS_REGSLICE {0} CONFIG.M14_HAS_REGSLICE {0} CONFIG.M15_HAS_REGSLICE {0} CONFIG.M16_HAS_REGSLICE {0} CONFIG.M17_HAS_REGSLICE {0} CONFIG.M18_HAS_REGSLICE {0} CONFIG.M19_HAS_REGSLICE {0} CONFIG.M20_HAS_REGSLICE {0} CONFIG.M21_HAS_REGSLICE {0} CONFIG.M22_HAS_REGSLICE {0} CONFIG.M23_HAS_REGSLICE {0} CONFIG.M24_HAS_REGSLICE {0} CONFIG.M25_HAS_REGSLICE {0} CONFIG.M26_HAS_REGSLICE {0} CONFIG.M27_HAS_REGSLICE {0} CONFIG.M28_HAS_REGSLICE {0} CONFIG.M29_HAS_REGSLICE {0} CONFIG.M30_HAS_REGSLICE {0} CONFIG.M31_HAS_REGSLICE {0} CONFIG.M32_HAS_REGSLICE {0} CONFIG.M33_HAS_REGSLICE {0} CONFIG.M34_HAS_REGSLICE {0} CONFIG.M35_HAS_REGSLICE {0} CONFIG.M36_HAS_REGSLICE {0} CONFIG.M37_HAS_REGSLICE {0} CONFIG.M38_HAS_REGSLICE {0} CONFIG.M39_HAS_REGSLICE {0} CONFIG.M40_HAS_REGSLICE {0} CONFIG.M41_HAS_REGSLICE {0} CONFIG.M42_HAS_REGSLICE {0} CONFIG.M43_HAS_REGSLICE {0} CONFIG.M44_HAS_REGSLICE {0} CONFIG.M45_HAS_REGSLICE {0} CONFIG.M46_HAS_REGSLICE {0} CONFIG.M47_HAS_REGSLICE {0} CONFIG.M48_HAS_REGSLICE {0} CONFIG.M49_HAS_REGSLICE {0} CONFIG.M50_HAS_REGSLICE {0} CONFIG.M51_HAS_REGSLICE {0} CONFIG.M52_HAS_REGSLICE {0} CONFIG.M53_HAS_REGSLICE {0} CONFIG.M54_HAS_REGSLICE {0} CONFIG.M55_HAS_REGSLICE {0} CONFIG.M56_HAS_REGSLICE {0} CONFIG.M57_HAS_REGSLICE {0} CONFIG.M58_HAS_REGSLICE {0} CONFIG.M59_HAS_REGSLICE {0} CONFIG.M60_HAS_REGSLICE {0} CONFIG.M61_HAS_REGSLICE {0} CONFIG.M62_HAS_REGSLICE {0} CONFIG.M63_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {0} CONFIG.M01_HAS_DATA_FIFO {0} CONFIG.M02_HAS_DATA_FIFO {0} CONFIG.M03_HAS_DATA_FIFO {0} CONFIG.M04_HAS_DATA_FIFO {0} CONFIG.M05_HAS_DATA_FIFO {0} CONFIG.M06_HAS_DATA_FIFO {0} CONFIG.M07_HAS_DATA_FIFO {0} CONFIG.M08_HAS_DATA_FIFO {0} CONFIG.M09_HAS_DATA_FIFO {0} CONFIG.M10_HAS_DATA_FIFO {0} CONFIG.M11_HAS_DATA_FIFO {0} CONFIG.M12_HAS_DATA_FIFO {0} CONFIG.M13_HAS_DATA_FIFO {0} CONFIG.M14_HAS_DATA_FIFO {0} CONFIG.M15_HAS_DATA_FIFO {0} CONFIG.M16_HAS_DATA_FIFO {0} CONFIG.M17_HAS_DATA_FIFO {0} CONFIG.M18_HAS_DATA_FIFO {0} CONFIG.M19_HAS_DATA_FIFO {0} CONFIG.M20_HAS_DATA_FIFO {0} CONFIG.M21_HAS_DATA_FIFO {0} CONFIG.M22_HAS_DATA_FIFO {0} CONFIG.M23_HAS_DATA_FIFO {0} CONFIG.M24_HAS_DATA_FIFO {0} CONFIG.M25_HAS_DATA_FIFO {0} CONFIG.M26_HAS_DATA_FIFO {0} CONFIG.M27_HAS_DATA_FIFO {0} CONFIG.M28_HAS_DATA_FIFO {0} CONFIG.M29_HAS_DATA_FIFO {0} CONFIG.M30_HAS_DATA_FIFO {0} CONFIG.M31_HAS_DATA_FIFO {0} CONFIG.M32_HAS_DATA_FIFO {0} CONFIG.M33_HAS_DATA_FIFO {0} CONFIG.M34_HAS_DATA_FIFO {0} CONFIG.M35_HAS_DATA_FIFO {0} CONFIG.M36_HAS_DATA_FIFO {0} CONFIG.M37_HAS_DATA_FIFO {0} CONFIG.M38_HAS_DATA_FIFO {0} CONFIG.M39_HAS_DATA_FIFO {0} CONFIG.M40_HAS_DATA_FIFO {0} CONFIG.M41_HAS_DATA_FIFO {0} CONFIG.M42_HAS_DATA_FIFO {0} CONFIG.M43_HAS_DATA_FIFO {0} CONFIG.M44_HAS_DATA_FIFO {0} CONFIG.M45_HAS_DATA_FIFO {0} CONFIG.M46_HAS_DATA_FIFO {0} CONFIG.M47_HAS_DATA_FIFO {0} CONFIG.M48_HAS_DATA_FIFO {0} CONFIG.M49_HAS_DATA_FIFO {0} CONFIG.M50_HAS_DATA_FIFO {0} CONFIG.M51_HAS_DATA_FIFO {0} CONFIG.M52_HAS_DATA_FIFO {0} CONFIG.M53_HAS_DATA_FIFO {0} CONFIG.M54_HAS_DATA_FIFO {0} CONFIG.M55_HAS_DATA_FIFO {0} CONFIG.M56_HAS_DATA_FIFO {0} CONFIG.M57_HAS_DATA_FIFO {0} CONFIG.M58_HAS_DATA_FIFO {0} CONFIG.M59_HAS_DATA_FIFO {0} CONFIG.M60_HAS_DATA_FIFO {0} CONFIG.M61_HAS_DATA_FIFO {0} CONFIG.M62_HAS_DATA_FIFO {0} CONFIG.M63_HAS_DATA_FIFO {0} CONFIG.S00_HAS_REGSLICE {0} CONFIG.S01_HAS_REGSLICE {0} CONFIG.S02_HAS_REGSLICE {0} CONFIG.S03_HAS_REGSLICE {0} CONFIG.S04_HAS_REGSLICE {0} CONFIG.S05_HAS_REGSLICE {0} CONFIG.S06_HAS_REGSLICE {0} CONFIG.S07_HAS_REGSLICE {0} CONFIG.S08_HAS_REGSLICE {0} CONFIG.S09_HAS_REGSLICE {0} CONFIG.S10_HAS_REGSLICE {0} CONFIG.S11_HAS_REGSLICE {0} CONFIG.S12_HAS_REGSLICE {0} CONFIG.S13_HAS_REGSLICE {0} CONFIG.S14_HAS_REGSLICE {0} CONFIG.S15_HAS_REGSLICE {0} CONFIG.S00_HAS_DATA_FIFO {0} CONFIG.S01_HAS_DATA_FIFO {0} CONFIG.S02_HAS_DATA_FIFO {0} CONFIG.S03_HAS_DATA_FIFO {0} CONFIG.S04_HAS_DATA_FIFO {0} CONFIG.S05_HAS_DATA_FIFO {0} CONFIG.S06_HAS_DATA_FIFO {0} CONFIG.S07_HAS_DATA_FIFO {0} CONFIG.S08_HAS_DATA_FIFO {0} CONFIG.S09_HAS_DATA_FIFO {0} CONFIG.S10_HAS_DATA_FIFO {0} CONFIG.S11_HAS_DATA_FIFO {0} CONFIG.S12_HAS_DATA_FIFO {0} CONFIG.S13_HAS_DATA_FIFO {0} CONFIG.S14_HAS_DATA_FIFO {0} CONFIG.S15_HAS_DATA_FIFO {0} CONFIG.M00_ISSUANCE {0} CONFIG.M01_ISSUANCE {0} CONFIG.M02_ISSUANCE {0} CONFIG.M03_ISSUANCE {0} CONFIG.M04_ISSUANCE {0} CONFIG.M05_ISSUANCE {0} CONFIG.M06_ISSUANCE {0} CONFIG.M07_ISSUANCE {0} CONFIG.M08_ISSUANCE {0} CONFIG.M09_ISSUANCE {0} CONFIG.M10_ISSUANCE {0} CONFIG.M11_ISSUANCE {0} CONFIG.M12_ISSUANCE {0} CONFIG.M13_ISSUANCE {0} CONFIG.M14_ISSUANCE {0} CONFIG.M15_ISSUANCE {0} CONFIG.M16_ISSUANCE {0} CONFIG.M17_ISSUANCE {0} CONFIG.M18_ISSUANCE {0} CONFIG.M19_ISSUANCE {0} CONFIG.M20_ISSUANCE {0} CONFIG.M21_ISSUANCE {0} CONFIG.M22_ISSUANCE {0} CONFIG.M23_ISSUANCE {0} CONFIG.M24_ISSUANCE {0} CONFIG.M25_ISSUANCE {0} CONFIG.M26_ISSUANCE {0} CONFIG.M27_ISSUANCE {0} CONFIG.M28_ISSUANCE {0} CONFIG.M29_ISSUANCE {0} CONFIG.M30_ISSUANCE {0} CONFIG.M31_ISSUANCE {0} CONFIG.M32_ISSUANCE {0} CONFIG.M33_ISSUANCE {0} CONFIG.M34_ISSUANCE {0} CONFIG.M35_ISSUANCE {0} CONFIG.M36_ISSUANCE {0} CONFIG.M37_ISSUANCE {0} CONFIG.M38_ISSUANCE {0} CONFIG.M39_ISSUANCE {0} CONFIG.M40_ISSUANCE {0} CONFIG.M41_ISSUANCE {0} CONFIG.M42_ISSUANCE {0} CONFIG.M43_ISSUANCE {0} CONFIG.M44_ISSUANCE {0} CONFIG.M45_ISSUANCE {0} CONFIG.M46_ISSUANCE {0} CONFIG.M47_ISSUANCE {0} CONFIG.M48_ISSUANCE {0} CONFIG.M49_ISSUANCE {0} CONFIG.M50_ISSUANCE {0} CONFIG.M51_ISSUANCE {0} CONFIG.M52_ISSUANCE {0} CONFIG.M53_ISSUANCE {0} CONFIG.M54_ISSUANCE {0} CONFIG.M55_ISSUANCE {0} CONFIG.M56_ISSUANCE {0} CONFIG.M57_ISSUANCE {0} CONFIG.M58_ISSUANCE {0} CONFIG.M59_ISSUANCE {0} CONFIG.M60_ISSUANCE {0} CONFIG.M61_ISSUANCE {0} CONFIG.M62_ISSUANCE {0} CONFIG.M63_ISSUANCE {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0} CONFIG.M02_SECURE {0} CONFIG.M03_SECURE {0} CONFIG.M04_SECURE {0} CONFIG.M05_SECURE {0} CONFIG.M06_SECURE {0} CONFIG.M07_SECURE {0} CONFIG.M08_SECURE {0} CONFIG.M09_SECURE {0} CONFIG.M10_SECURE {0} CONFIG.M11_SECURE {0} CONFIG.M12_SECURE {0} CONFIG.M13_SECURE {0} CONFIG.M14_SECURE {0} CONFIG.M15_SECURE {0} CONFIG.M16_SECURE {0} CONFIG.M17_SECURE {0} CONFIG.M18_SECURE {0} CONFIG.M19_SECURE {0} CONFIG.M20_SECURE {0} CONFIG.M21_SECURE {0} CONFIG.M22_SECURE {0} CONFIG.M23_SECURE {0} CONFIG.M24_SECURE {0} CONFIG.M25_SECURE {0} CONFIG.M26_SECURE {0} CONFIG.M27_SECURE {0} CONFIG.M28_SECURE {0} CONFIG.M29_SECURE {0} CONFIG.M30_SECURE {0} CONFIG.M31_SECURE {0} CONFIG.M32_SECURE {0} CONFIG.M33_SECURE {0} CONFIG.M34_SECURE {0} CONFIG.M35_SECURE {0} CONFIG.M36_SECURE {0} CONFIG.M37_SECURE {0} CONFIG.M38_SECURE {0} CONFIG.M39_SECURE {0} CONFIG.M40_SECURE {0} CONFIG.M41_SECURE {0} CONFIG.M42_SECURE {0} CONFIG.M43_SECURE {0} CONFIG.M44_SECURE {0} CONFIG.M45_SECURE {0} CONFIG.M46_SECURE {0} CONFIG.M47_SECURE {0} CONFIG.M48_SECURE {0} CONFIG.M49_SECURE {0} CONFIG.M50_SECURE {0} CONFIG.M51_SECURE {0} CONFIG.M52_SECURE {0} CONFIG.M53_SECURE {0} CONFIG.M54_SECURE {0} CONFIG.M55_SECURE {0} CONFIG.M56_SECURE {0} CONFIG.M57_SECURE {0} CONFIG.M58_SECURE {0} CONFIG.M59_SECURE {0} CONFIG.M60_SECURE {0} CONFIG.M61_SECURE {0} CONFIG.M62_SECURE {0} CONFIG.M63_SECURE {0} CONFIG.S00_ARB_PRIORITY {0} CONFIG.S01_ARB_PRIORITY {0} CONFIG.S02_ARB_PRIORITY {0} CONFIG.S03_ARB_PRIORITY {0} CONFIG.S04_ARB_PRIORITY {0} CONFIG.S05_ARB_PRIORITY {0} CONFIG.S06_ARB_PRIORITY {0} CONFIG.S07_ARB_PRIORITY {0} CONFIG.S08_ARB_PRIORITY {0} CONFIG.S09_ARB_PRIORITY {0} CONFIG.S10_ARB_PRIORITY {0} CONFIG.S11_ARB_PRIORITY {0} CONFIG.S12_ARB_PRIORITY {0} CONFIG.S13_ARB_PRIORITY {0} CONFIG.S14_ARB_PRIORITY {0} CONFIG.S15_ARB_PRIORITY {0} CONFIG.Component_Name {vitis_design_interconnect_axilite_0} CONFIG.EDK_IPTYPE {BUS} ]  [get_bd_cells interconnect_axilite]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_0_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_1_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_2_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_2]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_3
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_3_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_3]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_4
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_4_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_4]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_5
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_5_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_5]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_6
set_property -quiet -dict [ list CONFIG.C_FAMILY {zynquplus} CONFIG.C_EXT_RST_WIDTH {4} CONFIG.C_AUX_RST_WIDTH {4} CONFIG.C_EXT_RESET_HIGH {0} CONFIG.C_AUX_RESET_HIGH {0} CONFIG.C_NUM_BUS_RST {1} CONFIG.C_NUM_PERP_RST {1} CONFIG.C_NUM_INTERCONNECT_ARESETN {1} CONFIG.C_NUM_PERP_ARESETN {1} CONFIG.Component_Name {vitis_design_proc_sys_reset_6_0} CONFIG.USE_BOARD_FLOW {false} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.EDK_IPTYPE {PERIPHERAL} ]  [get_bd_cells proc_sys_reset_6]
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 ps_e
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1"} [get_bd_cells ps_e]
set_property -quiet -dict [ list CONFIG.C_DP_USE_AUDIO {0} CONFIG.C_DP_USE_VIDEO {0} CONFIG.C_MAXIGP0_DATA_WIDTH {128} CONFIG.C_MAXIGP1_DATA_WIDTH {128} CONFIG.C_MAXIGP2_DATA_WIDTH {32} CONFIG.C_SAXIGP0_DATA_WIDTH {32} CONFIG.C_SAXIGP1_DATA_WIDTH {128} CONFIG.C_SAXIGP2_DATA_WIDTH {128} CONFIG.C_SAXIGP3_DATA_WIDTH {128} CONFIG.C_SAXIGP4_DATA_WIDTH {128} CONFIG.C_SAXIGP5_DATA_WIDTH {128} CONFIG.C_SAXIGP6_DATA_WIDTH {128} CONFIG.C_USE_DIFF_RW_CLK_GP0 {0} CONFIG.C_USE_DIFF_RW_CLK_GP1 {0} CONFIG.C_USE_DIFF_RW_CLK_GP2 {0} CONFIG.C_USE_DIFF_RW_CLK_GP3 {0} CONFIG.C_USE_DIFF_RW_CLK_GP4 {0} CONFIG.C_USE_DIFF_RW_CLK_GP5 {0} CONFIG.C_USE_DIFF_RW_CLK_GP6 {0} CONFIG.C_EN_FIFO_ENET0 {0} CONFIG.C_EN_FIFO_ENET1 {0} CONFIG.C_EN_FIFO_ENET2 {0} CONFIG.C_EN_FIFO_ENET3 {0} CONFIG.C_PL_CLK0_BUF {TRUE} CONFIG.C_PL_CLK1_BUF {FALSE} CONFIG.C_PL_CLK2_BUF {FALSE} CONFIG.C_PL_CLK3_BUF {FALSE} CONFIG.C_TRACE_PIPELINE_WIDTH {8} CONFIG.C_EN_EMIO_TRACE {0} CONFIG.C_TRACE_DATA_WIDTH {32} CONFIG.C_USE_DEBUG_TEST {0} CONFIG.C_SD0_INTERNAL_BUS_WIDTH {5} CONFIG.C_SD1_INTERNAL_BUS_WIDTH {4} CONFIG.C_NUM_F2P_0_INTR_INPUTS {1} CONFIG.C_NUM_F2P_1_INTR_INPUTS {1} CONFIG.C_EMIO_GPIO_WIDTH {95} CONFIG.C_NUM_FABRIC_RESETS {1} CONFIG.PSU_VALUE_SILVERSION {3} CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} CONFIG.PSU__EN_AXI_STATUS_PORTS {0} CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333333} CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} CONFIG.PSU__VIDEO_REF_CLK__IO {<Select>} CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} CONFIG.PSU__PSS_ALT_REF_CLK__IO {<Select>} CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} CONFIG.PSU__CAN0__PERIPHERAL__IO {<Select>} CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} CONFIG.PSU__CAN0__GRP_CLK__IO {<Select>} CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 24 .. 25} CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} CONFIG.PSU__CAN1__GRP_CLK__IO {<Select>} CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} CONFIG.PSU__ACT_DDR_FREQ_MHZ {1050.000000} CONFIG.PSU__ENET0__GRP_MDIO__IO {<Select>} CONFIG.PSU__GEM__TSU__ENABLE {0} CONFIG.PSU__GEM__TSU__IO {<Select>} CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} CONFIG.PSU__ENET0__FIFO__ENABLE {0} CONFIG.PSU__ENET0__PTP__ENABLE {0} CONFIG.PSU__ENET0__PERIPHERAL__IO {<Select>} CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} CONFIG.PSU__ENET1__FIFO__ENABLE {0} CONFIG.PSU__ENET1__PTP__ENABLE {0} CONFIG.PSU__ENET1__PERIPHERAL__IO {<Select>} CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} CONFIG.PSU__FPGA_PL0_ENABLE {1} CONFIG.PSU__FPGA_PL1_ENABLE {0} CONFIG.PSU__FPGA_PL2_ENABLE {0} CONFIG.PSU__FPGA_PL3_ENABLE {0} CONFIG.PSU__ENET1__GRP_MDIO__IO {<Select>} CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} CONFIG.PSU__ENET2__FIFO__ENABLE {0} CONFIG.PSU__ENET2__PTP__ENABLE {0} CONFIG.PSU__ENET2__PERIPHERAL__IO {<Select>} CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} CONFIG.PSU__ENET2__GRP_MDIO__IO {<Select>} CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} CONFIG.PSU__ENET3__FIFO__ENABLE {0} CONFIG.PSU__ENET3__PTP__ENABLE {0} CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {<Select>} CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO0_MIO__IO {<Select>} CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO1_MIO__IO {<Select>} CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO2_MIO__IO {<Select>} CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0} CONFIG.PSU__I2C0__PERIPHERAL__IO {<Select>} CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} CONFIG.PSU__I2C0__GRP_INT__IO {<Select>} CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} CONFIG.PSU__I2C1__GRP_INT__IO {<Select>} CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_IO {<Select>} CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_IO {<Select>} CONFIG.PSU__PCIE__LANE0__ENABLE {0} CONFIG.PSU__PCIE__LANE0__IO {<Select>} CONFIG.PSU__PCIE__LANE1__ENABLE {0} CONFIG.PSU__PCIE__LANE1__IO {<Select>} CONFIG.PSU__PCIE__LANE2__ENABLE {0} CONFIG.PSU__PCIE__LANE2__IO {<Select>} CONFIG.PSU__PCIE__LANE3__ENABLE {0} CONFIG.PSU__PCIE__LANE3__IO {<Select>} CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} CONFIG.PSU__GT__LINK_SPEED {HBR} CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} CONFIG.PSU__USB0__REF_CLK_FREQ {26} CONFIG.PSU__USB1__REF_CLK_SEL {<Select>} CONFIG.PSU__USB1__REF_CLK_FREQ {<Select>} CONFIG.PSU__GEM0__REF_CLK_SEL {<Select>} CONFIG.PSU__GEM0__REF_CLK_FREQ {<Select>} CONFIG.PSU__GEM1__REF_CLK_SEL {<Select>} CONFIG.PSU__GEM1__REF_CLK_FREQ {<Select>} CONFIG.PSU__GEM2__REF_CLK_SEL {<Select>} CONFIG.PSU__GEM2__REF_CLK_FREQ {<Select>} CONFIG.PSU__GEM3__REF_CLK_SEL {<Select>} CONFIG.PSU__GEM3__REF_CLK_FREQ {<Select>} CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk3} CONFIG.PSU__DP__REF_CLK_FREQ {27} CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk1} CONFIG.PSU__SATA__REF_CLK_FREQ {125} CONFIG.PSU__PCIE__REF_CLK_SEL {<Select>} CONFIG.PSU__PCIE__REF_CLK_FREQ {<Select>} CONFIG.PSU__DP__LANE_SEL {Dual Lower} CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {<Select>} CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {<Select>} CONFIG.PSU__PCIE__LINK_SPEED {<Select>} CONFIG.PSU__PCIE__INTERFACE_WIDTH {<Select>} CONFIG.PSU__PCIE__BAR0_ENABLE {0} CONFIG.PSU__PCIE__BAR0_TYPE {<Select>} CONFIG.PSU__PCIE__BAR0_SCALE {<Select>} CONFIG.PSU__PCIE__BAR0_64BIT {0} CONFIG.PSU__PCIE__BAR0_SIZE {<Select>} CONFIG.PSU__PCIE__BAR0_VALCONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} CONFIG.PSU__PCIE__BAR1_ENABLE {0} CONFIG.PSU__PCIE__BAR1_TYPE {<Select>} CONFIG.PSU__PCIE__BAR1_SCALE {<Select>} CONFIG.PSU__PCIE__BAR1_64BIT {0} CONFIG.PSU__PCIE__BAR1_SIZE {<Select>} CONFIG.PSU__PCIE__BAR1_VALCONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} CONFIG.PSU__PCIE__BAR2_ENABLE {0} CONFIG.PSU__PCIE__BAR2_TYPE {<Select>} CONFIG.PSU__PCIE__BAR2_SCALE {<Select>} CONFIG.PSU__PCIE__BAR2_64BIT {0} CONFIG.PSU__PCIE__BAR2_SIZE {<Select>} CONFIG.PSU__PCIE__BAR2_VALCONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} CONFIG.PSU__PCIE__BAR3_ENABLE {0} CONFIG.PSU__PCIE__BAR3_TYPE {<Select>} CONFIG.PSU__PCIE__BAR3_SCALE {<Select>} CONFIG.PSU__PCIE__BAR3_64BIT {0} CONFIG.PSU__PCIE__BAR3_SIZE {<Select>} CONFIG.PSU__PCIE__BAR3_VALCONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} CONFIG.PSU__PCIE__BAR4_ENABLE {0} CONFIG.PSU__PCIE__BAR4_TYPE {<Select>} CONFIG.PSU__PCIE__BAR4_SCALE {<Select>} CONFIG.PSU__PCIE__BAR4_64BIT {0} CONFIG.PSU__PCIE__BAR4_SIZE {<Select>} CONFIG.PSU__PCIE__BAR4_VALCONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} CONFIG.PSU__PCIE__BAR5_ENABLE {0} CONFIG.PSU__PCIE__BAR5_TYPE {<Select>} CONFIG.PSU__PCIE__BAR5_SCALE {<Select>} CONFIG.PSU__PCIE__BAR5_64BIT {0} CONFIG.PSU__PCIE__BAR5_SIZE {<Select>} CONFIG.PSU__PCIE__BAR5_VALCONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} CONFIG.PSU__PCIE__EROM_ENABLE {0} CONFIG.PSU__PCIE__EROM_SCALE {<Select>} CONFIG.PSU__PCIE__EROM_SIZE {<Select>} CONFIG.PSU__PCIE__EROM_VALCONFIG.PSU__PCIE__CAP_SLOT_IMPLEMENTED {<Select>} CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {<Select>} CONFIG.PSU__PCIE__LEGACY_INTERRUPT {<Select>} CONFIG.PSU__PCIE__VENDOR_IDCONFIG.PSU__PCIE__DEVICE_IDCONFIG.PSU__PCIE__REVISION_IDCONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_IDCONFIG.PSU__PCIE__SUBSYSTEM_IDCONFIG.PSU__PCIE__BASE_CLASS_MENU {<Select>} CONFIG.PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT {<Select>} CONFIG.PSU__PCIE__SUB_CLASS_INTERFACE_MENU {<Select>} CONFIG.PSU__PCIE__CLASS_CODE_BASECONFIG.PSU__PCIE__CLASS_CODE_SUBCONFIG.PSU__PCIE__CLASS_CODE_INTERFACECONFIG.PSU__PCIE__CLASS_CODE_VALUECONFIG.PSU__PCIE__AER_CAPABILITY {0} CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} CONFIG.PSU__PCIE__RECEIVER_ERR {0} CONFIG.PSU__PCIE__SURPRISE_DOWN {0} CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} CONFIG.PSU__PCIE__COMPLETER_ABORT {0} CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} CONFIG.PSU__PCIE__ECRC_ERR {0} CONFIG.PSU__PCIE__ACS_VIOLAION {0} CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} CONFIG.PSU__PCIE__ACS_VIOLATION {0} CONFIG.PSU__PCIE__MULTIHEADER {0} CONFIG.PSU__PCIE__ECRC_CHECK {0} CONFIG.PSU__PCIE__ECRC_GEN {0} CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {0} CONFIG.PSU__PCIE__INTX_GENERATION {0} CONFIG.PSU__PCIE__INTX_PIN {<Select>} CONFIG.PSU__PCIE__MSI_CAPABILITY {0} CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} CONFIG.PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE {<Select>} CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} CONFIG.PSU__PCIE__MSIX_BAR_INDICATORCONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATORCONFIG.PSU__PCIE__BRIDGE_BAR_INDICATOR {<Select>} CONFIG.PSU_IMPORT_BOARD_PRESETCONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU|Secure Subsystem:} CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem} CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem} CONFIG.PSU__PROTECTION__DEBUG {0} CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} CONFIG.PSU__PROTECTION__ENABLE {0} CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} CONFIG.PSU__EP__IP {0} CONFIG.PSU__ACTUAL__IP {1} CONFIG.SUBPRESET1 {Custom} CONFIG.SUBPRESET2 {Custom} CONFIG.PSU_UIPARAM_GENERATE_SUMMARY {<Select>} CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk##########I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1###CAN 1#CAN 1##DPAUX#DPAUX#DPAUX#DPAUX###############SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk##########scl_out#sda_out#rxd#txd#txd#rxd###phy_tx#phy_rx##dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in###############sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} CONFIG.PSU_PERIPHERAL_BOARD_PRESETCONFIG.PSU__NAND__PERIPHERAL__IO {<Select>} CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} CONFIG.PSU__NAND__READY_BUSY__IO {<Select>} CONFIG.PSU__NAND__READY0_BUSY__IO {<Select>} CONFIG.PSU__NAND__READY1_BUSY__IO {<Select>} CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} CONFIG.PSU__NAND__CHIP_ENABLE__IO {<Select>} CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} CONFIG.PSU__NAND__DATA_STROBE__IO {<Select>} CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} CONFIG.PSU__PJTAG__PERIPHERAL__IO {<Select>} CONFIG.PSU__PMU__AIBACK__ENABLE {0} CONFIG.PSU__PMU__PLERROR__ENABLE {0} CONFIG.PSU__PMU__PERIPHERAL__ENABLE {0} CONFIG.PSU__PMU__PERIPHERAL__IO {<Select>} CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} CONFIG.PSU__PMU__GPI0__ENABLE {0} CONFIG.PSU__PMU__GPI1__ENABLE {0} CONFIG.PSU__PMU__GPI2__ENABLE {0} CONFIG.PSU__PMU__GPI3__ENABLE {0} CONFIG.PSU__PMU__GPI4__ENABLE {0} CONFIG.PSU__PMU__GPI5__ENABLE {0} CONFIG.PSU__PMU__GPO0__ENABLE {0} CONFIG.PSU__PMU__GPO1__ENABLE {0} CONFIG.PSU__PMU__GPO2__ENABLE {0} CONFIG.PSU__PMU__GPO3__ENABLE {0} CONFIG.PSU__PMU__GPO4__ENABLE {0} CONFIG.PSU__PMU__GPO5__ENABLE {0} CONFIG.PSU__PMU__GPI0__IO {<Select>} CONFIG.PSU__PMU__GPI1__IO {<Select>} CONFIG.PSU__PMU__GPI2__IO {<Select>} CONFIG.PSU__PMU__GPI3__IO {<Select>} CONFIG.PSU__PMU__GPI4__IO {<Select>} CONFIG.PSU__PMU__GPI5__IO {<Select>} CONFIG.PSU__PMU__GPO0__IO {<Select>} CONFIG.PSU__PMU__GPO1__IO {<Select>} CONFIG.PSU__PMU__GPO2__IO {<Select>} CONFIG.PSU__PMU__GPO3__IO {<Select>} CONFIG.PSU__PMU__GPO4__IO {<Select>} CONFIG.PSU__PMU__GPO5__IO {<Select>} CONFIG.PSU__PMU__GPO2__POLARITY {<Select>} CONFIG.PSU__PMU__GPO3__POLARITY {<Select>} CONFIG.PSU__PMU__GPO4__POLARITY {<Select>} CONFIG.PSU__PMU__GPO5__POLARITY {<Select>} CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} CONFIG.PSU__CSU__PERIPHERAL__IO {<Select>} CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 5} CONFIG.PSU__QSPI__PERIPHERAL__MODE {Single} CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} CONFIG.PSU__SD0__PERIPHERAL__IO {<Select>} CONFIG.PSU__SD0__GRP_CD__ENABLE {0} CONFIG.PSU__SD0__GRP_CD__IO {<Select>} CONFIG.PSU__SD0__GRP_POW__ENABLE {0} CONFIG.PSU__SD0__GRP_POW__IO {<Select>} CONFIG.PSU__SD0__GRP_WP__ENABLE {0} CONFIG.PSU__SD0__GRP_WP__IO {<Select>} CONFIG.PSU__SD0__SLOT_TYPE {<Select>} CONFIG.PSU__SD0__RESET__ENABLE {0} CONFIG.PSU__SD0__DATA_TRANSFER_MODE {<Select>} CONFIG.PSU__SD0__CLK_50_SDR_ITAP_DLY {0x00} CONFIG.PSU__SD0__CLK_50_SDR_OTAP_DLY {0x00} CONFIG.PSU__SD0__CLK_50_DDR_ITAP_DLY {0x00} CONFIG.PSU__SD0__CLK_50_DDR_OTAP_DLY {0x00} CONFIG.PSU__SD0__CLK_100_SDR_OTAP_DLY {0x00} CONFIG.PSU__SD0__CLK_200_SDR_OTAP_DLY {0x00} CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} CONFIG.PSU__SD1__GRP_CD__ENABLE {1} CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} CONFIG.PSU__SD1__GRP_POW__ENABLE {0} CONFIG.PSU__SD1__GRP_POW__IO {<Select>} CONFIG.PSU__SD1__GRP_WP__ENABLE {0} CONFIG.PSU__SD1__GRP_WP__IO {<Select>} CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} CONFIG.PSU__SD1__RESET__ENABLE {0} CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} CONFIG.PSU__SD1__CLK_50_DDR_ITAP_DLY {0x0} CONFIG.PSU__SD1__CLK_50_DDR_OTAP_DLY {0x0} CONFIG.PSU__SD1__CLK_100_SDR_OTAP_DLY {0x0} CONFIG.PSU__SD1__CLK_200_SDR_OTAP_DLY {0x0} CONFIG.PSU__DEVICE_TYPE {EV} CONFIG.PSU_SMC_CYCLE_T0 {NA} CONFIG.PSU_SMC_CYCLE_T1 {NA} CONFIG.PSU_SMC_CYCLE_T2 {NA} CONFIG.PSU_SMC_CYCLE_T3 {NA} CONFIG.PSU_SMC_CYCLE_T4 {NA} CONFIG.PSU_SMC_CYCLE_T5 {NA} CONFIG.PSU_SMC_CYCLE_T6 {NA} CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI0__PERIPHERAL__IO {<Select>} CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} CONFIG.PSU__SPI0__GRP_SS0__IO {<Select>} CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} CONFIG.PSU__SPI0__GRP_SS1__IO {<Select>} CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} CONFIG.PSU__SPI0__GRP_SS2__IO {<Select>} CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI1__PERIPHERAL__IO {<Select>} CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} CONFIG.PSU__SPI1__GRP_SS0__IO {<Select>} CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} CONFIG.PSU__SPI1__GRP_SS1__IO {<Select>} CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} CONFIG.PSU__SPI1__GRP_SS2__IO {<Select>} CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} CONFIG.PSU__SWDT0__RESET__ENABLE {0} CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} CONFIG.PSU__SWDT0__CLOCK__IO {<Select>} CONFIG.PSU__SWDT0__RESET__IO {<Select>} CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} CONFIG.PSU__SWDT1__RESET__ENABLE {0} CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} CONFIG.PSU__SWDT1__CLOCK__IO {<Select>} CONFIG.PSU__SWDT1__RESET__IO {<Select>} CONFIG.PSU__UART0__BAUD_RATE {115200} CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} CONFIG.PSU__TRACE__PERIPHERAL__IO {<Select>} CONFIG.PSU__TRACE__WIDTH {<Select>} CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC0__CLOCK__ENABLE {0} CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC0__CLOCK__IO {<Select>} CONFIG.PSU__TTC0__WAVEOUT__IO {<Select>} CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} CONFIG.PSU__UART1__BAUD_RATE {115200} CONFIG.PSU__TTC1__CLOCK__ENABLE {0} CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC1__CLOCK__IO {<Select>} CONFIG.PSU__TTC1__WAVEOUT__IO {<Select>} CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} CONFIG.PSU__TTC2__CLOCK__ENABLE {0} CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC2__CLOCK__IO {<Select>} CONFIG.PSU__TTC2__WAVEOUT__IO {<Select>} CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} CONFIG.PSU__TTC3__CLOCK__ENABLE {0} CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC3__CLOCK__IO {<Select>} CONFIG.PSU__TTC3__WAVEOUT__IO {<Select>} CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {0} CONFIG.PSU__DDRC__AL {0} CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} CONFIG.PSU__DDRC__CL {15} CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0} CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} CONFIG.PSU__DDRC__CWL {14} CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} CONFIG.PSU__DDRC__DEVICE_CAPACITY {4096 MBits} CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} CONFIG.PSU__DDRC__ECC {Disabled} CONFIG.PSU__DDRC__ECC_SCRUB {0} CONFIG.PSU__DDRC__ENABLE {1} CONFIG.PSU__DDRC__FREQ_MHZ {1} CONFIG.PSU__DDRC__HIGH_TEMP {<Select>} CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} CONFIG.PSU__DDRC__PARTNO {<Select>} CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} CONFIG.PSU__DDRC__T_FAW {30.0} CONFIG.PSU__DDRC__T_RAS_MIN {33} CONFIG.PSU__DDRC__T_RC {47.06} CONFIG.PSU__DDRC__T_RCD {15} CONFIG.PSU__DDRC__T_RP {15} CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} CONFIG.PSU__DDRC__VREF {1} CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} CONFIG.PSU__DDRC__STATIC_RD_MODE {0} CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} CONFIG.PSU__DDRC__PWR_DOWN_EN {0} CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} CONFIG.PSU__DDRC__PLL_BYPASS {0} CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} CONFIG.PSU__DDRC__PHY_DBI_MODE {0} CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} CONFIG.PSU__DDRC__COMPONENTS {Components} CONFIG.PSU__DDRC__PARITY_ENABLE {0} CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} CONFIG.PSU__DDRC__FGRM {1X} CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} CONFIG.PSU__DDRC__SB_TARGET {15-15-15} CONFIG.PSU__DDRC__LP_ASR {manual normal} CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} CONFIG.PSU__DDRC__SELF_REF_ABORT {0} CONFIG.PSU__DDRC__DERATE_INT_D {<Select>} CONFIG.PSU__DDRC__ADDR_MIRROR {0} CONFIG.PSU__DDRC__EN_2ND_CLK {0} CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} CONFIG.PSU__DDRC__RD_DQS_CENTER {0} CONFIG.PSU__DDRC__DQMAP_0_3 {0} CONFIG.PSU__DDRC__DQMAP_4_7 {0} CONFIG.PSU__DDRC__DQMAP_8_11 {0} CONFIG.PSU__DDRC__DQMAP_12_15 {0} CONFIG.PSU__DDRC__DQMAP_16_19 {0} CONFIG.PSU__DDRC__DQMAP_20_23 {0} CONFIG.PSU__DDRC__DQMAP_24_27 {0} CONFIG.PSU__DDRC__DQMAP_28_31 {0} CONFIG.PSU__DDRC__DQMAP_32_35 {0} CONFIG.PSU__DDRC__DQMAP_36_39 {0} CONFIG.PSU__DDRC__DQMAP_40_43 {0} CONFIG.PSU__DDRC__DQMAP_44_47 {0} CONFIG.PSU__DDRC__DQMAP_48_51 {0} CONFIG.PSU__DDRC__DQMAP_52_55 {0} CONFIG.PSU__DDRC__DQMAP_56_59 {0} CONFIG.PSU__DDRC__DQMAP_60_63 {0} CONFIG.PSU__DDRC__DQMAP_64_67 {0} CONFIG.PSU__DDRC__DQMAP_68_71 {0} CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x00000002} CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} CONFIG.PSU__DDR_QOS_ENABLE {1} CONFIG.PSU__DDR_QOS_PORT0_TYPE {Low Latency} CONFIG.PSU__DDR_QOS_PORT1_VN1_TYPE {Low Latency} CONFIG.PSU__DDR_QOS_PORT1_VN2_TYPE {Best Effort} CONFIG.PSU__DDR_QOS_PORT2_VN1_TYPE {Low Latency} CONFIG.PSU__DDR_QOS_PORT2_VN2_TYPE {Best Effort} CONFIG.PSU__DDR_QOS_PORT3_TYPE {Video Traffic} CONFIG.PSU__DDR_QOS_PORT4_TYPE {Best Effort} CONFIG.PSU__DDR_QOS_PORT5_TYPE {Best Effort} CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {16} CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {0} CONFIG.PSU__DDR_QOS_WR_THRSHLD {16} CONFIG.PSU__DDR_QOS_HP0_RDQOS {7} CONFIG.PSU__DDR_QOS_HP0_WRQOS {15} CONFIG.PSU__DDR_QOS_HP1_RDQOS {3} CONFIG.PSU__DDR_QOS_HP1_WRQOS {3} CONFIG.PSU__DDR_QOS_HP2_RDQOS {3} CONFIG.PSU__DDR_QOS_HP2_WRQOS {3} CONFIG.PSU__DDR_QOS_HP3_RDQOS {3} CONFIG.PSU__DDR_QOS_HP3_WRQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS {7} CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS {15} CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS {3} CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS {3} CONFIG.PSU__OVERRIDE_HPX_QOS {0} CONFIG.PSU__FP__POWER__ON {1} CONFIG.PSU__PL__POWER__ON {1} CONFIG.PSU__OCM_BANK0__POWER__ON {1} CONFIG.PSU__OCM_BANK1__POWER__ON {1} CONFIG.PSU__OCM_BANK2__POWER__ON {1} CONFIG.PSU__OCM_BANK3__POWER__ON {1} CONFIG.PSU__TCM0A__POWER__ON {1} CONFIG.PSU__TCM0B__POWER__ON {1} CONFIG.PSU__TCM1A__POWER__ON {1} CONFIG.PSU__TCM1B__POWER__ON {1} CONFIG.PSU__RPU__POWER__ON {1} CONFIG.PSU__L2_BANK0__POWER__ON {1} CONFIG.PSU__GPU_PP0__POWER__ON {1} CONFIG.PSU__GPU_PP1__POWER__ON {1} CONFIG.PSU__ACPU0__POWER__ON {1} CONFIG.PSU__ACPU1__POWER__ON {1} CONFIG.PSU__ACPU2__POWER__ON {1} CONFIG.PSU__ACPU3__POWER__ON {1} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} CONFIG.PSU__UART0__MODEM__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 20 .. 21} CONFIG.PSU__UART1__MODEM__ENABLE {0} CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} CONFIG.PSU__USB0__RESET__ENABLE {0} CONFIG.PSU__USB0__RESET__IO {<Select>} CONFIG.PSU__USB__RESET__MODE {Boot Pin} CONFIG.PSU__USB__RESET__POLARITY {Active Low} CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB1__PERIPHERAL__IO {<Select>} CONFIG.PSU__USB1__RESET__ENABLE {0} CONFIG.PSU__USB1__RESET__IO {<Select>} CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB3_1__PERIPHERAL__IO {<Select>} CONFIG.PSU__USB3_0__EMIO__ENABLE {0} CONFIG.PSU__USB2_0__EMIO__ENABLE {0} CONFIG.PSU__USB3_1__EMIO__ENABLE {0} CONFIG.PSU__USB2_1__EMIO__ENABLE {0} CONFIG.PSU__USE__USB3_0_HUB {0} CONFIG.PSU__USE__USB3_1_HUB {0} CONFIG.PSU__USE__ADMA {0} CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} CONFIG.PSU__USE__M_AXI_GP1 {0} CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} CONFIG.PSU__USE__M_AXI_GP2 {1} CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} CONFIG.PSU__USE__S_AXI_ACP {0} CONFIG.PSU__USE__S_AXI_GP0 {1} CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} CONFIG.PSU__SAXIGP0__DATA_WIDTH {32} CONFIG.PSU__USE__S_AXI_GP1 {0} CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_GP2 {0} CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_GP3 {0} CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_GP4 {0} CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_GP5 {1} CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_GP6 {0} CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} CONFIG.PSU__USE__S_AXI_ACE {0} CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} CONFIG.PSU__EN_EMIO_TRACE {0} CONFIG.PSU__USE__AUDIO {0} CONFIG.PSU__USE__VIDEO {0} CONFIG.PSU__USE__PROC_EVENT_BUS {0} CONFIG.PSU__USE__FTM {0} CONFIG.PSU__USE__CROSS_TRIGGER {0} CONFIG.PSU__FTM__CTI_IN_0 {0} CONFIG.PSU__FTM__CTI_IN_1 {0} CONFIG.PSU__FTM__CTI_IN_2 {0} CONFIG.PSU__FTM__CTI_IN_3 {0} CONFIG.PSU__FTM__CTI_OUT_0 {0} CONFIG.PSU__FTM__CTI_OUT_1 {0} CONFIG.PSU__FTM__CTI_OUT_2 {0} CONFIG.PSU__FTM__CTI_OUT_3 {0} CONFIG.PSU__FTM__GPO {0} CONFIG.PSU__FTM__GPI {0} CONFIG.PSU__USE__GDMA {0} CONFIG.PSU__USE__IRQ {0} CONFIG.PSU__USE__IRQ0 {1} CONFIG.PSU__USE__IRQ1 {0} CONFIG.PSU__USE__CLK0 {0} CONFIG.PSU__USE__CLK1 {0} CONFIG.PSU__USE__CLK2 {0} CONFIG.PSU__USE__CLK3 {0} CONFIG.PSU__USE__RST0 {0} CONFIG.PSU__USE__RST1 {0} CONFIG.PSU__USE__RST2 {0} CONFIG.PSU__USE__RST3 {0} CONFIG.PSU__USE__FABRIC__RST {1} CONFIG.PSU__USE__RTC {0} CONFIG.PSU__PRESET_APPLIED {1} CONFIG.PSU__USE__EVENT_RPU {0} CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} CONFIG.PSU__USE__STM {0} CONFIG.PSU__USE__DEBUG__TEST {0} CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {0} CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} CONFIG.PSU__EXPAND__CORESIGHT {0} CONFIG.PSU__EXPAND__GIC {0} CONFIG.PSU__EXPAND__FPD_SLAVES {0} CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_0_POLARITY {Default} CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} CONFIG.PSU_MIO_0_SLEW {fast} CONFIG.PSU_MIO_0_DIRECTION {out} CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_1_POLARITY {Default} CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} CONFIG.PSU_MIO_1_SLEW {fast} CONFIG.PSU_MIO_1_DIRECTION {inout} CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_2_POLARITY {Default} CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} CONFIG.PSU_MIO_2_SLEW {fast} CONFIG.PSU_MIO_2_DIRECTION {inout} CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_3_POLARITY {Default} CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} CONFIG.PSU_MIO_3_SLEW {fast} CONFIG.PSU_MIO_3_DIRECTION {inout} CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_4_POLARITY {Default} CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} CONFIG.PSU_MIO_4_SLEW {fast} CONFIG.PSU_MIO_4_DIRECTION {inout} CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_5_POLARITY {Default} CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} CONFIG.PSU_MIO_5_SLEW {fast} CONFIG.PSU_MIO_5_DIRECTION {out} CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_6_POLARITY {Default} CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} CONFIG.PSU_MIO_6_SLEW {fast} CONFIG.PSU_MIO_6_DIRECTION {out} CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_7_POLARITY {Default} CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} CONFIG.PSU_MIO_7_SLEW {fast} CONFIG.PSU_MIO_7_DIRECTION {<Select>} CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_8_POLARITY {Default} CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} CONFIG.PSU_MIO_8_SLEW {fast} CONFIG.PSU_MIO_8_DIRECTION {<Select>} CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_9_POLARITY {Default} CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} CONFIG.PSU_MIO_9_SLEW {fast} CONFIG.PSU_MIO_9_DIRECTION {<Select>} CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_10_POLARITY {Default} CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} CONFIG.PSU_MIO_10_SLEW {fast} CONFIG.PSU_MIO_10_DIRECTION {<Select>} CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_11_POLARITY {Default} CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} CONFIG.PSU_MIO_11_SLEW {fast} CONFIG.PSU_MIO_11_DIRECTION {<Select>} CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_12_POLARITY {Default} CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} CONFIG.PSU_MIO_12_SLEW {fast} CONFIG.PSU_MIO_12_DIRECTION {<Select>} CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_13_POLARITY {Default} CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} CONFIG.PSU_MIO_13_SLEW {fast} CONFIG.PSU_MIO_13_DIRECTION {<Select>} CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_14_POLARITY {Default} CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} CONFIG.PSU_MIO_14_SLEW {fast} CONFIG.PSU_MIO_14_DIRECTION {<Select>} CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_15_POLARITY {Default} CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} CONFIG.PSU_MIO_15_SLEW {fast} CONFIG.PSU_MIO_15_DIRECTION {<Select>} CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_16_POLARITY {Default} CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} CONFIG.PSU_MIO_16_SLEW {fast} CONFIG.PSU_MIO_16_DIRECTION {inout} CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_17_POLARITY {Default} CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} CONFIG.PSU_MIO_17_SLEW {fast} CONFIG.PSU_MIO_17_DIRECTION {inout} CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_18_POLARITY {Default} CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} CONFIG.PSU_MIO_18_SLEW {fast} CONFIG.PSU_MIO_18_DIRECTION {in} CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_19_POLARITY {Default} CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} CONFIG.PSU_MIO_19_SLEW {fast} CONFIG.PSU_MIO_19_DIRECTION {out} CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_20_POLARITY {Default} CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} CONFIG.PSU_MIO_20_SLEW {fast} CONFIG.PSU_MIO_20_DIRECTION {out} CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_21_POLARITY {Default} CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} CONFIG.PSU_MIO_21_SLEW {fast} CONFIG.PSU_MIO_21_DIRECTION {in} CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_22_POLARITY {Default} CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} CONFIG.PSU_MIO_22_SLEW {fast} CONFIG.PSU_MIO_22_DIRECTION {<Select>} CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_23_POLARITY {Default} CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} CONFIG.PSU_MIO_23_SLEW {fast} CONFIG.PSU_MIO_23_DIRECTION {<Select>} CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_24_POLARITY {Default} CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} CONFIG.PSU_MIO_24_SLEW {fast} CONFIG.PSU_MIO_24_DIRECTION {out} CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_25_POLARITY {Default} CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} CONFIG.PSU_MIO_25_SLEW {fast} CONFIG.PSU_MIO_25_DIRECTION {in} CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_26_POLARITY {Default} CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} CONFIG.PSU_MIO_26_SLEW {fast} CONFIG.PSU_MIO_26_DIRECTION {<Select>} CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_27_POLARITY {Default} CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} CONFIG.PSU_MIO_27_SLEW {fast} CONFIG.PSU_MIO_27_DIRECTION {out} CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_28_POLARITY {Default} CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} CONFIG.PSU_MIO_28_SLEW {fast} CONFIG.PSU_MIO_28_DIRECTION {in} CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_29_POLARITY {Default} CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} CONFIG.PSU_MIO_29_SLEW {fast} CONFIG.PSU_MIO_29_DIRECTION {out} CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_30_POLARITY {Default} CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} CONFIG.PSU_MIO_30_SLEW {fast} CONFIG.PSU_MIO_30_DIRECTION {in} CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_31_POLARITY {Default} CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} CONFIG.PSU_MIO_31_SLEW {fast} CONFIG.PSU_MIO_31_DIRECTION {<Select>} CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_32_POLARITY {Default} CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} CONFIG.PSU_MIO_32_SLEW {fast} CONFIG.PSU_MIO_32_DIRECTION {<Select>} CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_33_POLARITY {Default} CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} CONFIG.PSU_MIO_33_SLEW {fast} CONFIG.PSU_MIO_33_DIRECTION {<Select>} CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_34_POLARITY {Default} CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} CONFIG.PSU_MIO_34_SLEW {fast} CONFIG.PSU_MIO_34_DIRECTION {<Select>} CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_35_POLARITY {Default} CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} CONFIG.PSU_MIO_35_SLEW {fast} CONFIG.PSU_MIO_35_DIRECTION {<Select>} CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_36_POLARITY {Default} CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} CONFIG.PSU_MIO_36_SLEW {fast} CONFIG.PSU_MIO_36_DIRECTION {<Select>} CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_37_POLARITY {Default} CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} CONFIG.PSU_MIO_37_SLEW {fast} CONFIG.PSU_MIO_37_DIRECTION {<Select>} CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_38_POLARITY {Default} CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} CONFIG.PSU_MIO_38_SLEW {fast} CONFIG.PSU_MIO_38_DIRECTION {<Select>} CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_39_POLARITY {Default} CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} CONFIG.PSU_MIO_39_SLEW {fast} CONFIG.PSU_MIO_39_DIRECTION {<Select>} CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_40_POLARITY {Default} CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} CONFIG.PSU_MIO_40_SLEW {fast} CONFIG.PSU_MIO_40_DIRECTION {<Select>} CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_41_POLARITY {Default} CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} CONFIG.PSU_MIO_41_SLEW {fast} CONFIG.PSU_MIO_41_DIRECTION {<Select>} CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_42_POLARITY {Default} CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} CONFIG.PSU_MIO_42_SLEW {fast} CONFIG.PSU_MIO_42_DIRECTION {<Select>} CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_43_POLARITY {Default} CONFIG.PSU_MIO_43_INPUT_TYPE {cmos} CONFIG.PSU_MIO_43_SLEW {fast} CONFIG.PSU_MIO_43_DIRECTION {<Select>} CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_44_POLARITY {Default} CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} CONFIG.PSU_MIO_44_SLEW {fast} CONFIG.PSU_MIO_44_DIRECTION {<Select>} CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_45_POLARITY {Default} CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} CONFIG.PSU_MIO_45_SLEW {fast} CONFIG.PSU_MIO_45_DIRECTION {in} CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_46_POLARITY {Default} CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} CONFIG.PSU_MIO_46_SLEW {fast} CONFIG.PSU_MIO_46_DIRECTION {inout} CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_47_POLARITY {Default} CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} CONFIG.PSU_MIO_47_SLEW {fast} CONFIG.PSU_MIO_47_DIRECTION {inout} CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_48_POLARITY {Default} CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} CONFIG.PSU_MIO_48_SLEW {fast} CONFIG.PSU_MIO_48_DIRECTION {inout} CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_49_POLARITY {Default} CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} CONFIG.PSU_MIO_49_SLEW {fast} CONFIG.PSU_MIO_49_DIRECTION {inout} CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_50_POLARITY {Default} CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} CONFIG.PSU_MIO_50_SLEW {fast} CONFIG.PSU_MIO_50_DIRECTION {inout} CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_51_POLARITY {Default} CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} CONFIG.PSU_MIO_51_SLEW {fast} CONFIG.PSU_MIO_51_DIRECTION {out} CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_52_POLARITY {Default} CONFIG.PSU_MIO_52_INPUT_TYPE {cmos} CONFIG.PSU_MIO_52_SLEW {fast} CONFIG.PSU_MIO_52_DIRECTION {in} CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_53_POLARITY {Default} CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} CONFIG.PSU_MIO_53_SLEW {fast} CONFIG.PSU_MIO_53_DIRECTION {in} CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_54_POLARITY {Default} CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} CONFIG.PSU_MIO_54_SLEW {fast} CONFIG.PSU_MIO_54_DIRECTION {inout} CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_55_POLARITY {Default} CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} CONFIG.PSU_MIO_55_SLEW {fast} CONFIG.PSU_MIO_55_DIRECTION {in} CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_56_POLARITY {Default} CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} CONFIG.PSU_MIO_56_SLEW {fast} CONFIG.PSU_MIO_56_DIRECTION {inout} CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_57_POLARITY {Default} CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} CONFIG.PSU_MIO_57_SLEW {fast} CONFIG.PSU_MIO_57_DIRECTION {inout} CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_58_POLARITY {Default} CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} CONFIG.PSU_MIO_58_SLEW {fast} CONFIG.PSU_MIO_58_DIRECTION {out} CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_59_POLARITY {Default} CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} CONFIG.PSU_MIO_59_SLEW {fast} CONFIG.PSU_MIO_59_DIRECTION {inout} CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_60_POLARITY {Default} CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} CONFIG.PSU_MIO_60_SLEW {fast} CONFIG.PSU_MIO_60_DIRECTION {inout} CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_61_POLARITY {Default} CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} CONFIG.PSU_MIO_61_SLEW {fast} CONFIG.PSU_MIO_61_DIRECTION {inout} CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_62_POLARITY {Default} CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} CONFIG.PSU_MIO_62_SLEW {fast} CONFIG.PSU_MIO_62_DIRECTION {inout} CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_63_POLARITY {Default} CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} CONFIG.PSU_MIO_63_SLEW {fast} CONFIG.PSU_MIO_63_DIRECTION {inout} CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_64_POLARITY {Default} CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} CONFIG.PSU_MIO_64_SLEW {fast} CONFIG.PSU_MIO_64_DIRECTION {out} CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_65_POLARITY {Default} CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} CONFIG.PSU_MIO_65_SLEW {fast} CONFIG.PSU_MIO_65_DIRECTION {out} CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_66_POLARITY {Default} CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} CONFIG.PSU_MIO_66_SLEW {fast} CONFIG.PSU_MIO_66_DIRECTION {out} CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_67_POLARITY {Default} CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} CONFIG.PSU_MIO_67_SLEW {fast} CONFIG.PSU_MIO_67_DIRECTION {out} CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_68_POLARITY {Default} CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} CONFIG.PSU_MIO_68_SLEW {fast} CONFIG.PSU_MIO_68_DIRECTION {out} CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_69_POLARITY {Default} CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} CONFIG.PSU_MIO_69_SLEW {fast} CONFIG.PSU_MIO_69_DIRECTION {out} CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_70_POLARITY {Default} CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} CONFIG.PSU_MIO_70_SLEW {fast} CONFIG.PSU_MIO_70_DIRECTION {in} CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_71_POLARITY {Default} CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} CONFIG.PSU_MIO_71_SLEW {fast} CONFIG.PSU_MIO_71_DIRECTION {in} CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_72_POLARITY {Default} CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} CONFIG.PSU_MIO_72_SLEW {fast} CONFIG.PSU_MIO_72_DIRECTION {in} CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_73_POLARITY {Default} CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} CONFIG.PSU_MIO_73_SLEW {fast} CONFIG.PSU_MIO_73_DIRECTION {in} CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_74_POLARITY {Default} CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} CONFIG.PSU_MIO_74_SLEW {fast} CONFIG.PSU_MIO_74_DIRECTION {in} CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_75_POLARITY {Default} CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} CONFIG.PSU_MIO_75_SLEW {fast} CONFIG.PSU_MIO_75_DIRECTION {in} CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_76_POLARITY {Default} CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} CONFIG.PSU_MIO_76_SLEW {fast} CONFIG.PSU_MIO_76_DIRECTION {out} CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_77_POLARITY {Default} CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} CONFIG.PSU_MIO_77_SLEW {fast} CONFIG.PSU_MIO_77_DIRECTION {inout} CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {63} CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} CONFIG.PSU__SATA__LANE0__ENABLE {0} CONFIG.PSU__SATA__LANE0__IO {<Select>} CONFIG.PSU__SATA__LANE1__ENABLE {1} CONFIG.PSU__SATA__LANE1__IO {GT Lane3} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} CONFIG.PSU__CRL_APB__USB3__ENABLE {1} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__USE__CLK {0} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__APM_CTRL__SRCSEL {<Select>} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} CONFIG.PSU__DLL__ISUSED {1} CONFIG.PSU__PL_CLK0_BUF {TRUE} CONFIG.PSU__PL_CLK1_BUF {FALSE} CONFIG.PSU__PL_CLK2_BUF {FALSE} CONFIG.PSU__PL_CLK3_BUF {FALSE} CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100.000000} CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100.000000} CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100} CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1200.000000} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {300.000000} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25.000000} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785715} CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {525.000000} CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {500.000000} CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {600.000000} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {600.000000} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {525.000000} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {125.000000} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {125.000000} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {200} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.500000} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {500.000000} CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.500000} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {500.000000} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {250.000000} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {500.000000} CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1500.000000} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {50.000000} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {100.000000} CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20.000000} CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {180} CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100.000000} CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100.000000} CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100} CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} CONFIG.PSU__CSU__CSU_TAMPER_0__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_1__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_2__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_3__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_4__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_5__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_6__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_7__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_8__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_9__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_10__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_11__RESPONSE {<Select>} CONFIG.PSU__CSU__CSU_TAMPER_12__RESPONSE {<Select>} CONFIG.PSU__GEN_IPI_0__MASTER {APU} CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} CONFIG.PSU__GEN_IPI_3__MASTER {PMU} CONFIG.PSU__GEN_IPI_4__MASTER {PMU} CONFIG.PSU__GEN_IPI_5__MASTER {PMU} CONFIG.PSU__GEN_IPI_6__MASTER {PMU} CONFIG.PSU__GEN_IPI_7__MASTER {NONE} CONFIG.PSU__GEN_IPI_8__MASTER {NONE} CONFIG.PSU__GEN_IPI_9__MASTER {NONE} CONFIG.PSU__GEN_IPI_10__MASTER {NONE} CONFIG.PSU__GEN_IPI__TRUSTZONE {<Select>} CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} CONFIG.PSU__IRQ_P2F_NAND__INT {0} CONFIG.PSU__IRQ_P2F_QSPI__INT {0} CONFIG.PSU__IRQ_P2F_GPIO__INT {0} CONFIG.PSU__IRQ_P2F_I2C0__INT {0} CONFIG.PSU__IRQ_P2F_I2C1__INT {0} CONFIG.PSU__IRQ_P2F_SPI0__INT {0} CONFIG.PSU__IRQ_P2F_SPI1__INT {0} CONFIG.PSU__IRQ_P2F_UART0__INT {0} CONFIG.PSU__IRQ_P2F_UART1__INT {0} CONFIG.PSU__IRQ_P2F_CAN0__INT {0} CONFIG.PSU__IRQ_P2F_CAN1__INT {0} CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} CONFIG.PSU__IRQ_P2F_AMS__INT {0} CONFIG.PSU__IRQ_P2F_ENT0__INT {0} CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} CONFIG.PSU__IRQ_P2F_ENT1__INT {0} CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} CONFIG.PSU__IRQ_P2F_ENT2__INT {0} CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} CONFIG.PSU__IRQ_P2F_ENT3__INT {0} CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} CONFIG.PSU__IRQ_P2F_CSU__INT {0} CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} CONFIG.PSU__IRQ_P2F_DPORT__INT {0} CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} CONFIG.PSU__IRQ_P2F_GPU__INT {0} CONFIG.PSU__IRQ_P2F_SATA__INT {0} CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} CONFIG.PSU__NUM_F2P0__INTR__INPUTS {1} CONFIG.PSU__NUM_F2P1__INTR__INPUTS {1} CONFIG.PSU__NUM_FABRIC_RESETS {1} CONFIG.PSU__GPIO_EMIO_WIDTH {95} CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} CONFIG.PSU__TRISTATE__INVERTED {1} CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} CONFIG.PSU__REPORT__DBGLOG {0} CONFIG.IIC0_BOARD_INTERFACE {custom} CONFIG.IIC1_BOARD_INTERFACE {custom} CONFIG.QSPI_BOARD_INTERFACE {custom} CONFIG.NAND_BOARD_INTERFACE {custom} CONFIG.SD0_BOARD_INTERFACE {custom} CONFIG.SD1_BOARD_INTERFACE {custom} CONFIG.CAN0_BOARD_INTERFACE {custom} CONFIG.CAN1_BOARD_INTERFACE {custom} CONFIG.PJTAG_BOARD_INTERFACE {custom} CONFIG.PMU_BOARD_INTERFACE {custom} CONFIG.CSU_BOARD_INTERFACE {custom} CONFIG.SPI0_BOARD_INTERFACE {custom} CONFIG.SPI1_BOARD_INTERFACE {custom} CONFIG.UART0_BOARD_INTERFACE {custom} CONFIG.UART1_BOARD_INTERFACE {custom} CONFIG.GPIO_BOARD_INTERFACE {custom} CONFIG.SWDT0_BOARD_INTERFACE {custom} CONFIG.SWDT1_BOARD_INTERFACE {custom} CONFIG.TRACE_BOARD_INTERFACE {custom} CONFIG.TTC0_BOARD_INTERFACE {custom} CONFIG.TTC1_BOARD_INTERFACE {custom} CONFIG.TTC2_BOARD_INTERFACE {custom} CONFIG.TTC3_BOARD_INTERFACE {custom} CONFIG.GEM0_BOARD_INTERFACE {custom} CONFIG.GEM1_BOARD_INTERFACE {custom} CONFIG.GEM2_BOARD_INTERFACE {custom} CONFIG.GEM3_BOARD_INTERFACE {custom} CONFIG.USB0_BOARD_INTERFACE {custom} CONFIG.USB1_BOARD_INTERFACE {custom} CONFIG.PCIE_BOARD_INTERFACE {custom} CONFIG.DP_BOARD_INTERFACE {custom} CONFIG.SATA_BOARD_INTERFACE {custom} CONFIG.preset {None} CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} CONFIG.PSU__NAND_ROUTE_THROUGH_FPD {0} CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD {0} CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD {0} CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} CONFIG.PSU__RPU_COHERENCY {0} CONFIG.PSU__PMU_COHERENCY {0} CONFIG.PSU__CSU_COHERENCY {0} CONFIG.PSU__USB0_COHERENCY {0} CONFIG.PSU__USB1_COHERENCY {0} CONFIG.PSU__LPDMA0_COHERENCY {0} CONFIG.PSU__LPDMA1_COHERENCY {0} CONFIG.PSU__LPDMA2_COHERENCY {0} CONFIG.PSU__LPDMA3_COHERENCY {0} CONFIG.PSU__LPDMA4_COHERENCY {0} CONFIG.PSU__LPDMA5_COHERENCY {0} CONFIG.PSU__LPDMA6_COHERENCY {0} CONFIG.PSU__LPDMA7_COHERENCY {0} CONFIG.PSU__SD0_COHERENCY {0} CONFIG.PSU__SD1_COHERENCY {0} CONFIG.PSU__NAND_COHERENCY {0} CONFIG.PSU__QSPI_COHERENCY {0} CONFIG.PSU__ENET0__TSU__ENABLE {0} CONFIG.PSU__ENET1__TSU__ENABLE {0} CONFIG.PSU__ENET2__TSU__ENABLE {0} CONFIG.PSU__ENET3__TSU__ENABLE {0} CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} CONFIG.PSU__TSU__BUFG_PORT_LOOPBACK {0} CONFIG.PSU__GEM0_COHERENCY {0} CONFIG.PSU__GEM1_COHERENCY {0} CONFIG.PSU__GEM2_COHERENCY {0} CONFIG.PSU__GEM3_COHERENCY {0} CONFIG.PSU__AFI0_COHERENCY {0} CONFIG.PSU__AFI1_COHERENCY {0} CONFIG.PSU__FPDMASTERS_COHERENCY {0} CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} CONFIG.PSU__M_AXI_GP0__FREQMHZ {300.0} CONFIG.PSU__M_AXI_GP1__FREQMHZ {10} CONFIG.PSU__M_AXI_GP2__FREQMHZ {75.0} CONFIG.PSU__S_AXI_GP0__FREQMHZ {300.0} CONFIG.PSU__S_AXI_GP1__FREQMHZ {10} CONFIG.PSU__S_AXI_GP2__FREQMHZ {10} CONFIG.PSU__S_AXI_GP3__FREQMHZ {10} CONFIG.PSU__S_AXI_GP4__FREQMHZ {10} CONFIG.PSU__S_AXI_GP5__FREQMHZ {300.0} CONFIG.PSU__S_AXI_GP6__FREQMHZ {10} CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} CONFIG.Component_Name {vitis_design_ps_e_0} CONFIG.EDK_IPTYPE {PERIPHERAL} CONFIG.C_BASEADDR {0x00000000} CONFIG.C_HIGHADDR {0x7FFFFFFF} CONFIG.NUM_WRITE_OUTSTANDING {16} CONFIG.NUM_READ_OUTSTANDING {16} CONFIG.DATA_WIDTH {128} CONFIG.PROTOCOL {AXI4} CONFIG.FREQ_HZ {300000000} CONFIG.ID_WIDTH {6} CONFIG.ADDR_WIDTH {49} CONFIG.AWUSER_WIDTH {1} CONFIG.ARUSER_WIDTH {1} CONFIG.WUSER_WIDTH {0} CONFIG.RUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.HAS_BURST {1} CONFIG.HAS_LOCK {1} CONFIG.HAS_PROT {1} CONFIG.HAS_CACHE {1} CONFIG.HAS_QOS {1} CONFIG.HAS_REGION {0} CONFIG.HAS_WSTRB {1} CONFIG.HAS_BRESP {1} CONFIG.HAS_RRESP {1} CONFIG.SUPPORTS_NARROW_BURST {1} CONFIG.MAX_BURST_LENGTH {256} CONFIG.PHASE {0.0} CONFIG.CLK_DOMAIN {vitis_design_clk_wiz_0_0_clk_out1} CONFIG.NUM_READ_THREADS {1} CONFIG.NUM_WRITE_THREADS {1} CONFIG.RUSER_BITS_PER_BYTE {0} CONFIG.WUSER_BITS_PER_BYTE {0} CONFIG.INSERT_VIP {0} ]  [get_bd_cells ps_e]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_hpc0/M00_AXI] [get_bd_intf_pins ps_e/S_AXI_HPC0_FPD] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins interconnect_axifull/S00_AXI] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_vip_1/M_AXI] [get_bd_intf_pins axi_interconnect_hpc0/S00_AXI] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins interconnect_axifull/M00_AXI] [get_bd_intf_pins ps_e/S_AXI_HP3_FPD] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins interconnect_axihpm0fpd/M00_AXI] [get_bd_intf_pins axi_register_slice_0/S_AXI] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins interconnect_axilite/M00_AXI] [get_bd_intf_pins axi_intc_0/s_axi] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps_e/M_AXI_HPM0_FPD] [get_bd_intf_pins interconnect_axihpm0fpd/S00_AXI] 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps_e/M_AXI_HPM0_LPD] [get_bd_intf_pins interconnect_axilite/S00_AXI] 

connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_hpc0/ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_hpc0/M00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_hpc0/S00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_register_slice_0/aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_vip_0/aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_vip_1/aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axifull/ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axifull/M00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axifull/S00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axihpm0fpd/ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axihpm0fpd/M00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins interconnect_axihpm0fpd/S00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_e/maxihpm0_fpd_aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_e/saxihp3_fpd_aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_e/saxihpc0_fpd_aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins axi_intc_0/s_axi_aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins interconnect_axilite/ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins interconnect_axilite/M00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins interconnect_axilite/S00_ACLK] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins proc_sys_reset_2/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins ps_e/maxihpm0_lpd_aclk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins proc_sys_reset_3/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out5] [get_bd_pins proc_sys_reset_4/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out6] [get_bd_pins proc_sys_reset_5/slowest_sync_clk] 
connect_bd_net [get_bd_pins clk_wiz_0/clk_out7] [get_bd_pins proc_sys_reset_6/slowest_sync_clk] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_interconnect_hpc0/ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_interconnect_hpc0/M00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_interconnect_hpc0/S00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_vip_1/aresetn] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axifull/ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axifull/M00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axifull/S00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axihpm0fpd/ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axihpm0fpd/M00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins interconnect_axihpm0fpd/S00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_register_slice_0/aresetn] 
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_vip_0/aresetn] 
connect_bd_net [get_bd_pins proc_sys_reset_2/interconnect_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] 
connect_bd_net [get_bd_pins proc_sys_reset_2/interconnect_aresetn] [get_bd_pins interconnect_axilite/ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_2/interconnect_aresetn] [get_bd_pins interconnect_axilite/M00_ARESETN] 
connect_bd_net [get_bd_pins proc_sys_reset_2/interconnect_aresetn] [get_bd_pins interconnect_axilite/S00_ARESETN] 
connect_bd_net [get_bd_pins ps_e/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins clk_wiz_0/resetn] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_1/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_2/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_3/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_4/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_5/ext_reset_in] 
connect_bd_net [get_bd_pins ps_e/pl_resetn0] [get_bd_pins proc_sys_reset_6/ext_reset_in] 

connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins ps_e/pl_ps_irq0] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_1/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_2/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_3/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_4/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_5/dcm_locked] 
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_6/dcm_locked] 

assign_bd_address -target_address_space /axi_vip_0/Master_AXI [get_bd_addr_segs ps_e/SAXIGP5/HP3_DDR_LOW ]
assign_bd_address -target_address_space /axi_vip_1/Master_AXI [get_bd_addr_segs ps_e/SAXIGP0/HPC0_DDR_LOW ]
assign_bd_address -target_address_space /ps_e/Data [get_bd_addr_segs axi_intc_0/s_axi/Reg ]
# Automatically generated platform parameters

# System clocks
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "proc_sys_reset_0" status "fixed"} clk_out2 {id "1" is_default "false" proc_sys_reset "proc_sys_reset_1" status "fixed"} clk_out3 {id "2" is_default "false" proc_sys_reset "proc_sys_reset_2" status "fixed"} clk_out4 {id "3" is_default "false" proc_sys_reset "proc_sys_reset_3" status "fixed"} clk_out5 {id "4" is_default "false" proc_sys_reset "proc_sys_reset_4" status "fixed"} clk_out6 {id "5" is_default "false" proc_sys_reset "proc_sys_reset_5" status "fixed"} clk_out7 {id "6" is_default "false" proc_sys_reset "proc_sys_reset_6" status "fixed"} } [get_bd_cells /clk_wiz_0] 

# Interrupts
set_property PFM.IRQ {intr {id 0 range 32}} [get_bd_cells /axi_intc_0]

# AXI Ports
set_property PFM.AXI_PORT {M_AXI_HPM1_FPD {memport "M_AXI_GP"} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory "ps_e HPC1_DDR_LOW"} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory "ps_e HP0_DDR_LOW"} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory "ps_e HP1_DDR_LOW"} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "HP2" memory "ps_e HP2_DDR_LOW"} } [get_bd_cells /ps_e]

set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S02_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S03_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S04_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S05_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S06_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S07_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S08_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S09_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S10_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S11_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S12_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S13_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S14_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} S15_AXI {memport "S_AXI_HPC" sptag "HPC0" memory "ps_e HPC0_DDR_LOW"} } [get_bd_cells /axi_interconnect_hpc0]

set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S02_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S03_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S04_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S05_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S06_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S07_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S08_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S09_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S10_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S11_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S12_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S13_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S14_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} S15_AXI {memport "S_AXI_HP" sptag "HP3" memory "ps_e HP3_DDR_LOW"} } [get_bd_cells /interconnect_axifull]

set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP"} M02_AXI {memport "M_AXI_GP"} M03_AXI {memport "M_AXI_GP"} M04_AXI {memport "M_AXI_GP"} M05_AXI {memport "M_AXI_GP"} M06_AXI {memport "M_AXI_GP"} M07_AXI {memport "M_AXI_GP"} M08_AXI {memport "M_AXI_GP"} M09_AXI {memport "M_AXI_GP"} M10_AXI {memport "M_AXI_GP"} M11_AXI {memport "M_AXI_GP"} M12_AXI {memport "M_AXI_GP"} M13_AXI {memport "M_AXI_GP"} M14_AXI {memport "M_AXI_GP"} M15_AXI {memport "M_AXI_GP"} M16_AXI {memport "M_AXI_GP"} M17_AXI {memport "M_AXI_GP"} M18_AXI {memport "M_AXI_GP"} M19_AXI {memport "M_AXI_GP"} M20_AXI {memport "M_AXI_GP"} M21_AXI {memport "M_AXI_GP"} M22_AXI {memport "M_AXI_GP"} M23_AXI {memport "M_AXI_GP"} M24_AXI {memport "M_AXI_GP"} M25_AXI {memport "M_AXI_GP"} M26_AXI {memport "M_AXI_GP"} M27_AXI {memport "M_AXI_GP"} M28_AXI {memport "M_AXI_GP"} M29_AXI {memport "M_AXI_GP"} M30_AXI {memport "M_AXI_GP"} M31_AXI {memport "M_AXI_GP"} M32_AXI {memport "M_AXI_GP"} M33_AXI {memport "M_AXI_GP"} M34_AXI {memport "M_AXI_GP"} M35_AXI {memport "M_AXI_GP"} M36_AXI {memport "M_AXI_GP"} M37_AXI {memport "M_AXI_GP"} M38_AXI {memport "M_AXI_GP"} M39_AXI {memport "M_AXI_GP"} M40_AXI {memport "M_AXI_GP"} M41_AXI {memport "M_AXI_GP"} M42_AXI {memport "M_AXI_GP"} M43_AXI {memport "M_AXI_GP"} M44_AXI {memport "M_AXI_GP"} M45_AXI {memport "M_AXI_GP"} M46_AXI {memport "M_AXI_GP"} M47_AXI {memport "M_AXI_GP"} M48_AXI {memport "M_AXI_GP"} M49_AXI {memport "M_AXI_GP"} M50_AXI {memport "M_AXI_GP"} M51_AXI {memport "M_AXI_GP"} M52_AXI {memport "M_AXI_GP"} M53_AXI {memport "M_AXI_GP"} M54_AXI {memport "M_AXI_GP"} M55_AXI {memport "M_AXI_GP"} M56_AXI {memport "M_AXI_GP"} M57_AXI {memport "M_AXI_GP"} M58_AXI {memport "M_AXI_GP"} M59_AXI {memport "M_AXI_GP"} M60_AXI {memport "M_AXI_GP"} M61_AXI {memport "M_AXI_GP"} M62_AXI {memport "M_AXI_GP"} M63_AXI {memport "M_AXI_GP"} } [get_bd_cells /interconnect_axilite]


#Platform Properties
set_property platform.default_output_type "sd_card" [current_project]
set_property platform.design_intent.embedded "true" [current_project]
set_property platform.extensible "true" [current_project]
set_property platform.design_intent.server_managed "false" [current_project]
set_property platform.design_intent.external_host "false" [current_project]
set_property platform.design_intent.datacenter "false" [current_project]
make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${design_name}/${design_name}.bd] -top
add_files -norecurse ./${project_name}/${project_name}.gen/sources_1/bd/${design_name}/hdl/${design_name}_wrapper.v
set_property synth_checkpoint_mode None [get_files  ./${project_name}/${project_name}.srcs/sources_1/bd/${design_name}/${design_name}.bd]
generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${design_name}/${design_name}.bd]
export_ip_user_files -of_objects [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${design_name}/${design_name}.bd] -no_script -sync -force -quiet
set_property pfm_name {xilinx:board:name:0.0} [get_files -all ./${project_name}/${project_name}.srcs/sources_1/bd/${design_name}/${design_name}.bd]
set_property platform.board_id {board} [current_project]
set_property platform.name {name} [current_project]
set_property platform.description {metadata generated platform} [current_project]
write_hw_platform -hw -force -file ./platform.xsa
