<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `usart0` mod in crate `lpc55s6x_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, usart0"><title>lpc55s6x_pac::usart0 - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../lpc55s6x_pac/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a><p class='location'>Module usart0</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../index.html'>lpc55s6x_pac</a></p><script>window.sidebarCurrent = {name: 'usart0', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/lpc55s6x_pac/usart0.rs.html#1-163' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>lpc55s6x_pac</a>::<wbr><a class="mod" href=''>usart0</a></span></h1><div class='docblock'><p>USARTs</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="addr/index.html" title='lpc55s6x_pac::usart0::addr mod'>addr</a></td><td class='docblock-short'><p>Address register for automatic address matching.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="brg/index.html" title='lpc55s6x_pac::usart0::brg mod'>brg</a></td><td class='docblock-short'><p>Baud Rate Generator register. 16-bit integer baud rate divisor value.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cfg/index.html" title='lpc55s6x_pac::usart0::cfg mod'>cfg</a></td><td class='docblock-short'><p>USART Configuration register. Basic USART configuration settings that typically are not changed during operation.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctl/index.html" title='lpc55s6x_pac::usart0::ctl mod'>ctl</a></td><td class='docblock-short'><p>USART Control register. USART control settings that are more likely to change during operation.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifocfg/index.html" title='lpc55s6x_pac::usart0::fifocfg mod'>fifocfg</a></td><td class='docblock-short'><p>FIFO configuration and enable register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifointenclr/index.html" title='lpc55s6x_pac::usart0::fifointenclr mod'>fifointenclr</a></td><td class='docblock-short'><p>FIFO interrupt enable clear (disable) and read register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifointenset/index.html" title='lpc55s6x_pac::usart0::fifointenset mod'>fifointenset</a></td><td class='docblock-short'><p>FIFO interrupt enable set (enable) and read register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifointstat/index.html" title='lpc55s6x_pac::usart0::fifointstat mod'>fifointstat</a></td><td class='docblock-short'><p>FIFO interrupt status register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fiford/index.html" title='lpc55s6x_pac::usart0::fiford mod'>fiford</a></td><td class='docblock-short'><p>FIFO read data.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifordnopop/index.html" title='lpc55s6x_pac::usart0::fifordnopop mod'>fifordnopop</a></td><td class='docblock-short'><p>FIFO data read with no FIFO pop.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifostat/index.html" title='lpc55s6x_pac::usart0::fifostat mod'>fifostat</a></td><td class='docblock-short'><p>FIFO status register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifotrig/index.html" title='lpc55s6x_pac::usart0::fifotrig mod'>fifotrig</a></td><td class='docblock-short'><p>FIFO trigger settings for interrupt and DMA request.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fifowr/index.html" title='lpc55s6x_pac::usart0::fifowr mod'>fifowr</a></td><td class='docblock-short'><p>FIFO write data.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="id/index.html" title='lpc55s6x_pac::usart0::id mod'>id</a></td><td class='docblock-short'><p>Peripheral identification register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="intenclr/index.html" title='lpc55s6x_pac::usart0::intenclr mod'>intenclr</a></td><td class='docblock-short'><p>Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="intenset/index.html" title='lpc55s6x_pac::usart0::intenset mod'>intenset</a></td><td class='docblock-short'><p>Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="intstat/index.html" title='lpc55s6x_pac::usart0::intstat mod'>intstat</a></td><td class='docblock-short'><p>Interrupt status register. Reflects interrupts that are currently enabled.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="osr/index.html" title='lpc55s6x_pac::usart0::osr mod'>osr</a></td><td class='docblock-short'><p>Oversample selection register for asynchronous communication.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="stat/index.html" title='lpc55s6x_pac::usart0::stat mod'>stat</a></td><td class='docblock-short'><p>USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them.</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.ADDR.html" title='lpc55s6x_pac::usart0::ADDR struct'>ADDR</a></td><td class='docblock-short'><p>Address register for automatic address matching.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.BRG.html" title='lpc55s6x_pac::usart0::BRG struct'>BRG</a></td><td class='docblock-short'><p>Baud Rate Generator register. 16-bit integer baud rate divisor value.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CFG.html" title='lpc55s6x_pac::usart0::CFG struct'>CFG</a></td><td class='docblock-short'><p>USART Configuration register. Basic USART configuration settings that typically are not changed during operation.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTL.html" title='lpc55s6x_pac::usart0::CTL struct'>CTL</a></td><td class='docblock-short'><p>USART Control register. USART control settings that are more likely to change during operation.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOCFG.html" title='lpc55s6x_pac::usart0::FIFOCFG struct'>FIFOCFG</a></td><td class='docblock-short'><p>FIFO configuration and enable register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOINTENCLR.html" title='lpc55s6x_pac::usart0::FIFOINTENCLR struct'>FIFOINTENCLR</a></td><td class='docblock-short'><p>FIFO interrupt enable clear (disable) and read register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOINTENSET.html" title='lpc55s6x_pac::usart0::FIFOINTENSET struct'>FIFOINTENSET</a></td><td class='docblock-short'><p>FIFO interrupt enable set (enable) and read register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOINTSTAT.html" title='lpc55s6x_pac::usart0::FIFOINTSTAT struct'>FIFOINTSTAT</a></td><td class='docblock-short'><p>FIFO interrupt status register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFORD.html" title='lpc55s6x_pac::usart0::FIFORD struct'>FIFORD</a></td><td class='docblock-short'><p>FIFO read data.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFORDNOPOP.html" title='lpc55s6x_pac::usart0::FIFORDNOPOP struct'>FIFORDNOPOP</a></td><td class='docblock-short'><p>FIFO data read with no FIFO pop.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOSTAT.html" title='lpc55s6x_pac::usart0::FIFOSTAT struct'>FIFOSTAT</a></td><td class='docblock-short'><p>FIFO status register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOTRIG.html" title='lpc55s6x_pac::usart0::FIFOTRIG struct'>FIFOTRIG</a></td><td class='docblock-short'><p>FIFO trigger settings for interrupt and DMA request.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FIFOWR.html" title='lpc55s6x_pac::usart0::FIFOWR struct'>FIFOWR</a></td><td class='docblock-short'><p>FIFO write data.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.ID.html" title='lpc55s6x_pac::usart0::ID struct'>ID</a></td><td class='docblock-short'><p>Peripheral identification register.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.INTENCLR.html" title='lpc55s6x_pac::usart0::INTENCLR struct'>INTENCLR</a></td><td class='docblock-short'><p>Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.INTENSET.html" title='lpc55s6x_pac::usart0::INTENSET struct'>INTENSET</a></td><td class='docblock-short'><p>Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.INTSTAT.html" title='lpc55s6x_pac::usart0::INTSTAT struct'>INTSTAT</a></td><td class='docblock-short'><p>Interrupt status register. Reflects interrupts that are currently enabled.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.OSR.html" title='lpc55s6x_pac::usart0::OSR struct'>OSR</a></td><td class='docblock-short'><p>Oversample selection register for asynchronous communication.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='lpc55s6x_pac::usart0::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STAT.html" title='lpc55s6x_pac::usart0::STAT struct'>STAT</a></td><td class='docblock-short'><p>USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../";window.currentCrate = "lpc55s6x_pac";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>