{
    "code": "```verilog\nmodule TopModule (\n    input logic a,   // 1-bit input\n    input logic b,   // 1-bit input\n    input logic c,   // 1-bit input\n    input logic d,   // 1-bit input\n    output logic q   // 1-bit output\n);\n\n    assign q = ((~a & ~b & ~c & ~d) | \n                (~a & ~b & c & d) | \n                (~a & b & ~c & d) | \n                (~a & b & c & ~d) | \n                (a & ~b & ~c & d) | \n                (a & ~b & c & ~d) | \n                (a & b & ~c & ~d) | \n                (a & b & c & d));\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}