#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Dec 14 21:56:15 2025
# Process ID         : 17932
# Current directory  : C:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.runs/ZModem_top_aes_encrypt_0_0_synth_1
# Command line       : vivado.exe -log ZModem_top_aes_encrypt_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZModem_top_aes_encrypt_0_0.tcl
# Log file           : C:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.runs/ZModem_top_aes_encrypt_0_0_synth_1/ZModem_top_aes_encrypt_0_0.vds
# Journal file       : C:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.runs/ZModem_top_aes_encrypt_0_0_synth_1\vivado.jou
# Running On         : EMBKSM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16866 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25456 MB
# Available Virtual  : 9698 MB
#-----------------------------------------------------------
source ZModem_top_aes_encrypt_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 677.387 ; gain = 235.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Z-Modem/Z-modem_ip-repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top ZModem_top_aes_encrypt_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.910 ; gain = 491.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZModem_top_aes_encrypt_0_0' [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ip/ZModem_top_aes_encrypt_0_0/synth/ZModem_top_aes_encrypt_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aes_encrypt' [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_encrypt.v:1]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand' [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_key_expand.v:1]
INFO: [Synth 8-6157] synthesizing module 'sbox' [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/sbox.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (0#1) [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/sbox.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (0#1) [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_key_expand.v:1]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aes_core' (0#1) [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_core.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_encrypt.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aes_encrypt' (0#1) [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ipshared/1a00/src/aes_encrypt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ZModem_top_aes_encrypt_0_0' (0#1) [c:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.gen/sources_1/bd/ZModem_top/ip/ZModem_top_aes_encrypt_0_0/synth/ZModem_top_aes_encrypt_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1530.055 ; gain = 607.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1530.055 ; gain = 607.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1530.055 ; gain = 607.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1530.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1630.508 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1630.508 ; gain = 708.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1630.508 ; gain = 708.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1630.508 ; gain = 708.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aes_encrypt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  ROUNDS |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aes_encrypt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.508 ; gain = 708.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	  12 Input     32 Bit         XORs := 1     
	  11 Input     32 Bit         XORs := 1     
	  10 Input     32 Bit         XORs := 1     
	   9 Input     32 Bit         XORs := 1     
	   8 Input     32 Bit         XORs := 1     
	   7 Input     32 Bit         XORs := 1     
	   6 Input     32 Bit         XORs := 1     
	   5 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 30    
	   2 Input      8 Bit         XORs := 18    
	   3 Input      8 Bit         XORs := 6     
	   5 Input      8 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 10    
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   3 Input  128 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:43 . Memory (MB): peak = 1894.121 ; gain = 972.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-------------------------------+---------------+----------------+
|Module Name    | RTL Object                    | Depth x Width | Implemented As | 
+---------------+-------------------------------+---------------+----------------+
|sbox           | out_byte                      | 256x8         | LUT            | 
|aes_key_expand | key_expansion[4].s3/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[4].s2/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[4].s1/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[4].s0/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[8].s3/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[8].s2/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[8].s1/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[8].s0/out_byte  | 256x8         | LUT            | 
|aes_key_expand | key_expansion[12].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[12].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[12].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[12].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[16].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[16].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[16].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[16].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[20].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[20].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[20].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[20].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[24].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[24].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[24].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[24].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[28].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[28].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[28].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[28].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[32].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[32].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[32].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[32].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[36].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[36].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[36].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[36].s0/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[40].s3/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[40].s2/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[40].s1/out_byte | 256x8         | LUT            | 
|aes_key_expand | key_expansion[40].s0/out_byte | 256x8         | LUT            | 
|aes_core       | sbox_inst[0].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[1].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[2].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[3].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[4].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[5].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[6].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[7].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[8].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[9].s/out_byte       | 256x8         | LUT            | 
|aes_core       | sbox_inst[10].s/out_byte      | 256x8         | LUT            | 
|aes_core       | sbox_inst[11].s/out_byte      | 256x8         | LUT            | 
|aes_core       | sbox_inst[12].s/out_byte      | 256x8         | LUT            | 
|aes_core       | sbox_inst[13].s/out_byte      | 256x8         | LUT            | 
|aes_core       | sbox_inst[14].s/out_byte      | 256x8         | LUT            | 
|aes_core       | sbox_inst[15].s/out_byte      | 256x8         | LUT            | 
+---------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:04:01 . Memory (MB): peak = 1894.121 ; gain = 972.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:04:05 . Memory (MB): peak = 1894.121 ; gain = 972.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:04:09 . Memory (MB): peak = 1894.121 ; gain = 972.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:04:19 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:04:19 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |   463|
|3     |LUT3  |   309|
|4     |LUT4  |   434|
|5     |LUT5  |   156|
|6     |LUT6  |  3008|
|7     |MUXF7 |   788|
|8     |MUXF8 |   300|
|9     |FDCE  |   263|
|10    |FDPE  |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:14 ; elapsed = 00:04:13 . Memory (MB): peak = 2016.051 ; gain = 993.477
Synthesis Optimization Complete : Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2016.051 ; gain = 1093.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2025.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1088 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2029.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fc50ae99
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:45 . Memory (MB): peak = 2029.977 ; gain = 1333.957
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2029.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.runs/ZModem_top_aes_encrypt_0_0_synth_1/ZModem_top_aes_encrypt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZModem_top_aes_encrypt_0_0, cache-ID = 570c446a5f514d30
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2029.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Z-Modem/Z-Modem-PL/Z-Modem-PL.runs/ZModem_top_aes_encrypt_0_0_synth_1/ZModem_top_aes_encrypt_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ZModem_top_aes_encrypt_0_0_utilization_synth.rpt -pb ZModem_top_aes_encrypt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 22:01:52 2025...
