<stg><name>infer</name>


<trans_list>

<trans id="521" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="8" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="14" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="32" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="44" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="50" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="51" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="62" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="64" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="67" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="69" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="81" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="91" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="94" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="95" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="96" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="97" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="98" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="109" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="117" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:0  %gate_f = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="gate_f"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:1  %gate_i = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="gate_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:2  %stat_C = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="stat_C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:3  %C_t = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="C_t"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:4  %gate_o = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="gate_o"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:5  %h_t = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="h_t"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:6  %vec_i = alloca [156 x float], align 16

]]></Node>
<StgValue><ssdm name="vec_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:7  %vec_tmp = alloca [128 x float], align 16

]]></Node>
<StgValue><ssdm name="vec_tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln67 = phi i7 [ 0, %0 ], [ %add_ln67, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln67"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst:1  %add_ln67 = add i7 %phi_ln67, 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
meminst:2  %zext_ln67 = zext i7 %phi_ln67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %gate_f_addr = getelementptr [128 x float]* %gate_f, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="gate_f_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst:4  store float 0.000000e+00, float* %gate_f_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst:5  %icmp_ln67 = icmp eq i7 %phi_ln67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_f_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln67, label %meminst7.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
meminst7.preheader:0  br label %meminst7

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst7:0  %phi_ln68 = phi i7 [ %add_ln68, %meminst7 ], [ 0, %meminst7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln68"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst7:1  %add_ln68 = add i7 %phi_ln68, 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
meminst7:2  %zext_ln68 = zext i7 %phi_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst7:3  %gate_i_addr = getelementptr [128 x float]* %gate_i, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="gate_i_addr"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst7:4  store float 0.000000e+00, float* %gate_i_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst7:5  %icmp_ln68 = icmp eq i7 %phi_ln68, -1

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst7:6  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_i_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst7:7  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst7:8  br i1 %icmp_ln68, label %meminst10.preheader, label %meminst7

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
meminst10.preheader:0  br label %meminst10

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst10:0  %phi_ln69 = phi i7 [ %add_ln69, %meminst10 ], [ 0, %meminst10.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln69"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst10:1  %add_ln69 = add i7 %phi_ln69, 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
meminst10:2  %zext_ln69 = zext i7 %phi_ln69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst10:3  %stat_C_addr = getelementptr [128 x float]* %stat_C, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="stat_C_addr"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst10:4  store float 0.000000e+00, float* %stat_C_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst10:5  %icmp_ln69 = icmp eq i7 %phi_ln69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst10:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_stat_C_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst10:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst10:8  br i1 %icmp_ln69, label %meminst13.preheader, label %meminst10

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
meminst13.preheader:0  br label %meminst13

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst13:0  %phi_ln70 = phi i7 [ %add_ln70, %meminst13 ], [ 0, %meminst13.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln70"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst13:1  %add_ln70 = add i7 %phi_ln70, 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
meminst13:2  %zext_ln70 = zext i7 %phi_ln70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst13:3  %C_t_addr = getelementptr [128 x float]* %C_t, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="C_t_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst13:4  store float 0.000000e+00, float* %C_t_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst13:5  %icmp_ln70 = icmp eq i7 %phi_ln70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst13:6  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_C_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst13:7  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst13:8  br i1 %icmp_ln70, label %meminst16.preheader, label %meminst13

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
meminst16.preheader:0  br label %meminst16

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst16:0  %phi_ln71 = phi i7 [ %add_ln71, %meminst16 ], [ 0, %meminst16.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln71"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst16:1  %add_ln71 = add i7 %phi_ln71, 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
meminst16:2  %zext_ln71 = zext i7 %phi_ln71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst16:3  %gate_o_addr = getelementptr [128 x float]* %gate_o, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="gate_o_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst16:4  store float 0.000000e+00, float* %gate_o_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst16:5  %icmp_ln71 = icmp eq i7 %phi_ln71, -1

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst16:6  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_o_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst16:7  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst16:8  br i1 %icmp_ln71, label %meminst19.preheader, label %meminst16

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
meminst19.preheader:0  br label %meminst19

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst19:0  %phi_ln72 = phi i7 [ %add_ln72, %meminst19 ], [ 0, %meminst19.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln72"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst19:1  %add_ln72 = add i7 %phi_ln72, 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="7">
<![CDATA[
meminst19:2  %zext_ln72 = zext i7 %phi_ln72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst19:3  %h_t_addr = getelementptr [128 x float]* %h_t, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="h_t_addr"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
meminst19:4  store float 0.000000e+00, float* %h_t_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst19:5  %icmp_ln72 = icmp eq i7 %phi_ln72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst19:6  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_h_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst19:7  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst19:8  br i1 %icmp_ln72, label %.preheader7.preheader, label %meminst19

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7:0  %i_0 = phi i5 [ %i_3, %tanh.exit17 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:1  %icmp_ln78 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:3  %i_3 = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln78, label %.preheader22.preheader, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="10">
<![CDATA[
.preheader6.preheader:1  %zext_ln106_2 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader6.preheader:2  %shl_ln106_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln106_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="7">
<![CDATA[
.preheader6.preheader:3  %zext_ln106_3 = zext i7 %shl_ln106_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.preheader:4  %sub_ln106 = sub i11 %zext_ln106_2, %zext_ln106_3

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="5">
<![CDATA[
.preheader6:1  %zext_ln105 = zext i5 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2  %icmp_ln105 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln105, label %.preheader5.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln106 = add i11 %sub_ln106, %zext_ln105

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="11">
<![CDATA[
:1  %sext_ln106 = sext i11 %add_ln106 to i32

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln106 = zext i32 %sext_ln106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln106_1 = zext i5 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_i_addr = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="vec_i_addr"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:7  store float %input_load, float* %vec_i_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader5:0  %j1_0 = phi i8 [ %j_1, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:1  %icmp_ln107 = icmp eq i8 %j1_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:3  %j_1 = add i8 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln107, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln108 = zext i8 %j1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h_t_addr_1 = getelementptr inbounds [128 x float]* %h_t, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="h_t_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="7">
<![CDATA[
:2  %h_t_load_1 = load float* %h_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_load_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="225" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="7">
<![CDATA[
:2  %h_t_load_1 = load float* %h_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_load_1"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln108 = add i8 %j1_0, 28

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln108_1 = zext i8 %add_ln108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vec_i_addr_1 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="vec_i_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store float %h_t_load_1, float* %vec_i_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit897

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit897:0  %r_0 = phi i8 [ 0, %3 ], [ %r_1, %.loopexit897.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.loopexit897:1  %phi_mul = phi i15 [ 0, %3 ], [ %add_ln113_1, %.loopexit897.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit897:2  %add_ln113_1 = add i15 %phi_mul, 156

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit897:3  %icmp_ln113 = icmp eq i8 %r_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit897:4  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit897:5  %r_1 = add i8 %r_0, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit897:6  br i1 %icmp_ln113, label %5, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
.preheader4.preheader:0  %zext_ln113 = zext i8 %r_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %vec_tmp_addr = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_f)

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader4:0  %c_0 = phi i8 [ %c_1, %4 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:1  %icmp_ln113_1 = icmp eq i8 %c_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:3  %c_1 = add i8 %c_0, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln113_1, label %.loopexit897.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln113_1 = zext i8 %c_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="8">
<![CDATA[
:1  %zext_ln113_2 = zext i8 %c_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln113 = add i15 %phi_mul, %zext_ln113_2

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln113_3 = zext i15 %add_ln113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Weight0_f_addr = getelementptr [19968 x float]* @Weight0_f, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="Weight0_f_addr"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_f_load = load float* %Weight0_f_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_f_load"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_i_addr_2 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="vec_i_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load = load float* %vec_i_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit897.loopexit:0  br label %.loopexit897

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_f_load = load float* %Weight0_f_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_f_load"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load = load float* %vec_i_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="260" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_7 = fmul float %Weight0_f_load, %vec_i_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="261" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_7 = fmul float %Weight0_f_load, %vec_i_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_7 = fmul float %Weight0_f_load, %vec_i_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load = load float* %vec_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="264" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_7 = fmul float %Weight0_f_load, %vec_i_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load = load float* %vec_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fadd float %vec_tmp_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="267" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fadd float %vec_tmp_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fadd float %vec_tmp_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="269" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fadd float %vec_tmp_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fadd float %vec_tmp_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:11  store float %tmp_8, float* %vec_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="273" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_f)

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="274" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_f, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_f, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="276" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="277" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit896

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit896:0  %r2_0 = phi i8 [ 0, %5 ], [ %r_2, %.loopexit896.loopexit ]

]]></Node>
<StgValue><ssdm name="r2_0"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.loopexit896:1  %phi_mul889 = phi i15 [ 0, %5 ], [ %add_ln120_1, %.loopexit896.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul889"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit896:2  %add_ln120_1 = add i15 %phi_mul889, 156

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit896:3  %icmp_ln120 = icmp eq i8 %r2_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit896:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit896:5  %r_2 = add i8 %r2_0, 1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit896:6  br i1 %icmp_ln120, label %7, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
.preheader3.preheader:0  %zext_ln120 = zext i8 %r2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:1  %vec_tmp_addr_1 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="vec_tmp_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_i)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:0  %c3_0 = phi i8 [ %c_2, %6 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="c3_0"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:1  %icmp_ln120_1 = icmp eq i8 %c3_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:3  %c_2 = add i8 %c3_0, 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln120_1, label %.loopexit896.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln120_1 = zext i8 %c3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="8">
<![CDATA[
:1  %zext_ln120_2 = zext i8 %c3_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln120 = add i15 %phi_mul889, %zext_ln120_2

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln120_3 = zext i15 %add_ln120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Weight0_i_addr = getelementptr [19968 x float]* @Weight0_i, i64 0, i64 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="Weight0_i_addr"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_i_load = load float* %Weight0_i_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_i_load"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_i_addr_3 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="vec_i_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_1 = load float* %vec_i_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_1"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.loopexit896.loopexit:0  br label %.loopexit896

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="304" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_i_load = load float* %Weight0_i_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_i_load"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_1 = load float* %vec_i_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="308" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_1 = load float* %vec_tmp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="310" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_1 = load float* %vec_tmp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="312" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = fadd float %vec_tmp_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="313" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = fadd float %vec_tmp_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="314" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = fadd float %vec_tmp_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="315" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = fadd float %vec_tmp_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="316" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = fadd float %vec_tmp_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="317" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:11  store float %tmp_s, float* %vec_tmp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="318" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="319" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_i)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="320" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_i, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="321" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_i, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="322" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="323" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit895

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit895:0  %r4_0 = phi i8 [ 0, %7 ], [ %r_3, %.loopexit895.loopexit ]

]]></Node>
<StgValue><ssdm name="r4_0"/></StgValue>
</operation>

<operation id="326" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.loopexit895:1  %phi_mul891 = phi i15 [ 0, %7 ], [ %add_ln127_1, %.loopexit895.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul891"/></StgValue>
</operation>

<operation id="327" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit895:2  %add_ln127_1 = add i15 %phi_mul891, 156

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="328" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit895:3  %icmp_ln127 = icmp eq i8 %r4_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit895:4  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit895:5  %r_3 = add i8 %r4_0, 1

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="331" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit895:6  br i1 %icmp_ln127, label %9, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
.preheader2.preheader:0  %zext_ln127 = zext i8 %r4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader:1  %vec_tmp_addr_2 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="vec_tmp_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="335" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_c)

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:0  %c5_0 = phi i8 [ %c_3, %8 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="c5_0"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:1  %icmp_ln127_1 = icmp eq i8 %c5_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln127_1"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:3  %c_3 = add i8 %c5_0, 1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln127_1, label %.loopexit895.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln127_1 = zext i8 %c5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="8">
<![CDATA[
:1  %zext_ln127_2 = zext i8 %c5_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln127 = add i15 %phi_mul891, %zext_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln127_3 = zext i15 %add_ln127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Weight0_c_addr = getelementptr [19968 x float]* @Weight0_c, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="Weight0_c_addr"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_c_load = load float* %Weight0_c_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_c_load"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_i_addr_4 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="vec_i_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_2 = load float* %vec_i_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_2"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.loopexit895.loopexit:0  br label %.loopexit895

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="350" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_c_load = load float* %Weight0_c_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_c_load"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_2 = load float* %vec_i_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="352" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="353" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="354" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_3 = load float* %vec_tmp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="356" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_3 = load float* %vec_tmp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="358" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = fadd float %vec_tmp_load_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="359" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = fadd float %vec_tmp_load_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="360" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = fadd float %vec_tmp_load_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="361" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = fadd float %vec_tmp_load_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="362" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = fadd float %vec_tmp_load_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="363" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:11  store float %tmp_2, float* %vec_tmp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="365" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_c)

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>

<operation id="366" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="367" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i8 [ 0, %9 ], [ %i_2, %11 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="368" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln32 = icmp eq i8 %i_0_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="369" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="370" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_2 = add i8 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="371" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln32, label %tanh.exit, label %11

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="372" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln34 = zext i8 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="373" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %vec_tmp_addr_3 = getelementptr [128 x float]* %vec_tmp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="vec_tmp_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="7">
<![CDATA[
:2  %vec_tmp_load_2 = load float* %vec_tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_2"/></StgValue>
</operation>

<operation id="375" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
tanh.exit:0  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="376" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="7">
<![CDATA[
:2  %vec_tmp_load_2 = load float* %vec_tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="377" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"generic_tanh<float>"(float %vec_tmp_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="378" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:3  %tmp_i_i_i = call fastcc float @"generic_tanh<float>"(float %vec_tmp_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="379" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stat_C_addr_1 = getelementptr [128 x float]* %stat_C, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="stat_C_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store float %tmp_i_i_i, float* %stat_C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="381" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="382" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
tanh.exit:0  call fastcc void @fill_n([128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>

<operation id="383" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
tanh.exit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="384" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:0  %r6_0 = phi i8 [ 0, %tanh.exit ], [ %r_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="r6_0"/></StgValue>
</operation>

<operation id="385" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul893 = phi i15 [ 0, %tanh.exit ], [ %add_ln134_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul893"/></StgValue>
</operation>

<operation id="386" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit:2  %add_ln134_1 = add i15 %phi_mul893, 156

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="387" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %icmp_ln134 = icmp eq i8 %r6_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="388" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="389" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  %r_4 = add i8 %r6_0, 1

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="390" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln134, label %13, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="391" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
.preheader1.preheader:0  %zext_ln134 = zext i8 %r6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="392" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:1  %vec_tmp_addr_4 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="vec_tmp_addr_4"/></StgValue>
</operation>

<operation id="393" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="394" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_o)

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1:0  %c7_0 = phi i8 [ %c_4, %12 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="c7_0"/></StgValue>
</operation>

<operation id="396" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:1  %icmp_ln134_1 = icmp eq i8 %c7_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln134_1"/></StgValue>
</operation>

<operation id="397" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="398" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:3  %c_4 = add i8 %c7_0, 1

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="399" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln134_1, label %.loopexit.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="400" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln134_1 = zext i8 %c7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="401" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="8">
<![CDATA[
:1  %zext_ln134_2 = zext i8 %c7_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="402" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln134 = add i15 %phi_mul893, %zext_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="403" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln134_3 = zext i15 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134_3"/></StgValue>
</operation>

<operation id="404" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Weight0_o_addr = getelementptr [19968 x float]* @Weight0_o, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="Weight0_o_addr"/></StgValue>
</operation>

<operation id="405" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_o_load = load float* %Weight0_o_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_o_load"/></StgValue>
</operation>

<operation id="406" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_i_addr_5 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="vec_i_addr_5"/></StgValue>
</operation>

<operation id="407" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_3 = load float* %vec_i_addr_5, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_3"/></StgValue>
</operation>

<operation id="408" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="409" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="15">
<![CDATA[
:5  %Weight0_o_load = load float* %Weight0_o_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight0_o_load"/></StgValue>
</operation>

<operation id="410" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:7  %vec_i_load_3 = load float* %vec_i_addr_5, align 4

]]></Node>
<StgValue><ssdm name="vec_i_load_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="411" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="412" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="413" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="414" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_4 = load float* %vec_tmp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="415" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="7">
<![CDATA[
:9  %vec_tmp_load_4 = load float* %vec_tmp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_load_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="417" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fadd float %vec_tmp_load_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="418" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fadd float %vec_tmp_load_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="419" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fadd float %vec_tmp_load_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="420" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fadd float %vec_tmp_load_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="421" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fadd float %vec_tmp_load_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="422" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:11  store float %tmp_4, float* %vec_tmp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="423" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="424" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_o)

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="425" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_o, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="426" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:1  call fastcc void @sigmoid([128 x float]* %gate_o, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="427" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:2  call fastcc void @hprod([128 x float]* %vec_tmp, [128 x float]* %gate_f, [128 x float]* %C_t)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="428" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:2  call fastcc void @hprod([128 x float]* %vec_tmp, [128 x float]* %gate_f, [128 x float]* %C_t)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="429" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @hprod([128 x float]* %C_t, [128 x float]* %gate_i, [128 x float]* %stat_C)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="430" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @hprod([128 x float]* %C_t, [128 x float]* %gate_i, [128 x float]* %stat_C)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="431" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:4  call fastcc void @geva.1([128 x float]* %C_t, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="432" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:4  call fastcc void @geva.1([128 x float]* %C_t, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="433" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %14

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="434" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_i9 = phi i8 [ 0, %13 ], [ %i_4, %15 ]

]]></Node>
<StgValue><ssdm name="i_0_i9"/></StgValue>
</operation>

<operation id="435" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln32_1 = icmp eq i8 %i_0_i9, -128

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="436" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="437" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_4 = add i8 %i_0_i9, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="438" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln32_1, label %tanh.exit17, label %15

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="439" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln34_1 = zext i8 %i_0_i9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="440" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C_t_addr_1 = getelementptr [128 x float]* %C_t, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="C_t_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="7">
<![CDATA[
:2  %C_t_load = load float* %C_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_t_load"/></StgValue>
</operation>

<operation id="442" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
tanh.exit17:0  call fastcc void @hprod([128 x float]* %h_t, [128 x float]* %gate_o, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="443" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="7">
<![CDATA[
:2  %C_t_load = load float* %C_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_t_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="444" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:3  %tmp_i_i_i1 = call fastcc float @"generic_tanh<float>"(float %C_t_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="445" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:3  %tmp_i_i_i1 = call fastcc float @"generic_tanh<float>"(float %C_t_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="446" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vec_tmp_addr_5 = getelementptr [128 x float]* %vec_tmp, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="vec_tmp_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store float %tmp_i_i_i1, float* %vec_tmp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="448" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %14

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="449" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
tanh.exit17:0  call fastcc void @hprod([128 x float]* %h_t, [128 x float]* %gate_o, [128 x float]* %vec_tmp)

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>

<operation id="450" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
tanh.exit17:1  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="451" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader22:0  %p_0_rec_i_i = phi i4 [ %add_ln762, %16 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="p_0_rec_i_i"/></StgValue>
</operation>

<operation id="452" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="4">
<![CDATA[
.preheader22:1  %p_0_rec_i_i_cast = zext i4 %p_0_rec_i_i to i64

]]></Node>
<StgValue><ssdm name="p_0_rec_i_i_cast"/></StgValue>
</operation>

<operation id="453" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22:2  %res_addr_1 = getelementptr [10 x float]* %res, i64 0, i64 %p_0_rec_i_i_cast

]]></Node>
<StgValue><ssdm name="res_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="455" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader22:4  %icmp_ln762 = icmp eq i4 %p_0_rec_i_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln762"/></StgValue>
</operation>

<operation id="456" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader22:5  %add_ln762 = add i4 %p_0_rec_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln762"/></StgValue>
</operation>

<operation id="457" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:6  br i1 %icmp_ln762, label %"fill_n<float*, int, double>.exit.preheader", label %16

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="458" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float 0.000000e+00, float* %res_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="459" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="460" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
fill_n<float*, int, double>.exit.preheader:0  br label %"fill_n<float*, int, double>.exit"

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="461" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
fill_n<float*, int, double>.exit:0  %r8_0 = phi i4 [ %r, %"fill_n<float*, int, double>.exit.loopexit" ], [ 0, %"fill_n<float*, int, double>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="r8_0"/></StgValue>
</operation>

<operation id="462" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fill_n<float*, int, double>.exit:1  %icmp_ln157 = icmp eq i4 %r8_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="463" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fill_n<float*, int, double>.exit:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="464" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fill_n<float*, int, double>.exit:3  %r = add i4 %r8_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="465" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fill_n<float*, int, double>.exit:4  br i1 %icmp_ln157, label %.preheader21.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="466" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln157 = zext i4 %r8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="467" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r8_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="468" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:2  %zext_ln157_2 = zext i11 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln157_2"/></StgValue>
</operation>

<operation id="469" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %res_addr = getelementptr [10 x float]* %res, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="470" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="471" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="472" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %c9_0 = phi i8 [ %c, %17 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c9_0"/></StgValue>
</operation>

<operation id="473" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %icmp_ln157_1 = icmp eq i8 %c9_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="474" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="475" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %c = add i8 %c9_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="476" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln157_1, label %"fill_n<float*, int, double>.exit.loopexit", label %17

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="477" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln157_1 = zext i8 %c9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="478" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="8">
<![CDATA[
:1  %zext_ln157_3 = zext i8 %c9_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln157_3"/></StgValue>
</operation>

<operation id="479" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln157 = add i12 %zext_ln157_2, %zext_ln157_3

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="480" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln157_4 = zext i12 %add_ln157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157_4"/></StgValue>
</operation>

<operation id="481" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Weight_lc_addr = getelementptr [1280 x float]* @Weight_lc, i64 0, i64 %zext_ln157_4

]]></Node>
<StgValue><ssdm name="Weight_lc_addr"/></StgValue>
</operation>

<operation id="482" st_id="98" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
:5  %Weight_lc_load = load float* %Weight_lc_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight_lc_load"/></StgValue>
</operation>

<operation id="483" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %h_t_addr_2 = getelementptr inbounds [128 x float]* %h_t, i64 0, i64 %zext_ln157_1

]]></Node>
<StgValue><ssdm name="h_t_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="7">
<![CDATA[
:7  %h_t_load = load float* %h_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="h_t_load"/></StgValue>
</operation>

<operation id="485" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
fill_n<float*, int, double>.exit.loopexit:0  br label %"fill_n<float*, int, double>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="486" st_id="99" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
:5  %Weight_lc_load = load float* %Weight_lc_addr, align 4

]]></Node>
<StgValue><ssdm name="Weight_lc_load"/></StgValue>
</operation>

<operation id="487" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="7">
<![CDATA[
:7  %h_t_load = load float* %h_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="h_t_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="488" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fmul float %Weight_lc_load, %h_t_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="489" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fmul float %Weight_lc_load, %h_t_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="490" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fmul float %Weight_lc_load, %h_t_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="491" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="4">
<![CDATA[
:9  %res_load = load float* %res_addr, align 4

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="492" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fmul float %Weight_lc_load, %h_t_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="493" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="4">
<![CDATA[
:9  %res_load = load float* %res_addr, align 4

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="494" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fadd float %res_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="495" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fadd float %res_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="496" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fadd float %res_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="497" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fadd float %res_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="498" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fadd float %res_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="499" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:11  store float %tmp_6, float* %res_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="500" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="501" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader21:0  %i_0_i18 = phi i4 [ %i, %18 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i18"/></StgValue>
</operation>

<operation id="502" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="503" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21:2  %icmp_ln43 = icmp eq i4 %i_0_i18, -6

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="504" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21:3  %i = add i4 %i_0_i18, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="505" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln43, label %geva.exit, label %18

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="506" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln45 = zext i4 %i_0_i18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="507" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Bias_lc_addr = getelementptr [10 x float]* @Bias_lc, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="Bias_lc_addr"/></StgValue>
</operation>

<operation id="508" st_id="110" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
:2  %Bias_lc_load = load float* %Bias_lc_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias_lc_load"/></StgValue>
</operation>

<operation id="509" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %res_addr_2 = getelementptr [10 x float]* %res, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="res_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
:4  %res_load_1 = load float* %res_addr_2, align 4

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>

<operation id="511" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0">
<![CDATA[
geva.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln168"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="512" st_id="111" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
:2  %Bias_lc_load = load float* %Bias_lc_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias_lc_load"/></StgValue>
</operation>

<operation id="513" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
:4  %res_load_1 = load float* %res_addr_2, align 4

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="514" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i = fadd float %res_load_1, %Bias_lc_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="515" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i = fadd float %res_load_1, %Bias_lc_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="516" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i = fadd float %res_load_1, %Bias_lc_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="517" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i = fadd float %res_load_1, %Bias_lc_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="518" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i = fadd float %res_load_1, %Bias_lc_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="519" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:6  store float %tmp_i, float* %res_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="520" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="677" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="678" name="res" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="679" name="Weight0_f" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="680" name="Bias0_f" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Bias0_f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="681" name="Weight0_i" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="682" name="Bias0_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="683" name="Weight0_c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Weight0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="684" name="Bias0_c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="685" name="table_exp_Z1_array_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="686" name="table_f_Z3_array_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="687" name="table_f_Z2_array_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="688" name="Weight0_o" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Weight0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="689" name="Bias0_o" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Bias0_o"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="690" name="Weight_lc" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Weight_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="691" name="Bias_lc" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Bias_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="693" from="StgValue_692" to="gate_f" fromId="692" toId="118">
</dataflow>
<dataflow id="694" from="StgValue_692" to="gate_i" fromId="692" toId="119">
</dataflow>
<dataflow id="695" from="StgValue_692" to="stat_C" fromId="692" toId="120">
</dataflow>
<dataflow id="696" from="StgValue_692" to="C_t" fromId="692" toId="121">
</dataflow>
<dataflow id="697" from="StgValue_692" to="gate_o" fromId="692" toId="122">
</dataflow>
<dataflow id="698" from="StgValue_692" to="h_t" fromId="692" toId="123">
</dataflow>
<dataflow id="699" from="StgValue_692" to="vec_i" fromId="692" toId="124">
</dataflow>
<dataflow id="700" from="StgValue_692" to="vec_tmp" fromId="692" toId="125">
</dataflow>
<dataflow id="702" from="StgValue_701" to="phi_ln67" fromId="701" toId="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="703" from="br_ln0" to="phi_ln67" fromId="126" toId="127">
</dataflow>
<dataflow id="704" from="add_ln67" to="phi_ln67" fromId="128" toId="127">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="705" from="br_ln67" to="phi_ln67" fromId="135" toId="127">
<BackEdge/>
</dataflow>
<dataflow id="706" from="phi_ln67" to="add_ln67" fromId="127" toId="128">
</dataflow>
<dataflow id="708" from="StgValue_707" to="add_ln67" fromId="707" toId="128">
</dataflow>
<dataflow id="709" from="phi_ln67" to="zext_ln67" fromId="127" toId="129">
</dataflow>
<dataflow id="710" from="gate_f" to="gate_f_addr" fromId="118" toId="130">
</dataflow>
<dataflow id="712" from="StgValue_711" to="gate_f_addr" fromId="711" toId="130">
</dataflow>
<dataflow id="713" from="zext_ln67" to="gate_f_addr" fromId="129" toId="130">
</dataflow>
<dataflow id="715" from="StgValue_714" to="store_ln67" fromId="714" toId="131">
</dataflow>
<dataflow id="716" from="gate_f_addr" to="store_ln67" fromId="130" toId="131">
</dataflow>
<dataflow id="717" from="phi_ln67" to="icmp_ln67" fromId="127" toId="132">
</dataflow>
<dataflow id="719" from="StgValue_718" to="icmp_ln67" fromId="718" toId="132">
</dataflow>
<dataflow id="721" from="_ssdm_op_SpecLoopName" to="empty" fromId="720" toId="133">
</dataflow>
<dataflow id="723" from="memset_gate_f_str" to="empty" fromId="722" toId="133">
</dataflow>
<dataflow id="725" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="724" toId="134">
</dataflow>
<dataflow id="727" from="StgValue_726" to="empty_35" fromId="726" toId="134">
</dataflow>
<dataflow id="728" from="StgValue_726" to="empty_35" fromId="726" toId="134">
</dataflow>
<dataflow id="729" from="StgValue_726" to="empty_35" fromId="726" toId="134">
</dataflow>
<dataflow id="730" from="icmp_ln67" to="br_ln67" fromId="132" toId="135">
</dataflow>
<dataflow id="731" from="add_ln68" to="phi_ln68" fromId="138" toId="137">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="br_ln68" to="phi_ln68" fromId="145" toId="137">
<BackEdge/>
</dataflow>
<dataflow id="733" from="StgValue_701" to="phi_ln68" fromId="701" toId="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="734" from="br_ln68" to="phi_ln68" fromId="136" toId="137">
</dataflow>
<dataflow id="735" from="phi_ln68" to="add_ln68" fromId="137" toId="138">
</dataflow>
<dataflow id="736" from="StgValue_707" to="add_ln68" fromId="707" toId="138">
</dataflow>
<dataflow id="737" from="phi_ln68" to="zext_ln68" fromId="137" toId="139">
</dataflow>
<dataflow id="738" from="gate_i" to="gate_i_addr" fromId="119" toId="140">
</dataflow>
<dataflow id="739" from="StgValue_711" to="gate_i_addr" fromId="711" toId="140">
</dataflow>
<dataflow id="740" from="zext_ln68" to="gate_i_addr" fromId="139" toId="140">
</dataflow>
<dataflow id="741" from="StgValue_714" to="store_ln68" fromId="714" toId="141">
</dataflow>
<dataflow id="742" from="gate_i_addr" to="store_ln68" fromId="140" toId="141">
</dataflow>
<dataflow id="743" from="phi_ln68" to="icmp_ln68" fromId="137" toId="142">
</dataflow>
<dataflow id="744" from="StgValue_718" to="icmp_ln68" fromId="718" toId="142">
</dataflow>
<dataflow id="745" from="_ssdm_op_SpecLoopName" to="empty_36" fromId="720" toId="143">
</dataflow>
<dataflow id="747" from="memset_gate_i_str" to="empty_36" fromId="746" toId="143">
</dataflow>
<dataflow id="748" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="724" toId="144">
</dataflow>
<dataflow id="749" from="StgValue_726" to="empty_37" fromId="726" toId="144">
</dataflow>
<dataflow id="750" from="StgValue_726" to="empty_37" fromId="726" toId="144">
</dataflow>
<dataflow id="751" from="StgValue_726" to="empty_37" fromId="726" toId="144">
</dataflow>
<dataflow id="752" from="icmp_ln68" to="br_ln68" fromId="142" toId="145">
</dataflow>
<dataflow id="753" from="add_ln69" to="phi_ln69" fromId="148" toId="147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="754" from="br_ln69" to="phi_ln69" fromId="155" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="755" from="StgValue_701" to="phi_ln69" fromId="701" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="756" from="br_ln69" to="phi_ln69" fromId="146" toId="147">
</dataflow>
<dataflow id="757" from="phi_ln69" to="add_ln69" fromId="147" toId="148">
</dataflow>
<dataflow id="758" from="StgValue_707" to="add_ln69" fromId="707" toId="148">
</dataflow>
<dataflow id="759" from="phi_ln69" to="zext_ln69" fromId="147" toId="149">
</dataflow>
<dataflow id="760" from="stat_C" to="stat_C_addr" fromId="120" toId="150">
</dataflow>
<dataflow id="761" from="StgValue_711" to="stat_C_addr" fromId="711" toId="150">
</dataflow>
<dataflow id="762" from="zext_ln69" to="stat_C_addr" fromId="149" toId="150">
</dataflow>
<dataflow id="763" from="StgValue_714" to="store_ln69" fromId="714" toId="151">
</dataflow>
<dataflow id="764" from="stat_C_addr" to="store_ln69" fromId="150" toId="151">
</dataflow>
<dataflow id="765" from="phi_ln69" to="icmp_ln69" fromId="147" toId="152">
</dataflow>
<dataflow id="766" from="StgValue_718" to="icmp_ln69" fromId="718" toId="152">
</dataflow>
<dataflow id="767" from="_ssdm_op_SpecLoopName" to="empty_38" fromId="720" toId="153">
</dataflow>
<dataflow id="769" from="memset_stat_C_str" to="empty_38" fromId="768" toId="153">
</dataflow>
<dataflow id="770" from="_ssdm_op_SpecLoopTripCount" to="empty_39" fromId="724" toId="154">
</dataflow>
<dataflow id="771" from="StgValue_726" to="empty_39" fromId="726" toId="154">
</dataflow>
<dataflow id="772" from="StgValue_726" to="empty_39" fromId="726" toId="154">
</dataflow>
<dataflow id="773" from="StgValue_726" to="empty_39" fromId="726" toId="154">
</dataflow>
<dataflow id="774" from="icmp_ln69" to="br_ln69" fromId="152" toId="155">
</dataflow>
<dataflow id="775" from="add_ln70" to="phi_ln70" fromId="158" toId="157">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="br_ln70" to="phi_ln70" fromId="165" toId="157">
<BackEdge/>
</dataflow>
<dataflow id="777" from="StgValue_701" to="phi_ln70" fromId="701" toId="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="br_ln70" to="phi_ln70" fromId="156" toId="157">
</dataflow>
<dataflow id="779" from="phi_ln70" to="add_ln70" fromId="157" toId="158">
</dataflow>
<dataflow id="780" from="StgValue_707" to="add_ln70" fromId="707" toId="158">
</dataflow>
<dataflow id="781" from="phi_ln70" to="zext_ln70" fromId="157" toId="159">
</dataflow>
<dataflow id="782" from="C_t" to="C_t_addr" fromId="121" toId="160">
</dataflow>
<dataflow id="783" from="StgValue_711" to="C_t_addr" fromId="711" toId="160">
</dataflow>
<dataflow id="784" from="zext_ln70" to="C_t_addr" fromId="159" toId="160">
</dataflow>
<dataflow id="785" from="StgValue_714" to="store_ln70" fromId="714" toId="161">
</dataflow>
<dataflow id="786" from="C_t_addr" to="store_ln70" fromId="160" toId="161">
</dataflow>
<dataflow id="787" from="phi_ln70" to="icmp_ln70" fromId="157" toId="162">
</dataflow>
<dataflow id="788" from="StgValue_718" to="icmp_ln70" fromId="718" toId="162">
</dataflow>
<dataflow id="789" from="_ssdm_op_SpecLoopName" to="empty_40" fromId="720" toId="163">
</dataflow>
<dataflow id="791" from="memset_C_t_str" to="empty_40" fromId="790" toId="163">
</dataflow>
<dataflow id="792" from="_ssdm_op_SpecLoopTripCount" to="empty_41" fromId="724" toId="164">
</dataflow>
<dataflow id="793" from="StgValue_726" to="empty_41" fromId="726" toId="164">
</dataflow>
<dataflow id="794" from="StgValue_726" to="empty_41" fromId="726" toId="164">
</dataflow>
<dataflow id="795" from="StgValue_726" to="empty_41" fromId="726" toId="164">
</dataflow>
<dataflow id="796" from="icmp_ln70" to="br_ln70" fromId="162" toId="165">
</dataflow>
<dataflow id="797" from="add_ln71" to="phi_ln71" fromId="168" toId="167">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="798" from="br_ln71" to="phi_ln71" fromId="175" toId="167">
<BackEdge/>
</dataflow>
<dataflow id="799" from="StgValue_701" to="phi_ln71" fromId="701" toId="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="800" from="br_ln71" to="phi_ln71" fromId="166" toId="167">
</dataflow>
<dataflow id="801" from="phi_ln71" to="add_ln71" fromId="167" toId="168">
</dataflow>
<dataflow id="802" from="StgValue_707" to="add_ln71" fromId="707" toId="168">
</dataflow>
<dataflow id="803" from="phi_ln71" to="zext_ln71" fromId="167" toId="169">
</dataflow>
<dataflow id="804" from="gate_o" to="gate_o_addr" fromId="122" toId="170">
</dataflow>
<dataflow id="805" from="StgValue_711" to="gate_o_addr" fromId="711" toId="170">
</dataflow>
<dataflow id="806" from="zext_ln71" to="gate_o_addr" fromId="169" toId="170">
</dataflow>
<dataflow id="807" from="StgValue_714" to="store_ln71" fromId="714" toId="171">
</dataflow>
<dataflow id="808" from="gate_o_addr" to="store_ln71" fromId="170" toId="171">
</dataflow>
<dataflow id="809" from="phi_ln71" to="icmp_ln71" fromId="167" toId="172">
</dataflow>
<dataflow id="810" from="StgValue_718" to="icmp_ln71" fromId="718" toId="172">
</dataflow>
<dataflow id="811" from="_ssdm_op_SpecLoopName" to="empty_42" fromId="720" toId="173">
</dataflow>
<dataflow id="813" from="memset_gate_o_str" to="empty_42" fromId="812" toId="173">
</dataflow>
<dataflow id="814" from="_ssdm_op_SpecLoopTripCount" to="empty_43" fromId="724" toId="174">
</dataflow>
<dataflow id="815" from="StgValue_726" to="empty_43" fromId="726" toId="174">
</dataflow>
<dataflow id="816" from="StgValue_726" to="empty_43" fromId="726" toId="174">
</dataflow>
<dataflow id="817" from="StgValue_726" to="empty_43" fromId="726" toId="174">
</dataflow>
<dataflow id="818" from="icmp_ln71" to="br_ln71" fromId="172" toId="175">
</dataflow>
<dataflow id="819" from="add_ln72" to="phi_ln72" fromId="178" toId="177">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="820" from="br_ln72" to="phi_ln72" fromId="185" toId="177">
<BackEdge/>
</dataflow>
<dataflow id="821" from="StgValue_701" to="phi_ln72" fromId="701" toId="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="822" from="br_ln72" to="phi_ln72" fromId="176" toId="177">
</dataflow>
<dataflow id="823" from="phi_ln72" to="add_ln72" fromId="177" toId="178">
</dataflow>
<dataflow id="824" from="StgValue_707" to="add_ln72" fromId="707" toId="178">
</dataflow>
<dataflow id="825" from="phi_ln72" to="zext_ln72" fromId="177" toId="179">
</dataflow>
<dataflow id="826" from="h_t" to="h_t_addr" fromId="123" toId="180">
</dataflow>
<dataflow id="827" from="StgValue_711" to="h_t_addr" fromId="711" toId="180">
</dataflow>
<dataflow id="828" from="zext_ln72" to="h_t_addr" fromId="179" toId="180">
</dataflow>
<dataflow id="829" from="StgValue_714" to="store_ln72" fromId="714" toId="181">
</dataflow>
<dataflow id="830" from="h_t_addr" to="store_ln72" fromId="180" toId="181">
</dataflow>
<dataflow id="831" from="phi_ln72" to="icmp_ln72" fromId="177" toId="182">
</dataflow>
<dataflow id="832" from="StgValue_718" to="icmp_ln72" fromId="718" toId="182">
</dataflow>
<dataflow id="833" from="_ssdm_op_SpecLoopName" to="empty_44" fromId="720" toId="183">
</dataflow>
<dataflow id="835" from="memset_h_t_str" to="empty_44" fromId="834" toId="183">
</dataflow>
<dataflow id="836" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="724" toId="184">
</dataflow>
<dataflow id="837" from="StgValue_726" to="empty_45" fromId="726" toId="184">
</dataflow>
<dataflow id="838" from="StgValue_726" to="empty_45" fromId="726" toId="184">
</dataflow>
<dataflow id="839" from="StgValue_726" to="empty_45" fromId="726" toId="184">
</dataflow>
<dataflow id="840" from="icmp_ln72" to="br_ln72" fromId="182" toId="185">
</dataflow>
<dataflow id="841" from="i_3" to="i_0" fromId="190" toId="187">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="842" from="br_ln78" to="i_0" fromId="450" toId="187">
<BackEdge/>
</dataflow>
<dataflow id="844" from="StgValue_843" to="i_0" fromId="843" toId="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="845" from="br_ln78" to="i_0" fromId="186" toId="187">
</dataflow>
<dataflow id="846" from="i_0" to="icmp_ln78" fromId="187" toId="188">
</dataflow>
<dataflow id="848" from="StgValue_847" to="icmp_ln78" fromId="847" toId="188">
</dataflow>
<dataflow id="849" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="724" toId="189">
</dataflow>
<dataflow id="851" from="StgValue_850" to="empty_46" fromId="850" toId="189">
</dataflow>
<dataflow id="852" from="StgValue_850" to="empty_46" fromId="850" toId="189">
</dataflow>
<dataflow id="853" from="StgValue_850" to="empty_46" fromId="850" toId="189">
</dataflow>
<dataflow id="854" from="i_0" to="i_3" fromId="187" toId="190">
</dataflow>
<dataflow id="856" from="StgValue_855" to="i_3" fromId="855" toId="190">
</dataflow>
<dataflow id="857" from="icmp_ln78" to="br_ln78" fromId="188" toId="191">
</dataflow>
<dataflow id="859" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln" fromId="858" toId="192">
</dataflow>
<dataflow id="860" from="i_0" to="shl_ln" fromId="187" toId="192">
</dataflow>
<dataflow id="861" from="StgValue_843" to="shl_ln" fromId="843" toId="192">
</dataflow>
<dataflow id="862" from="shl_ln" to="zext_ln106_2" fromId="192" toId="193">
</dataflow>
<dataflow id="864" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln106_1" fromId="863" toId="194">
</dataflow>
<dataflow id="865" from="i_0" to="shl_ln106_1" fromId="187" toId="194">
</dataflow>
<dataflow id="867" from="StgValue_866" to="shl_ln106_1" fromId="866" toId="194">
</dataflow>
<dataflow id="868" from="shl_ln106_1" to="zext_ln106_3" fromId="194" toId="195">
</dataflow>
<dataflow id="869" from="zext_ln106_2" to="sub_ln106" fromId="193" toId="196">
</dataflow>
<dataflow id="870" from="zext_ln106_3" to="sub_ln106" fromId="195" toId="196">
</dataflow>
<dataflow id="871" from="j" to="j_0" fromId="203" toId="199">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="872" from="br_ln105" to="j_0" fromId="215" toId="199">
<BackEdge/>
</dataflow>
<dataflow id="873" from="StgValue_843" to="j_0" fromId="843" toId="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="874" from="br_ln105" to="j_0" fromId="197" toId="199">
</dataflow>
<dataflow id="875" from="j_0" to="zext_ln105" fromId="199" toId="200">
</dataflow>
<dataflow id="876" from="j_0" to="icmp_ln105" fromId="199" toId="201">
</dataflow>
<dataflow id="877" from="StgValue_847" to="icmp_ln105" fromId="847" toId="201">
</dataflow>
<dataflow id="878" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="724" toId="202">
</dataflow>
<dataflow id="879" from="StgValue_850" to="empty_47" fromId="850" toId="202">
</dataflow>
<dataflow id="880" from="StgValue_850" to="empty_47" fromId="850" toId="202">
</dataflow>
<dataflow id="881" from="StgValue_850" to="empty_47" fromId="850" toId="202">
</dataflow>
<dataflow id="882" from="j_0" to="j" fromId="199" toId="203">
</dataflow>
<dataflow id="883" from="StgValue_855" to="j" fromId="855" toId="203">
</dataflow>
<dataflow id="884" from="icmp_ln105" to="br_ln105" fromId="201" toId="204">
</dataflow>
<dataflow id="885" from="sub_ln106" to="add_ln106" fromId="196" toId="205">
</dataflow>
<dataflow id="886" from="zext_ln105" to="add_ln106" fromId="200" toId="205">
</dataflow>
<dataflow id="887" from="add_ln106" to="sext_ln106" fromId="205" toId="206">
</dataflow>
<dataflow id="888" from="sext_ln106" to="zext_ln106" fromId="206" toId="207">
</dataflow>
<dataflow id="889" from="input_r" to="input_addr" fromId="677" toId="208">
</dataflow>
<dataflow id="890" from="StgValue_711" to="input_addr" fromId="711" toId="208">
</dataflow>
<dataflow id="891" from="zext_ln106" to="input_addr" fromId="207" toId="208">
</dataflow>
<dataflow id="892" from="input_addr" to="input_load" fromId="208" toId="209">
</dataflow>
<dataflow id="893" from="input_addr" to="input_load" fromId="208" toId="211">
</dataflow>
<dataflow id="894" from="j_0" to="zext_ln106_1" fromId="199" toId="212">
</dataflow>
<dataflow id="895" from="vec_i" to="vec_i_addr" fromId="124" toId="213">
</dataflow>
<dataflow id="896" from="StgValue_711" to="vec_i_addr" fromId="711" toId="213">
</dataflow>
<dataflow id="897" from="zext_ln106_1" to="vec_i_addr" fromId="212" toId="213">
</dataflow>
<dataflow id="898" from="input_load" to="store_ln106" fromId="211" toId="214">
</dataflow>
<dataflow id="899" from="vec_i_addr" to="store_ln106" fromId="213" toId="214">
</dataflow>
<dataflow id="900" from="j_1" to="j1_0" fromId="219" toId="216">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="901" from="br_ln107" to="j1_0" fromId="230" toId="216">
<BackEdge/>
</dataflow>
<dataflow id="903" from="StgValue_902" to="j1_0" fromId="902" toId="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="904" from="br_ln107" to="j1_0" fromId="210" toId="216">
</dataflow>
<dataflow id="905" from="j1_0" to="icmp_ln107" fromId="216" toId="217">
</dataflow>
<dataflow id="907" from="StgValue_906" to="icmp_ln107" fromId="906" toId="217">
</dataflow>
<dataflow id="908" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="724" toId="218">
</dataflow>
<dataflow id="909" from="StgValue_726" to="empty_48" fromId="726" toId="218">
</dataflow>
<dataflow id="910" from="StgValue_726" to="empty_48" fromId="726" toId="218">
</dataflow>
<dataflow id="911" from="StgValue_726" to="empty_48" fromId="726" toId="218">
</dataflow>
<dataflow id="912" from="j1_0" to="j_1" fromId="216" toId="219">
</dataflow>
<dataflow id="914" from="StgValue_913" to="j_1" fromId="913" toId="219">
</dataflow>
<dataflow id="915" from="icmp_ln107" to="br_ln107" fromId="217" toId="220">
</dataflow>
<dataflow id="916" from="j1_0" to="zext_ln108" fromId="216" toId="221">
</dataflow>
<dataflow id="917" from="h_t" to="h_t_addr_1" fromId="123" toId="222">
</dataflow>
<dataflow id="918" from="StgValue_711" to="h_t_addr_1" fromId="711" toId="222">
</dataflow>
<dataflow id="919" from="zext_ln108" to="h_t_addr_1" fromId="221" toId="222">
</dataflow>
<dataflow id="920" from="h_t_addr_1" to="h_t_load_1" fromId="222" toId="223">
</dataflow>
<dataflow id="922" from="fill_n" to="call_ln113" fromId="921" toId="224">
</dataflow>
<dataflow id="923" from="vec_tmp" to="call_ln113" fromId="125" toId="224">
</dataflow>
<dataflow id="924" from="h_t_addr_1" to="h_t_load_1" fromId="222" toId="225">
</dataflow>
<dataflow id="925" from="j1_0" to="add_ln108" fromId="216" toId="226">
</dataflow>
<dataflow id="927" from="StgValue_926" to="add_ln108" fromId="926" toId="226">
</dataflow>
<dataflow id="928" from="add_ln108" to="zext_ln108_1" fromId="226" toId="227">
</dataflow>
<dataflow id="929" from="vec_i" to="vec_i_addr_1" fromId="124" toId="228">
</dataflow>
<dataflow id="930" from="StgValue_711" to="vec_i_addr_1" fromId="711" toId="228">
</dataflow>
<dataflow id="931" from="zext_ln108_1" to="vec_i_addr_1" fromId="227" toId="228">
</dataflow>
<dataflow id="932" from="h_t_load_1" to="store_ln108" fromId="225" toId="229">
</dataflow>
<dataflow id="933" from="vec_i_addr_1" to="store_ln108" fromId="228" toId="229">
</dataflow>
<dataflow id="934" from="fill_n" to="call_ln113" fromId="921" toId="231">
</dataflow>
<dataflow id="935" from="vec_tmp" to="call_ln113" fromId="125" toId="231">
</dataflow>
<dataflow id="936" from="StgValue_902" to="r_0" fromId="902" toId="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="937" from="br_ln113" to="r_0" fromId="232" toId="233">
</dataflow>
<dataflow id="938" from="r_1" to="r_0" fromId="238" toId="233">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="939" from="br_ln0" to="r_0" fromId="257" toId="233">
<BackEdge/>
</dataflow>
<dataflow id="941" from="StgValue_940" to="phi_mul" fromId="940" toId="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="942" from="br_ln113" to="phi_mul" fromId="232" toId="234">
</dataflow>
<dataflow id="943" from="add_ln113_1" to="phi_mul" fromId="235" toId="234">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="944" from="br_ln0" to="phi_mul" fromId="257" toId="234">
<BackEdge/>
</dataflow>
<dataflow id="945" from="phi_mul" to="add_ln113_1" fromId="234" toId="235">
</dataflow>
<dataflow id="947" from="StgValue_946" to="add_ln113_1" fromId="946" toId="235">
</dataflow>
<dataflow id="948" from="r_0" to="icmp_ln113" fromId="233" toId="236">
</dataflow>
<dataflow id="949" from="StgValue_906" to="icmp_ln113" fromId="906" toId="236">
</dataflow>
<dataflow id="950" from="_ssdm_op_SpecLoopTripCount" to="empty_49" fromId="724" toId="237">
</dataflow>
<dataflow id="951" from="StgValue_726" to="empty_49" fromId="726" toId="237">
</dataflow>
<dataflow id="952" from="StgValue_726" to="empty_49" fromId="726" toId="237">
</dataflow>
<dataflow id="953" from="StgValue_726" to="empty_49" fromId="726" toId="237">
</dataflow>
<dataflow id="954" from="r_0" to="r_1" fromId="233" toId="238">
</dataflow>
<dataflow id="955" from="StgValue_913" to="r_1" fromId="913" toId="238">
</dataflow>
<dataflow id="956" from="icmp_ln113" to="br_ln113" fromId="236" toId="239">
</dataflow>
<dataflow id="957" from="r_0" to="zext_ln113" fromId="233" toId="240">
</dataflow>
<dataflow id="958" from="vec_tmp" to="vec_tmp_addr" fromId="125" toId="241">
</dataflow>
<dataflow id="959" from="StgValue_711" to="vec_tmp_addr" fromId="711" toId="241">
</dataflow>
<dataflow id="960" from="zext_ln113" to="vec_tmp_addr" fromId="240" toId="241">
</dataflow>
<dataflow id="962" from="geva.1" to="call_ln114" fromId="961" toId="243">
</dataflow>
<dataflow id="963" from="vec_tmp" to="call_ln114" fromId="125" toId="243">
</dataflow>
<dataflow id="964" from="Bias0_f" to="call_ln114" fromId="680" toId="243">
</dataflow>
<dataflow id="965" from="c_1" to="c_0" fromId="247" toId="244">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="966" from="br_ln113" to="c_0" fromId="272" toId="244">
<BackEdge/>
</dataflow>
<dataflow id="967" from="StgValue_902" to="c_0" fromId="902" toId="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="968" from="br_ln113" to="c_0" fromId="242" toId="244">
</dataflow>
<dataflow id="969" from="c_0" to="icmp_ln113_1" fromId="244" toId="245">
</dataflow>
<dataflow id="971" from="StgValue_970" to="icmp_ln113_1" fromId="970" toId="245">
</dataflow>
<dataflow id="972" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="724" toId="246">
</dataflow>
<dataflow id="974" from="StgValue_973" to="empty_50" fromId="973" toId="246">
</dataflow>
<dataflow id="975" from="StgValue_973" to="empty_50" fromId="973" toId="246">
</dataflow>
<dataflow id="976" from="StgValue_973" to="empty_50" fromId="973" toId="246">
</dataflow>
<dataflow id="977" from="c_0" to="c_1" fromId="244" toId="247">
</dataflow>
<dataflow id="978" from="StgValue_913" to="c_1" fromId="913" toId="247">
</dataflow>
<dataflow id="979" from="icmp_ln113_1" to="br_ln113" fromId="245" toId="248">
</dataflow>
<dataflow id="980" from="c_0" to="zext_ln113_1" fromId="244" toId="249">
</dataflow>
<dataflow id="981" from="c_0" to="zext_ln113_2" fromId="244" toId="250">
</dataflow>
<dataflow id="982" from="phi_mul" to="add_ln113" fromId="234" toId="251">
</dataflow>
<dataflow id="983" from="zext_ln113_2" to="add_ln113" fromId="250" toId="251">
</dataflow>
<dataflow id="984" from="add_ln113" to="zext_ln113_3" fromId="251" toId="252">
</dataflow>
<dataflow id="985" from="Weight0_f" to="Weight0_f_addr" fromId="679" toId="253">
</dataflow>
<dataflow id="986" from="StgValue_711" to="Weight0_f_addr" fromId="711" toId="253">
</dataflow>
<dataflow id="987" from="zext_ln113_3" to="Weight0_f_addr" fromId="252" toId="253">
</dataflow>
<dataflow id="988" from="Weight0_f_addr" to="Weight0_f_load" fromId="253" toId="254">
</dataflow>
<dataflow id="989" from="vec_i" to="vec_i_addr_2" fromId="124" toId="255">
</dataflow>
<dataflow id="990" from="StgValue_711" to="vec_i_addr_2" fromId="711" toId="255">
</dataflow>
<dataflow id="991" from="zext_ln113_1" to="vec_i_addr_2" fromId="249" toId="255">
</dataflow>
<dataflow id="992" from="vec_i_addr_2" to="vec_i_load" fromId="255" toId="256">
</dataflow>
<dataflow id="993" from="Weight0_f_addr" to="Weight0_f_load" fromId="253" toId="258">
</dataflow>
<dataflow id="994" from="vec_i_addr_2" to="vec_i_load" fromId="255" toId="259">
</dataflow>
<dataflow id="995" from="Weight0_f_load" to="tmp_7" fromId="258" toId="260">
</dataflow>
<dataflow id="996" from="vec_i_load" to="tmp_7" fromId="259" toId="260">
</dataflow>
<dataflow id="997" from="Weight0_f_load" to="tmp_7" fromId="258" toId="261">
</dataflow>
<dataflow id="998" from="vec_i_load" to="tmp_7" fromId="259" toId="261">
</dataflow>
<dataflow id="999" from="Weight0_f_load" to="tmp_7" fromId="258" toId="262">
</dataflow>
<dataflow id="1000" from="vec_i_load" to="tmp_7" fromId="259" toId="262">
</dataflow>
<dataflow id="1001" from="vec_tmp_addr" to="vec_tmp_load" fromId="241" toId="263">
</dataflow>
<dataflow id="1002" from="Weight0_f_load" to="tmp_7" fromId="258" toId="264">
</dataflow>
<dataflow id="1003" from="vec_i_load" to="tmp_7" fromId="259" toId="264">
</dataflow>
<dataflow id="1004" from="vec_tmp_addr" to="vec_tmp_load" fromId="241" toId="265">
</dataflow>
<dataflow id="1005" from="vec_tmp_load" to="tmp_8" fromId="265" toId="266">
</dataflow>
<dataflow id="1006" from="tmp_7" to="tmp_8" fromId="264" toId="266">
</dataflow>
<dataflow id="1007" from="vec_tmp_load" to="tmp_8" fromId="265" toId="267">
</dataflow>
<dataflow id="1008" from="tmp_7" to="tmp_8" fromId="264" toId="267">
</dataflow>
<dataflow id="1009" from="vec_tmp_load" to="tmp_8" fromId="265" toId="268">
</dataflow>
<dataflow id="1010" from="tmp_7" to="tmp_8" fromId="264" toId="268">
</dataflow>
<dataflow id="1011" from="vec_tmp_load" to="tmp_8" fromId="265" toId="269">
</dataflow>
<dataflow id="1012" from="tmp_7" to="tmp_8" fromId="264" toId="269">
</dataflow>
<dataflow id="1013" from="vec_tmp_load" to="tmp_8" fromId="265" toId="270">
</dataflow>
<dataflow id="1014" from="tmp_7" to="tmp_8" fromId="264" toId="270">
</dataflow>
<dataflow id="1015" from="tmp_8" to="store_ln113" fromId="270" toId="271">
</dataflow>
<dataflow id="1016" from="vec_tmp_addr" to="store_ln113" fromId="241" toId="271">
</dataflow>
<dataflow id="1017" from="geva.1" to="call_ln114" fromId="961" toId="273">
</dataflow>
<dataflow id="1018" from="vec_tmp" to="call_ln114" fromId="125" toId="273">
</dataflow>
<dataflow id="1019" from="Bias0_f" to="call_ln114" fromId="680" toId="273">
</dataflow>
<dataflow id="1021" from="sigmoid" to="call_ln115" fromId="1020" toId="274">
</dataflow>
<dataflow id="1022" from="gate_f" to="call_ln115" fromId="118" toId="274">
</dataflow>
<dataflow id="1023" from="vec_tmp" to="call_ln115" fromId="125" toId="274">
</dataflow>
<dataflow id="1024" from="sigmoid" to="call_ln115" fromId="1020" toId="275">
</dataflow>
<dataflow id="1025" from="gate_f" to="call_ln115" fromId="118" toId="275">
</dataflow>
<dataflow id="1026" from="vec_tmp" to="call_ln115" fromId="125" toId="275">
</dataflow>
<dataflow id="1027" from="fill_n" to="call_ln120" fromId="921" toId="276">
</dataflow>
<dataflow id="1028" from="vec_tmp" to="call_ln120" fromId="125" toId="276">
</dataflow>
<dataflow id="1029" from="fill_n" to="call_ln120" fromId="921" toId="277">
</dataflow>
<dataflow id="1030" from="vec_tmp" to="call_ln120" fromId="125" toId="277">
</dataflow>
<dataflow id="1031" from="StgValue_902" to="r2_0" fromId="902" toId="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1032" from="br_ln120" to="r2_0" fromId="278" toId="279">
</dataflow>
<dataflow id="1033" from="r_2" to="r2_0" fromId="284" toId="279">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1034" from="br_ln0" to="r2_0" fromId="303" toId="279">
<BackEdge/>
</dataflow>
<dataflow id="1035" from="StgValue_940" to="phi_mul889" fromId="940" toId="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1036" from="br_ln120" to="phi_mul889" fromId="278" toId="280">
</dataflow>
<dataflow id="1037" from="add_ln120_1" to="phi_mul889" fromId="281" toId="280">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1038" from="br_ln0" to="phi_mul889" fromId="303" toId="280">
<BackEdge/>
</dataflow>
<dataflow id="1039" from="phi_mul889" to="add_ln120_1" fromId="280" toId="281">
</dataflow>
<dataflow id="1040" from="StgValue_946" to="add_ln120_1" fromId="946" toId="281">
</dataflow>
<dataflow id="1041" from="r2_0" to="icmp_ln120" fromId="279" toId="282">
</dataflow>
<dataflow id="1042" from="StgValue_906" to="icmp_ln120" fromId="906" toId="282">
</dataflow>
<dataflow id="1043" from="_ssdm_op_SpecLoopTripCount" to="empty_51" fromId="724" toId="283">
</dataflow>
<dataflow id="1044" from="StgValue_726" to="empty_51" fromId="726" toId="283">
</dataflow>
<dataflow id="1045" from="StgValue_726" to="empty_51" fromId="726" toId="283">
</dataflow>
<dataflow id="1046" from="StgValue_726" to="empty_51" fromId="726" toId="283">
</dataflow>
<dataflow id="1047" from="r2_0" to="r_2" fromId="279" toId="284">
</dataflow>
<dataflow id="1048" from="StgValue_913" to="r_2" fromId="913" toId="284">
</dataflow>
<dataflow id="1049" from="icmp_ln120" to="br_ln120" fromId="282" toId="285">
</dataflow>
<dataflow id="1050" from="r2_0" to="zext_ln120" fromId="279" toId="286">
</dataflow>
<dataflow id="1051" from="vec_tmp" to="vec_tmp_addr_1" fromId="125" toId="287">
</dataflow>
<dataflow id="1052" from="StgValue_711" to="vec_tmp_addr_1" fromId="711" toId="287">
</dataflow>
<dataflow id="1053" from="zext_ln120" to="vec_tmp_addr_1" fromId="286" toId="287">
</dataflow>
<dataflow id="1054" from="geva.1" to="call_ln121" fromId="961" toId="289">
</dataflow>
<dataflow id="1055" from="vec_tmp" to="call_ln121" fromId="125" toId="289">
</dataflow>
<dataflow id="1056" from="Bias0_i" to="call_ln121" fromId="682" toId="289">
</dataflow>
<dataflow id="1057" from="c_2" to="c3_0" fromId="293" toId="290">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1058" from="br_ln120" to="c3_0" fromId="318" toId="290">
<BackEdge/>
</dataflow>
<dataflow id="1059" from="StgValue_902" to="c3_0" fromId="902" toId="290">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1060" from="br_ln120" to="c3_0" fromId="288" toId="290">
</dataflow>
<dataflow id="1061" from="c3_0" to="icmp_ln120_1" fromId="290" toId="291">
</dataflow>
<dataflow id="1062" from="StgValue_970" to="icmp_ln120_1" fromId="970" toId="291">
</dataflow>
<dataflow id="1063" from="_ssdm_op_SpecLoopTripCount" to="empty_52" fromId="724" toId="292">
</dataflow>
<dataflow id="1064" from="StgValue_973" to="empty_52" fromId="973" toId="292">
</dataflow>
<dataflow id="1065" from="StgValue_973" to="empty_52" fromId="973" toId="292">
</dataflow>
<dataflow id="1066" from="StgValue_973" to="empty_52" fromId="973" toId="292">
</dataflow>
<dataflow id="1067" from="c3_0" to="c_2" fromId="290" toId="293">
</dataflow>
<dataflow id="1068" from="StgValue_913" to="c_2" fromId="913" toId="293">
</dataflow>
<dataflow id="1069" from="icmp_ln120_1" to="br_ln120" fromId="291" toId="294">
</dataflow>
<dataflow id="1070" from="c3_0" to="zext_ln120_1" fromId="290" toId="295">
</dataflow>
<dataflow id="1071" from="c3_0" to="zext_ln120_2" fromId="290" toId="296">
</dataflow>
<dataflow id="1072" from="phi_mul889" to="add_ln120" fromId="280" toId="297">
</dataflow>
<dataflow id="1073" from="zext_ln120_2" to="add_ln120" fromId="296" toId="297">
</dataflow>
<dataflow id="1074" from="add_ln120" to="zext_ln120_3" fromId="297" toId="298">
</dataflow>
<dataflow id="1075" from="Weight0_i" to="Weight0_i_addr" fromId="681" toId="299">
</dataflow>
<dataflow id="1076" from="StgValue_711" to="Weight0_i_addr" fromId="711" toId="299">
</dataflow>
<dataflow id="1077" from="zext_ln120_3" to="Weight0_i_addr" fromId="298" toId="299">
</dataflow>
<dataflow id="1078" from="Weight0_i_addr" to="Weight0_i_load" fromId="299" toId="300">
</dataflow>
<dataflow id="1079" from="vec_i" to="vec_i_addr_3" fromId="124" toId="301">
</dataflow>
<dataflow id="1080" from="StgValue_711" to="vec_i_addr_3" fromId="711" toId="301">
</dataflow>
<dataflow id="1081" from="zext_ln120_1" to="vec_i_addr_3" fromId="295" toId="301">
</dataflow>
<dataflow id="1082" from="vec_i_addr_3" to="vec_i_load_1" fromId="301" toId="302">
</dataflow>
<dataflow id="1083" from="Weight0_i_addr" to="Weight0_i_load" fromId="299" toId="304">
</dataflow>
<dataflow id="1084" from="vec_i_addr_3" to="vec_i_load_1" fromId="301" toId="305">
</dataflow>
<dataflow id="1085" from="Weight0_i_load" to="tmp_9" fromId="304" toId="306">
</dataflow>
<dataflow id="1086" from="vec_i_load_1" to="tmp_9" fromId="305" toId="306">
</dataflow>
<dataflow id="1087" from="Weight0_i_load" to="tmp_9" fromId="304" toId="307">
</dataflow>
<dataflow id="1088" from="vec_i_load_1" to="tmp_9" fromId="305" toId="307">
</dataflow>
<dataflow id="1089" from="Weight0_i_load" to="tmp_9" fromId="304" toId="308">
</dataflow>
<dataflow id="1090" from="vec_i_load_1" to="tmp_9" fromId="305" toId="308">
</dataflow>
<dataflow id="1091" from="vec_tmp_addr_1" to="vec_tmp_load_1" fromId="287" toId="309">
</dataflow>
<dataflow id="1092" from="Weight0_i_load" to="tmp_9" fromId="304" toId="310">
</dataflow>
<dataflow id="1093" from="vec_i_load_1" to="tmp_9" fromId="305" toId="310">
</dataflow>
<dataflow id="1094" from="vec_tmp_addr_1" to="vec_tmp_load_1" fromId="287" toId="311">
</dataflow>
<dataflow id="1095" from="vec_tmp_load_1" to="tmp_s" fromId="311" toId="312">
</dataflow>
<dataflow id="1096" from="tmp_9" to="tmp_s" fromId="310" toId="312">
</dataflow>
<dataflow id="1097" from="vec_tmp_load_1" to="tmp_s" fromId="311" toId="313">
</dataflow>
<dataflow id="1098" from="tmp_9" to="tmp_s" fromId="310" toId="313">
</dataflow>
<dataflow id="1099" from="vec_tmp_load_1" to="tmp_s" fromId="311" toId="314">
</dataflow>
<dataflow id="1100" from="tmp_9" to="tmp_s" fromId="310" toId="314">
</dataflow>
<dataflow id="1101" from="vec_tmp_load_1" to="tmp_s" fromId="311" toId="315">
</dataflow>
<dataflow id="1102" from="tmp_9" to="tmp_s" fromId="310" toId="315">
</dataflow>
<dataflow id="1103" from="vec_tmp_load_1" to="tmp_s" fromId="311" toId="316">
</dataflow>
<dataflow id="1104" from="tmp_9" to="tmp_s" fromId="310" toId="316">
</dataflow>
<dataflow id="1105" from="tmp_s" to="store_ln120" fromId="316" toId="317">
</dataflow>
<dataflow id="1106" from="vec_tmp_addr_1" to="store_ln120" fromId="287" toId="317">
</dataflow>
<dataflow id="1107" from="geva.1" to="call_ln121" fromId="961" toId="319">
</dataflow>
<dataflow id="1108" from="vec_tmp" to="call_ln121" fromId="125" toId="319">
</dataflow>
<dataflow id="1109" from="Bias0_i" to="call_ln121" fromId="682" toId="319">
</dataflow>
<dataflow id="1110" from="sigmoid" to="call_ln122" fromId="1020" toId="320">
</dataflow>
<dataflow id="1111" from="gate_i" to="call_ln122" fromId="119" toId="320">
</dataflow>
<dataflow id="1112" from="vec_tmp" to="call_ln122" fromId="125" toId="320">
</dataflow>
<dataflow id="1113" from="sigmoid" to="call_ln122" fromId="1020" toId="321">
</dataflow>
<dataflow id="1114" from="gate_i" to="call_ln122" fromId="119" toId="321">
</dataflow>
<dataflow id="1115" from="vec_tmp" to="call_ln122" fromId="125" toId="321">
</dataflow>
<dataflow id="1116" from="fill_n" to="call_ln127" fromId="921" toId="322">
</dataflow>
<dataflow id="1117" from="vec_tmp" to="call_ln127" fromId="125" toId="322">
</dataflow>
<dataflow id="1118" from="fill_n" to="call_ln127" fromId="921" toId="323">
</dataflow>
<dataflow id="1119" from="vec_tmp" to="call_ln127" fromId="125" toId="323">
</dataflow>
<dataflow id="1120" from="StgValue_902" to="r4_0" fromId="902" toId="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1121" from="br_ln127" to="r4_0" fromId="324" toId="325">
</dataflow>
<dataflow id="1122" from="r_3" to="r4_0" fromId="330" toId="325">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1123" from="br_ln0" to="r4_0" fromId="349" toId="325">
<BackEdge/>
</dataflow>
<dataflow id="1124" from="StgValue_940" to="phi_mul891" fromId="940" toId="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1125" from="br_ln127" to="phi_mul891" fromId="324" toId="326">
</dataflow>
<dataflow id="1126" from="add_ln127_1" to="phi_mul891" fromId="327" toId="326">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1127" from="br_ln0" to="phi_mul891" fromId="349" toId="326">
<BackEdge/>
</dataflow>
<dataflow id="1128" from="phi_mul891" to="add_ln127_1" fromId="326" toId="327">
</dataflow>
<dataflow id="1129" from="StgValue_946" to="add_ln127_1" fromId="946" toId="327">
</dataflow>
<dataflow id="1130" from="r4_0" to="icmp_ln127" fromId="325" toId="328">
</dataflow>
<dataflow id="1131" from="StgValue_906" to="icmp_ln127" fromId="906" toId="328">
</dataflow>
<dataflow id="1132" from="_ssdm_op_SpecLoopTripCount" to="empty_53" fromId="724" toId="329">
</dataflow>
<dataflow id="1133" from="StgValue_726" to="empty_53" fromId="726" toId="329">
</dataflow>
<dataflow id="1134" from="StgValue_726" to="empty_53" fromId="726" toId="329">
</dataflow>
<dataflow id="1135" from="StgValue_726" to="empty_53" fromId="726" toId="329">
</dataflow>
<dataflow id="1136" from="r4_0" to="r_3" fromId="325" toId="330">
</dataflow>
<dataflow id="1137" from="StgValue_913" to="r_3" fromId="913" toId="330">
</dataflow>
<dataflow id="1138" from="icmp_ln127" to="br_ln127" fromId="328" toId="331">
</dataflow>
<dataflow id="1139" from="r4_0" to="zext_ln127" fromId="325" toId="332">
</dataflow>
<dataflow id="1140" from="vec_tmp" to="vec_tmp_addr_2" fromId="125" toId="333">
</dataflow>
<dataflow id="1141" from="StgValue_711" to="vec_tmp_addr_2" fromId="711" toId="333">
</dataflow>
<dataflow id="1142" from="zext_ln127" to="vec_tmp_addr_2" fromId="332" toId="333">
</dataflow>
<dataflow id="1143" from="geva.1" to="call_ln128" fromId="961" toId="335">
</dataflow>
<dataflow id="1144" from="vec_tmp" to="call_ln128" fromId="125" toId="335">
</dataflow>
<dataflow id="1145" from="Bias0_c" to="call_ln128" fromId="684" toId="335">
</dataflow>
<dataflow id="1146" from="c_3" to="c5_0" fromId="339" toId="336">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1147" from="br_ln127" to="c5_0" fromId="364" toId="336">
<BackEdge/>
</dataflow>
<dataflow id="1148" from="StgValue_902" to="c5_0" fromId="902" toId="336">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1149" from="br_ln127" to="c5_0" fromId="334" toId="336">
</dataflow>
<dataflow id="1150" from="c5_0" to="icmp_ln127_1" fromId="336" toId="337">
</dataflow>
<dataflow id="1151" from="StgValue_970" to="icmp_ln127_1" fromId="970" toId="337">
</dataflow>
<dataflow id="1152" from="_ssdm_op_SpecLoopTripCount" to="empty_54" fromId="724" toId="338">
</dataflow>
<dataflow id="1153" from="StgValue_973" to="empty_54" fromId="973" toId="338">
</dataflow>
<dataflow id="1154" from="StgValue_973" to="empty_54" fromId="973" toId="338">
</dataflow>
<dataflow id="1155" from="StgValue_973" to="empty_54" fromId="973" toId="338">
</dataflow>
<dataflow id="1156" from="c5_0" to="c_3" fromId="336" toId="339">
</dataflow>
<dataflow id="1157" from="StgValue_913" to="c_3" fromId="913" toId="339">
</dataflow>
<dataflow id="1158" from="icmp_ln127_1" to="br_ln127" fromId="337" toId="340">
</dataflow>
<dataflow id="1159" from="c5_0" to="zext_ln127_1" fromId="336" toId="341">
</dataflow>
<dataflow id="1160" from="c5_0" to="zext_ln127_2" fromId="336" toId="342">
</dataflow>
<dataflow id="1161" from="phi_mul891" to="add_ln127" fromId="326" toId="343">
</dataflow>
<dataflow id="1162" from="zext_ln127_2" to="add_ln127" fromId="342" toId="343">
</dataflow>
<dataflow id="1163" from="add_ln127" to="zext_ln127_3" fromId="343" toId="344">
</dataflow>
<dataflow id="1164" from="Weight0_c" to="Weight0_c_addr" fromId="683" toId="345">
</dataflow>
<dataflow id="1165" from="StgValue_711" to="Weight0_c_addr" fromId="711" toId="345">
</dataflow>
<dataflow id="1166" from="zext_ln127_3" to="Weight0_c_addr" fromId="344" toId="345">
</dataflow>
<dataflow id="1167" from="Weight0_c_addr" to="Weight0_c_load" fromId="345" toId="346">
</dataflow>
<dataflow id="1168" from="vec_i" to="vec_i_addr_4" fromId="124" toId="347">
</dataflow>
<dataflow id="1169" from="StgValue_711" to="vec_i_addr_4" fromId="711" toId="347">
</dataflow>
<dataflow id="1170" from="zext_ln127_1" to="vec_i_addr_4" fromId="341" toId="347">
</dataflow>
<dataflow id="1171" from="vec_i_addr_4" to="vec_i_load_2" fromId="347" toId="348">
</dataflow>
<dataflow id="1172" from="Weight0_c_addr" to="Weight0_c_load" fromId="345" toId="350">
</dataflow>
<dataflow id="1173" from="vec_i_addr_4" to="vec_i_load_2" fromId="347" toId="351">
</dataflow>
<dataflow id="1174" from="Weight0_c_load" to="tmp_1" fromId="350" toId="352">
</dataflow>
<dataflow id="1175" from="vec_i_load_2" to="tmp_1" fromId="351" toId="352">
</dataflow>
<dataflow id="1176" from="Weight0_c_load" to="tmp_1" fromId="350" toId="353">
</dataflow>
<dataflow id="1177" from="vec_i_load_2" to="tmp_1" fromId="351" toId="353">
</dataflow>
<dataflow id="1178" from="Weight0_c_load" to="tmp_1" fromId="350" toId="354">
</dataflow>
<dataflow id="1179" from="vec_i_load_2" to="tmp_1" fromId="351" toId="354">
</dataflow>
<dataflow id="1180" from="vec_tmp_addr_2" to="vec_tmp_load_3" fromId="333" toId="355">
</dataflow>
<dataflow id="1181" from="Weight0_c_load" to="tmp_1" fromId="350" toId="356">
</dataflow>
<dataflow id="1182" from="vec_i_load_2" to="tmp_1" fromId="351" toId="356">
</dataflow>
<dataflow id="1183" from="vec_tmp_addr_2" to="vec_tmp_load_3" fromId="333" toId="357">
</dataflow>
<dataflow id="1184" from="vec_tmp_load_3" to="tmp_2" fromId="357" toId="358">
</dataflow>
<dataflow id="1185" from="tmp_1" to="tmp_2" fromId="356" toId="358">
</dataflow>
<dataflow id="1186" from="vec_tmp_load_3" to="tmp_2" fromId="357" toId="359">
</dataflow>
<dataflow id="1187" from="tmp_1" to="tmp_2" fromId="356" toId="359">
</dataflow>
<dataflow id="1188" from="vec_tmp_load_3" to="tmp_2" fromId="357" toId="360">
</dataflow>
<dataflow id="1189" from="tmp_1" to="tmp_2" fromId="356" toId="360">
</dataflow>
<dataflow id="1190" from="vec_tmp_load_3" to="tmp_2" fromId="357" toId="361">
</dataflow>
<dataflow id="1191" from="tmp_1" to="tmp_2" fromId="356" toId="361">
</dataflow>
<dataflow id="1192" from="vec_tmp_load_3" to="tmp_2" fromId="357" toId="362">
</dataflow>
<dataflow id="1193" from="tmp_1" to="tmp_2" fromId="356" toId="362">
</dataflow>
<dataflow id="1194" from="tmp_2" to="store_ln127" fromId="362" toId="363">
</dataflow>
<dataflow id="1195" from="vec_tmp_addr_2" to="store_ln127" fromId="333" toId="363">
</dataflow>
<dataflow id="1196" from="geva.1" to="call_ln128" fromId="961" toId="365">
</dataflow>
<dataflow id="1197" from="vec_tmp" to="call_ln128" fromId="125" toId="365">
</dataflow>
<dataflow id="1198" from="Bias0_c" to="call_ln128" fromId="684" toId="365">
</dataflow>
<dataflow id="1199" from="StgValue_902" to="i_0_i" fromId="902" toId="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1200" from="br_ln32" to="i_0_i" fromId="366" toId="367">
</dataflow>
<dataflow id="1201" from="i_2" to="i_0_i" fromId="370" toId="367">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1202" from="br_ln32" to="i_0_i" fromId="381" toId="367">
<BackEdge/>
</dataflow>
<dataflow id="1203" from="i_0_i" to="icmp_ln32" fromId="367" toId="368">
</dataflow>
<dataflow id="1204" from="StgValue_906" to="icmp_ln32" fromId="906" toId="368">
</dataflow>
<dataflow id="1205" from="_ssdm_op_SpecLoopTripCount" to="empty_55" fromId="724" toId="369">
</dataflow>
<dataflow id="1206" from="StgValue_726" to="empty_55" fromId="726" toId="369">
</dataflow>
<dataflow id="1207" from="StgValue_726" to="empty_55" fromId="726" toId="369">
</dataflow>
<dataflow id="1208" from="StgValue_726" to="empty_55" fromId="726" toId="369">
</dataflow>
<dataflow id="1209" from="i_0_i" to="i_2" fromId="367" toId="370">
</dataflow>
<dataflow id="1210" from="StgValue_913" to="i_2" fromId="913" toId="370">
</dataflow>
<dataflow id="1211" from="icmp_ln32" to="br_ln32" fromId="368" toId="371">
</dataflow>
<dataflow id="1212" from="i_0_i" to="zext_ln34" fromId="367" toId="372">
</dataflow>
<dataflow id="1213" from="vec_tmp" to="vec_tmp_addr_3" fromId="125" toId="373">
</dataflow>
<dataflow id="1214" from="StgValue_711" to="vec_tmp_addr_3" fromId="711" toId="373">
</dataflow>
<dataflow id="1215" from="zext_ln34" to="vec_tmp_addr_3" fromId="372" toId="373">
</dataflow>
<dataflow id="1216" from="vec_tmp_addr_3" to="vec_tmp_load_2" fromId="373" toId="374">
</dataflow>
<dataflow id="1217" from="fill_n" to="call_ln134" fromId="921" toId="375">
</dataflow>
<dataflow id="1218" from="vec_tmp" to="call_ln134" fromId="125" toId="375">
</dataflow>
<dataflow id="1219" from="vec_tmp_addr_3" to="vec_tmp_load_2" fromId="373" toId="376">
</dataflow>
<dataflow id="1221" from="generic_tanh<float>" to="tmp_i_i_i" fromId="1220" toId="377">
</dataflow>
<dataflow id="1222" from="vec_tmp_load_2" to="tmp_i_i_i" fromId="376" toId="377">
</dataflow>
<dataflow id="1223" from="table_exp_Z1_array_s" to="tmp_i_i_i" fromId="685" toId="377">
</dataflow>
<dataflow id="1224" from="table_f_Z3_array_V" to="tmp_i_i_i" fromId="686" toId="377">
</dataflow>
<dataflow id="1225" from="table_f_Z2_array_V" to="tmp_i_i_i" fromId="687" toId="377">
</dataflow>
<dataflow id="1226" from="generic_tanh<float>" to="tmp_i_i_i" fromId="1220" toId="378">
</dataflow>
<dataflow id="1227" from="vec_tmp_load_2" to="tmp_i_i_i" fromId="376" toId="378">
</dataflow>
<dataflow id="1228" from="table_exp_Z1_array_s" to="tmp_i_i_i" fromId="685" toId="378">
</dataflow>
<dataflow id="1229" from="table_f_Z3_array_V" to="tmp_i_i_i" fromId="686" toId="378">
</dataflow>
<dataflow id="1230" from="table_f_Z2_array_V" to="tmp_i_i_i" fromId="687" toId="378">
</dataflow>
<dataflow id="1231" from="stat_C" to="stat_C_addr_1" fromId="120" toId="379">
</dataflow>
<dataflow id="1232" from="StgValue_711" to="stat_C_addr_1" fromId="711" toId="379">
</dataflow>
<dataflow id="1233" from="zext_ln34" to="stat_C_addr_1" fromId="372" toId="379">
</dataflow>
<dataflow id="1234" from="tmp_i_i_i" to="store_ln34" fromId="378" toId="380">
</dataflow>
<dataflow id="1235" from="stat_C_addr_1" to="store_ln34" fromId="379" toId="380">
</dataflow>
<dataflow id="1236" from="fill_n" to="call_ln134" fromId="921" toId="382">
</dataflow>
<dataflow id="1237" from="vec_tmp" to="call_ln134" fromId="125" toId="382">
</dataflow>
<dataflow id="1238" from="StgValue_902" to="r6_0" fromId="902" toId="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1239" from="br_ln134" to="r6_0" fromId="383" toId="384">
</dataflow>
<dataflow id="1240" from="r_4" to="r6_0" fromId="389" toId="384">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1241" from="br_ln0" to="r6_0" fromId="408" toId="384">
<BackEdge/>
</dataflow>
<dataflow id="1242" from="StgValue_940" to="phi_mul893" fromId="940" toId="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1243" from="br_ln134" to="phi_mul893" fromId="383" toId="385">
</dataflow>
<dataflow id="1244" from="add_ln134_1" to="phi_mul893" fromId="386" toId="385">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1245" from="br_ln0" to="phi_mul893" fromId="408" toId="385">
<BackEdge/>
</dataflow>
<dataflow id="1246" from="phi_mul893" to="add_ln134_1" fromId="385" toId="386">
</dataflow>
<dataflow id="1247" from="StgValue_946" to="add_ln134_1" fromId="946" toId="386">
</dataflow>
<dataflow id="1248" from="r6_0" to="icmp_ln134" fromId="384" toId="387">
</dataflow>
<dataflow id="1249" from="StgValue_906" to="icmp_ln134" fromId="906" toId="387">
</dataflow>
<dataflow id="1250" from="_ssdm_op_SpecLoopTripCount" to="empty_56" fromId="724" toId="388">
</dataflow>
<dataflow id="1251" from="StgValue_726" to="empty_56" fromId="726" toId="388">
</dataflow>
<dataflow id="1252" from="StgValue_726" to="empty_56" fromId="726" toId="388">
</dataflow>
<dataflow id="1253" from="StgValue_726" to="empty_56" fromId="726" toId="388">
</dataflow>
<dataflow id="1254" from="r6_0" to="r_4" fromId="384" toId="389">
</dataflow>
<dataflow id="1255" from="StgValue_913" to="r_4" fromId="913" toId="389">
</dataflow>
<dataflow id="1256" from="icmp_ln134" to="br_ln134" fromId="387" toId="390">
</dataflow>
<dataflow id="1257" from="r6_0" to="zext_ln134" fromId="384" toId="391">
</dataflow>
<dataflow id="1258" from="vec_tmp" to="vec_tmp_addr_4" fromId="125" toId="392">
</dataflow>
<dataflow id="1259" from="StgValue_711" to="vec_tmp_addr_4" fromId="711" toId="392">
</dataflow>
<dataflow id="1260" from="zext_ln134" to="vec_tmp_addr_4" fromId="391" toId="392">
</dataflow>
<dataflow id="1261" from="geva.1" to="call_ln135" fromId="961" toId="394">
</dataflow>
<dataflow id="1262" from="vec_tmp" to="call_ln135" fromId="125" toId="394">
</dataflow>
<dataflow id="1263" from="Bias0_o" to="call_ln135" fromId="689" toId="394">
</dataflow>
<dataflow id="1264" from="c_4" to="c7_0" fromId="398" toId="395">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1265" from="br_ln134" to="c7_0" fromId="423" toId="395">
<BackEdge/>
</dataflow>
<dataflow id="1266" from="StgValue_902" to="c7_0" fromId="902" toId="395">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1267" from="br_ln134" to="c7_0" fromId="393" toId="395">
</dataflow>
<dataflow id="1268" from="c7_0" to="icmp_ln134_1" fromId="395" toId="396">
</dataflow>
<dataflow id="1269" from="StgValue_970" to="icmp_ln134_1" fromId="970" toId="396">
</dataflow>
<dataflow id="1270" from="_ssdm_op_SpecLoopTripCount" to="empty_57" fromId="724" toId="397">
</dataflow>
<dataflow id="1271" from="StgValue_973" to="empty_57" fromId="973" toId="397">
</dataflow>
<dataflow id="1272" from="StgValue_973" to="empty_57" fromId="973" toId="397">
</dataflow>
<dataflow id="1273" from="StgValue_973" to="empty_57" fromId="973" toId="397">
</dataflow>
<dataflow id="1274" from="c7_0" to="c_4" fromId="395" toId="398">
</dataflow>
<dataflow id="1275" from="StgValue_913" to="c_4" fromId="913" toId="398">
</dataflow>
<dataflow id="1276" from="icmp_ln134_1" to="br_ln134" fromId="396" toId="399">
</dataflow>
<dataflow id="1277" from="c7_0" to="zext_ln134_1" fromId="395" toId="400">
</dataflow>
<dataflow id="1278" from="c7_0" to="zext_ln134_2" fromId="395" toId="401">
</dataflow>
<dataflow id="1279" from="phi_mul893" to="add_ln134" fromId="385" toId="402">
</dataflow>
<dataflow id="1280" from="zext_ln134_2" to="add_ln134" fromId="401" toId="402">
</dataflow>
<dataflow id="1281" from="add_ln134" to="zext_ln134_3" fromId="402" toId="403">
</dataflow>
<dataflow id="1282" from="Weight0_o" to="Weight0_o_addr" fromId="688" toId="404">
</dataflow>
<dataflow id="1283" from="StgValue_711" to="Weight0_o_addr" fromId="711" toId="404">
</dataflow>
<dataflow id="1284" from="zext_ln134_3" to="Weight0_o_addr" fromId="403" toId="404">
</dataflow>
<dataflow id="1285" from="Weight0_o_addr" to="Weight0_o_load" fromId="404" toId="405">
</dataflow>
<dataflow id="1286" from="vec_i" to="vec_i_addr_5" fromId="124" toId="406">
</dataflow>
<dataflow id="1287" from="StgValue_711" to="vec_i_addr_5" fromId="711" toId="406">
</dataflow>
<dataflow id="1288" from="zext_ln134_1" to="vec_i_addr_5" fromId="400" toId="406">
</dataflow>
<dataflow id="1289" from="vec_i_addr_5" to="vec_i_load_3" fromId="406" toId="407">
</dataflow>
<dataflow id="1290" from="Weight0_o_addr" to="Weight0_o_load" fromId="404" toId="409">
</dataflow>
<dataflow id="1291" from="vec_i_addr_5" to="vec_i_load_3" fromId="406" toId="410">
</dataflow>
<dataflow id="1292" from="Weight0_o_load" to="tmp_3" fromId="409" toId="411">
</dataflow>
<dataflow id="1293" from="vec_i_load_3" to="tmp_3" fromId="410" toId="411">
</dataflow>
<dataflow id="1294" from="Weight0_o_load" to="tmp_3" fromId="409" toId="412">
</dataflow>
<dataflow id="1295" from="vec_i_load_3" to="tmp_3" fromId="410" toId="412">
</dataflow>
<dataflow id="1296" from="Weight0_o_load" to="tmp_3" fromId="409" toId="413">
</dataflow>
<dataflow id="1297" from="vec_i_load_3" to="tmp_3" fromId="410" toId="413">
</dataflow>
<dataflow id="1298" from="vec_tmp_addr_4" to="vec_tmp_load_4" fromId="392" toId="414">
</dataflow>
<dataflow id="1299" from="Weight0_o_load" to="tmp_3" fromId="409" toId="415">
</dataflow>
<dataflow id="1300" from="vec_i_load_3" to="tmp_3" fromId="410" toId="415">
</dataflow>
<dataflow id="1301" from="vec_tmp_addr_4" to="vec_tmp_load_4" fromId="392" toId="416">
</dataflow>
<dataflow id="1302" from="vec_tmp_load_4" to="tmp_4" fromId="416" toId="417">
</dataflow>
<dataflow id="1303" from="tmp_3" to="tmp_4" fromId="415" toId="417">
</dataflow>
<dataflow id="1304" from="vec_tmp_load_4" to="tmp_4" fromId="416" toId="418">
</dataflow>
<dataflow id="1305" from="tmp_3" to="tmp_4" fromId="415" toId="418">
</dataflow>
<dataflow id="1306" from="vec_tmp_load_4" to="tmp_4" fromId="416" toId="419">
</dataflow>
<dataflow id="1307" from="tmp_3" to="tmp_4" fromId="415" toId="419">
</dataflow>
<dataflow id="1308" from="vec_tmp_load_4" to="tmp_4" fromId="416" toId="420">
</dataflow>
<dataflow id="1309" from="tmp_3" to="tmp_4" fromId="415" toId="420">
</dataflow>
<dataflow id="1310" from="vec_tmp_load_4" to="tmp_4" fromId="416" toId="421">
</dataflow>
<dataflow id="1311" from="tmp_3" to="tmp_4" fromId="415" toId="421">
</dataflow>
<dataflow id="1312" from="tmp_4" to="store_ln134" fromId="421" toId="422">
</dataflow>
<dataflow id="1313" from="vec_tmp_addr_4" to="store_ln134" fromId="392" toId="422">
</dataflow>
<dataflow id="1314" from="geva.1" to="call_ln135" fromId="961" toId="424">
</dataflow>
<dataflow id="1315" from="vec_tmp" to="call_ln135" fromId="125" toId="424">
</dataflow>
<dataflow id="1316" from="Bias0_o" to="call_ln135" fromId="689" toId="424">
</dataflow>
<dataflow id="1317" from="sigmoid" to="call_ln136" fromId="1020" toId="425">
</dataflow>
<dataflow id="1318" from="gate_o" to="call_ln136" fromId="122" toId="425">
</dataflow>
<dataflow id="1319" from="vec_tmp" to="call_ln136" fromId="125" toId="425">
</dataflow>
<dataflow id="1320" from="sigmoid" to="call_ln136" fromId="1020" toId="426">
</dataflow>
<dataflow id="1321" from="gate_o" to="call_ln136" fromId="122" toId="426">
</dataflow>
<dataflow id="1322" from="vec_tmp" to="call_ln136" fromId="125" toId="426">
</dataflow>
<dataflow id="1324" from="hprod" to="call_ln141" fromId="1323" toId="427">
</dataflow>
<dataflow id="1325" from="vec_tmp" to="call_ln141" fromId="125" toId="427">
</dataflow>
<dataflow id="1326" from="gate_f" to="call_ln141" fromId="118" toId="427">
</dataflow>
<dataflow id="1327" from="C_t" to="call_ln141" fromId="121" toId="427">
</dataflow>
<dataflow id="1328" from="hprod" to="call_ln141" fromId="1323" toId="428">
</dataflow>
<dataflow id="1329" from="vec_tmp" to="call_ln141" fromId="125" toId="428">
</dataflow>
<dataflow id="1330" from="gate_f" to="call_ln141" fromId="118" toId="428">
</dataflow>
<dataflow id="1331" from="C_t" to="call_ln141" fromId="121" toId="428">
</dataflow>
<dataflow id="1332" from="hprod" to="call_ln142" fromId="1323" toId="429">
</dataflow>
<dataflow id="1333" from="C_t" to="call_ln142" fromId="121" toId="429">
</dataflow>
<dataflow id="1334" from="gate_i" to="call_ln142" fromId="119" toId="429">
</dataflow>
<dataflow id="1335" from="stat_C" to="call_ln142" fromId="120" toId="429">
</dataflow>
<dataflow id="1336" from="hprod" to="call_ln142" fromId="1323" toId="430">
</dataflow>
<dataflow id="1337" from="C_t" to="call_ln142" fromId="121" toId="430">
</dataflow>
<dataflow id="1338" from="gate_i" to="call_ln142" fromId="119" toId="430">
</dataflow>
<dataflow id="1339" from="stat_C" to="call_ln142" fromId="120" toId="430">
</dataflow>
<dataflow id="1340" from="geva.1" to="call_ln143" fromId="961" toId="431">
</dataflow>
<dataflow id="1341" from="C_t" to="call_ln143" fromId="121" toId="431">
</dataflow>
<dataflow id="1342" from="vec_tmp" to="call_ln143" fromId="125" toId="431">
</dataflow>
<dataflow id="1343" from="geva.1" to="call_ln143" fromId="961" toId="432">
</dataflow>
<dataflow id="1344" from="C_t" to="call_ln143" fromId="121" toId="432">
</dataflow>
<dataflow id="1345" from="vec_tmp" to="call_ln143" fromId="125" toId="432">
</dataflow>
<dataflow id="1346" from="StgValue_902" to="i_0_i9" fromId="902" toId="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1347" from="br_ln32" to="i_0_i9" fromId="433" toId="434">
</dataflow>
<dataflow id="1348" from="i_4" to="i_0_i9" fromId="437" toId="434">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1349" from="br_ln32" to="i_0_i9" fromId="448" toId="434">
<BackEdge/>
</dataflow>
<dataflow id="1350" from="i_0_i9" to="icmp_ln32_1" fromId="434" toId="435">
</dataflow>
<dataflow id="1351" from="StgValue_906" to="icmp_ln32_1" fromId="906" toId="435">
</dataflow>
<dataflow id="1352" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="724" toId="436">
</dataflow>
<dataflow id="1353" from="StgValue_726" to="empty_58" fromId="726" toId="436">
</dataflow>
<dataflow id="1354" from="StgValue_726" to="empty_58" fromId="726" toId="436">
</dataflow>
<dataflow id="1355" from="StgValue_726" to="empty_58" fromId="726" toId="436">
</dataflow>
<dataflow id="1356" from="i_0_i9" to="i_4" fromId="434" toId="437">
</dataflow>
<dataflow id="1357" from="StgValue_913" to="i_4" fromId="913" toId="437">
</dataflow>
<dataflow id="1358" from="icmp_ln32_1" to="br_ln32" fromId="435" toId="438">
</dataflow>
<dataflow id="1359" from="i_0_i9" to="zext_ln34_1" fromId="434" toId="439">
</dataflow>
<dataflow id="1360" from="C_t" to="C_t_addr_1" fromId="121" toId="440">
</dataflow>
<dataflow id="1361" from="StgValue_711" to="C_t_addr_1" fromId="711" toId="440">
</dataflow>
<dataflow id="1362" from="zext_ln34_1" to="C_t_addr_1" fromId="439" toId="440">
</dataflow>
<dataflow id="1363" from="C_t_addr_1" to="C_t_load" fromId="440" toId="441">
</dataflow>
<dataflow id="1364" from="hprod" to="call_ln149" fromId="1323" toId="442">
</dataflow>
<dataflow id="1365" from="h_t" to="call_ln149" fromId="123" toId="442">
</dataflow>
<dataflow id="1366" from="gate_o" to="call_ln149" fromId="122" toId="442">
</dataflow>
<dataflow id="1367" from="vec_tmp" to="call_ln149" fromId="125" toId="442">
</dataflow>
<dataflow id="1368" from="C_t_addr_1" to="C_t_load" fromId="440" toId="443">
</dataflow>
<dataflow id="1369" from="generic_tanh<float>" to="tmp_i_i_i1" fromId="1220" toId="444">
</dataflow>
<dataflow id="1370" from="C_t_load" to="tmp_i_i_i1" fromId="443" toId="444">
</dataflow>
<dataflow id="1371" from="table_exp_Z1_array_s" to="tmp_i_i_i1" fromId="685" toId="444">
</dataflow>
<dataflow id="1372" from="table_f_Z3_array_V" to="tmp_i_i_i1" fromId="686" toId="444">
</dataflow>
<dataflow id="1373" from="table_f_Z2_array_V" to="tmp_i_i_i1" fromId="687" toId="444">
</dataflow>
<dataflow id="1374" from="generic_tanh<float>" to="tmp_i_i_i1" fromId="1220" toId="445">
</dataflow>
<dataflow id="1375" from="C_t_load" to="tmp_i_i_i1" fromId="443" toId="445">
</dataflow>
<dataflow id="1376" from="table_exp_Z1_array_s" to="tmp_i_i_i1" fromId="685" toId="445">
</dataflow>
<dataflow id="1377" from="table_f_Z3_array_V" to="tmp_i_i_i1" fromId="686" toId="445">
</dataflow>
<dataflow id="1378" from="table_f_Z2_array_V" to="tmp_i_i_i1" fromId="687" toId="445">
</dataflow>
<dataflow id="1379" from="vec_tmp" to="vec_tmp_addr_5" fromId="125" toId="446">
</dataflow>
<dataflow id="1380" from="StgValue_711" to="vec_tmp_addr_5" fromId="711" toId="446">
</dataflow>
<dataflow id="1381" from="zext_ln34_1" to="vec_tmp_addr_5" fromId="439" toId="446">
</dataflow>
<dataflow id="1382" from="tmp_i_i_i1" to="store_ln34" fromId="445" toId="447">
</dataflow>
<dataflow id="1383" from="vec_tmp_addr_5" to="store_ln34" fromId="446" toId="447">
</dataflow>
<dataflow id="1384" from="hprod" to="call_ln149" fromId="1323" toId="449">
</dataflow>
<dataflow id="1385" from="h_t" to="call_ln149" fromId="123" toId="449">
</dataflow>
<dataflow id="1386" from="gate_o" to="call_ln149" fromId="122" toId="449">
</dataflow>
<dataflow id="1387" from="vec_tmp" to="call_ln149" fromId="125" toId="449">
</dataflow>
<dataflow id="1388" from="add_ln762" to="p_0_rec_i_i" fromId="456" toId="451">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1389" from="br_ln762" to="p_0_rec_i_i" fromId="459" toId="451">
<BackEdge/>
</dataflow>
<dataflow id="1391" from="StgValue_1390" to="p_0_rec_i_i" fromId="1390" toId="451">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1392" from="br_ln0" to="p_0_rec_i_i" fromId="198" toId="451">
</dataflow>
<dataflow id="1393" from="p_0_rec_i_i" to="p_0_rec_i_i_cast" fromId="451" toId="452">
</dataflow>
<dataflow id="1394" from="res" to="res_addr_1" fromId="678" toId="453">
</dataflow>
<dataflow id="1395" from="StgValue_711" to="res_addr_1" fromId="711" toId="453">
</dataflow>
<dataflow id="1396" from="p_0_rec_i_i_cast" to="res_addr_1" fromId="452" toId="453">
</dataflow>
<dataflow id="1397" from="_ssdm_op_SpecLoopTripCount" to="empty_59" fromId="724" toId="454">
</dataflow>
<dataflow id="1399" from="StgValue_1398" to="empty_59" fromId="1398" toId="454">
</dataflow>
<dataflow id="1400" from="StgValue_1398" to="empty_59" fromId="1398" toId="454">
</dataflow>
<dataflow id="1401" from="StgValue_1398" to="empty_59" fromId="1398" toId="454">
</dataflow>
<dataflow id="1402" from="p_0_rec_i_i" to="icmp_ln762" fromId="451" toId="455">
</dataflow>
<dataflow id="1404" from="StgValue_1403" to="icmp_ln762" fromId="1403" toId="455">
</dataflow>
<dataflow id="1405" from="p_0_rec_i_i" to="add_ln762" fromId="451" toId="456">
</dataflow>
<dataflow id="1407" from="StgValue_1406" to="add_ln762" fromId="1406" toId="456">
</dataflow>
<dataflow id="1408" from="icmp_ln762" to="br_ln762" fromId="455" toId="457">
</dataflow>
<dataflow id="1409" from="StgValue_714" to="store_ln763" fromId="714" toId="458">
</dataflow>
<dataflow id="1410" from="res_addr_1" to="store_ln763" fromId="453" toId="458">
</dataflow>
<dataflow id="1411" from="r" to="r8_0" fromId="464" toId="461">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1412" from="br_ln0" to="r8_0" fromId="485" toId="461">
<BackEdge/>
</dataflow>
<dataflow id="1413" from="StgValue_1390" to="r8_0" fromId="1390" toId="461">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1414" from="br_ln157" to="r8_0" fromId="460" toId="461">
</dataflow>
<dataflow id="1415" from="r8_0" to="icmp_ln157" fromId="461" toId="462">
</dataflow>
<dataflow id="1416" from="StgValue_1403" to="icmp_ln157" fromId="1403" toId="462">
</dataflow>
<dataflow id="1417" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="724" toId="463">
</dataflow>
<dataflow id="1418" from="StgValue_1398" to="empty_60" fromId="1398" toId="463">
</dataflow>
<dataflow id="1419" from="StgValue_1398" to="empty_60" fromId="1398" toId="463">
</dataflow>
<dataflow id="1420" from="StgValue_1398" to="empty_60" fromId="1398" toId="463">
</dataflow>
<dataflow id="1421" from="r8_0" to="r" fromId="461" toId="464">
</dataflow>
<dataflow id="1422" from="StgValue_1406" to="r" fromId="1406" toId="464">
</dataflow>
<dataflow id="1423" from="icmp_ln157" to="br_ln157" fromId="462" toId="465">
</dataflow>
<dataflow id="1424" from="r8_0" to="zext_ln157" fromId="461" toId="466">
</dataflow>
<dataflow id="1426" from="_ssdm_op_BitConcatenate.i11.i4.i7" to="tmp_5" fromId="1425" toId="467">
</dataflow>
<dataflow id="1427" from="r8_0" to="tmp_5" fromId="461" toId="467">
</dataflow>
<dataflow id="1428" from="StgValue_701" to="tmp_5" fromId="701" toId="467">
</dataflow>
<dataflow id="1429" from="tmp_5" to="zext_ln157_2" fromId="467" toId="468">
</dataflow>
<dataflow id="1430" from="res" to="res_addr" fromId="678" toId="469">
</dataflow>
<dataflow id="1431" from="StgValue_711" to="res_addr" fromId="711" toId="469">
</dataflow>
<dataflow id="1432" from="zext_ln157" to="res_addr" fromId="466" toId="469">
</dataflow>
<dataflow id="1433" from="c" to="c9_0" fromId="475" toId="472">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1434" from="br_ln157" to="c9_0" fromId="500" toId="472">
<BackEdge/>
</dataflow>
<dataflow id="1435" from="StgValue_902" to="c9_0" fromId="902" toId="472">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1436" from="br_ln157" to="c9_0" fromId="470" toId="472">
</dataflow>
<dataflow id="1437" from="c9_0" to="icmp_ln157_1" fromId="472" toId="473">
</dataflow>
<dataflow id="1438" from="StgValue_906" to="icmp_ln157_1" fromId="906" toId="473">
</dataflow>
<dataflow id="1439" from="_ssdm_op_SpecLoopTripCount" to="empty_61" fromId="724" toId="474">
</dataflow>
<dataflow id="1440" from="StgValue_726" to="empty_61" fromId="726" toId="474">
</dataflow>
<dataflow id="1441" from="StgValue_726" to="empty_61" fromId="726" toId="474">
</dataflow>
<dataflow id="1442" from="StgValue_726" to="empty_61" fromId="726" toId="474">
</dataflow>
<dataflow id="1443" from="c9_0" to="c" fromId="472" toId="475">
</dataflow>
<dataflow id="1444" from="StgValue_913" to="c" fromId="913" toId="475">
</dataflow>
<dataflow id="1445" from="icmp_ln157_1" to="br_ln157" fromId="473" toId="476">
</dataflow>
<dataflow id="1446" from="c9_0" to="zext_ln157_1" fromId="472" toId="477">
</dataflow>
<dataflow id="1447" from="c9_0" to="zext_ln157_3" fromId="472" toId="478">
</dataflow>
<dataflow id="1448" from="zext_ln157_2" to="add_ln157" fromId="468" toId="479">
</dataflow>
<dataflow id="1449" from="zext_ln157_3" to="add_ln157" fromId="478" toId="479">
</dataflow>
<dataflow id="1450" from="add_ln157" to="zext_ln157_4" fromId="479" toId="480">
</dataflow>
<dataflow id="1451" from="Weight_lc" to="Weight_lc_addr" fromId="690" toId="481">
</dataflow>
<dataflow id="1452" from="StgValue_711" to="Weight_lc_addr" fromId="711" toId="481">
</dataflow>
<dataflow id="1453" from="zext_ln157_4" to="Weight_lc_addr" fromId="480" toId="481">
</dataflow>
<dataflow id="1454" from="Weight_lc_addr" to="Weight_lc_load" fromId="481" toId="482">
</dataflow>
<dataflow id="1455" from="h_t" to="h_t_addr_2" fromId="123" toId="483">
</dataflow>
<dataflow id="1456" from="StgValue_711" to="h_t_addr_2" fromId="711" toId="483">
</dataflow>
<dataflow id="1457" from="zext_ln157_1" to="h_t_addr_2" fromId="477" toId="483">
</dataflow>
<dataflow id="1458" from="h_t_addr_2" to="h_t_load" fromId="483" toId="484">
</dataflow>
<dataflow id="1459" from="Weight_lc_addr" to="Weight_lc_load" fromId="481" toId="486">
</dataflow>
<dataflow id="1460" from="h_t_addr_2" to="h_t_load" fromId="483" toId="487">
</dataflow>
<dataflow id="1461" from="Weight_lc_load" to="tmp" fromId="486" toId="488">
</dataflow>
<dataflow id="1462" from="h_t_load" to="tmp" fromId="487" toId="488">
</dataflow>
<dataflow id="1463" from="Weight_lc_load" to="tmp" fromId="486" toId="489">
</dataflow>
<dataflow id="1464" from="h_t_load" to="tmp" fromId="487" toId="489">
</dataflow>
<dataflow id="1465" from="Weight_lc_load" to="tmp" fromId="486" toId="490">
</dataflow>
<dataflow id="1466" from="h_t_load" to="tmp" fromId="487" toId="490">
</dataflow>
<dataflow id="1467" from="res_addr" to="res_load" fromId="469" toId="491">
</dataflow>
<dataflow id="1468" from="Weight_lc_load" to="tmp" fromId="486" toId="492">
</dataflow>
<dataflow id="1469" from="h_t_load" to="tmp" fromId="487" toId="492">
</dataflow>
<dataflow id="1470" from="res_addr" to="res_load" fromId="469" toId="493">
</dataflow>
<dataflow id="1471" from="res_load" to="tmp_6" fromId="493" toId="494">
</dataflow>
<dataflow id="1472" from="tmp" to="tmp_6" fromId="492" toId="494">
</dataflow>
<dataflow id="1473" from="res_load" to="tmp_6" fromId="493" toId="495">
</dataflow>
<dataflow id="1474" from="tmp" to="tmp_6" fromId="492" toId="495">
</dataflow>
<dataflow id="1475" from="res_load" to="tmp_6" fromId="493" toId="496">
</dataflow>
<dataflow id="1476" from="tmp" to="tmp_6" fromId="492" toId="496">
</dataflow>
<dataflow id="1477" from="res_load" to="tmp_6" fromId="493" toId="497">
</dataflow>
<dataflow id="1478" from="tmp" to="tmp_6" fromId="492" toId="497">
</dataflow>
<dataflow id="1479" from="res_load" to="tmp_6" fromId="493" toId="498">
</dataflow>
<dataflow id="1480" from="tmp" to="tmp_6" fromId="492" toId="498">
</dataflow>
<dataflow id="1481" from="tmp_6" to="store_ln157" fromId="498" toId="499">
</dataflow>
<dataflow id="1482" from="res_addr" to="store_ln157" fromId="469" toId="499">
</dataflow>
<dataflow id="1483" from="i" to="i_0_i18" fromId="504" toId="501">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1484" from="br_ln43" to="i_0_i18" fromId="520" toId="501">
<BackEdge/>
</dataflow>
<dataflow id="1485" from="StgValue_1390" to="i_0_i18" fromId="1390" toId="501">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1486" from="br_ln0" to="i_0_i18" fromId="471" toId="501">
</dataflow>
<dataflow id="1487" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="724" toId="502">
</dataflow>
<dataflow id="1488" from="StgValue_1398" to="empty_62" fromId="1398" toId="502">
</dataflow>
<dataflow id="1489" from="StgValue_1398" to="empty_62" fromId="1398" toId="502">
</dataflow>
<dataflow id="1490" from="StgValue_1398" to="empty_62" fromId="1398" toId="502">
</dataflow>
<dataflow id="1491" from="i_0_i18" to="icmp_ln43" fromId="501" toId="503">
</dataflow>
<dataflow id="1492" from="StgValue_1403" to="icmp_ln43" fromId="1403" toId="503">
</dataflow>
<dataflow id="1493" from="i_0_i18" to="i" fromId="501" toId="504">
</dataflow>
<dataflow id="1494" from="StgValue_1406" to="i" fromId="1406" toId="504">
</dataflow>
<dataflow id="1495" from="icmp_ln43" to="br_ln43" fromId="503" toId="505">
</dataflow>
<dataflow id="1496" from="i_0_i18" to="zext_ln45" fromId="501" toId="506">
</dataflow>
<dataflow id="1497" from="Bias_lc" to="Bias_lc_addr" fromId="691" toId="507">
</dataflow>
<dataflow id="1498" from="StgValue_711" to="Bias_lc_addr" fromId="711" toId="507">
</dataflow>
<dataflow id="1499" from="zext_ln45" to="Bias_lc_addr" fromId="506" toId="507">
</dataflow>
<dataflow id="1500" from="Bias_lc_addr" to="Bias_lc_load" fromId="507" toId="508">
</dataflow>
<dataflow id="1501" from="res" to="res_addr_2" fromId="678" toId="509">
</dataflow>
<dataflow id="1502" from="StgValue_711" to="res_addr_2" fromId="711" toId="509">
</dataflow>
<dataflow id="1503" from="zext_ln45" to="res_addr_2" fromId="506" toId="509">
</dataflow>
<dataflow id="1504" from="res_addr_2" to="res_load_1" fromId="509" toId="510">
</dataflow>
<dataflow id="1505" from="Bias_lc_addr" to="Bias_lc_load" fromId="507" toId="512">
</dataflow>
<dataflow id="1506" from="res_addr_2" to="res_load_1" fromId="509" toId="513">
</dataflow>
<dataflow id="1507" from="res_load_1" to="tmp_i" fromId="513" toId="514">
</dataflow>
<dataflow id="1508" from="Bias_lc_load" to="tmp_i" fromId="512" toId="514">
</dataflow>
<dataflow id="1509" from="res_load_1" to="tmp_i" fromId="513" toId="515">
</dataflow>
<dataflow id="1510" from="Bias_lc_load" to="tmp_i" fromId="512" toId="515">
</dataflow>
<dataflow id="1511" from="res_load_1" to="tmp_i" fromId="513" toId="516">
</dataflow>
<dataflow id="1512" from="Bias_lc_load" to="tmp_i" fromId="512" toId="516">
</dataflow>
<dataflow id="1513" from="res_load_1" to="tmp_i" fromId="513" toId="517">
</dataflow>
<dataflow id="1514" from="Bias_lc_load" to="tmp_i" fromId="512" toId="517">
</dataflow>
<dataflow id="1515" from="res_load_1" to="tmp_i" fromId="513" toId="518">
</dataflow>
<dataflow id="1516" from="Bias_lc_load" to="tmp_i" fromId="512" toId="518">
</dataflow>
<dataflow id="1517" from="tmp_i" to="store_ln45" fromId="518" toId="519">
</dataflow>
<dataflow id="1518" from="res_addr_2" to="store_ln45" fromId="509" toId="519">
</dataflow>
<dataflow id="1519" from="icmp_ln67" to="StgValue_2" fromId="132" toId="2">
</dataflow>
<dataflow id="1520" from="icmp_ln68" to="StgValue_3" fromId="142" toId="3">
</dataflow>
<dataflow id="1521" from="icmp_ln69" to="StgValue_4" fromId="152" toId="4">
</dataflow>
<dataflow id="1522" from="icmp_ln70" to="StgValue_5" fromId="162" toId="5">
</dataflow>
<dataflow id="1523" from="icmp_ln71" to="StgValue_6" fromId="172" toId="6">
</dataflow>
<dataflow id="1524" from="icmp_ln72" to="StgValue_7" fromId="182" toId="7">
</dataflow>
<dataflow id="1525" from="icmp_ln78" to="StgValue_8" fromId="188" toId="8">
</dataflow>
<dataflow id="1526" from="icmp_ln105" to="StgValue_9" fromId="201" toId="9">
</dataflow>
<dataflow id="1527" from="icmp_ln107" to="StgValue_11" fromId="217" toId="11">
</dataflow>
<dataflow id="1528" from="icmp_ln113" to="StgValue_14" fromId="236" toId="14">
</dataflow>
<dataflow id="1529" from="icmp_ln113_1" to="StgValue_15" fromId="245" toId="15">
</dataflow>
<dataflow id="1530" from="icmp_ln120" to="StgValue_32" fromId="282" toId="32">
</dataflow>
<dataflow id="1531" from="icmp_ln120_1" to="StgValue_33" fromId="291" toId="33">
</dataflow>
<dataflow id="1532" from="icmp_ln127" to="StgValue_50" fromId="328" toId="50">
</dataflow>
<dataflow id="1533" from="icmp_ln127_1" to="StgValue_51" fromId="337" toId="51">
</dataflow>
<dataflow id="1534" from="icmp_ln32" to="StgValue_64" fromId="368" toId="64">
</dataflow>
<dataflow id="1535" from="icmp_ln134" to="StgValue_69" fromId="387" toId="69">
</dataflow>
<dataflow id="1536" from="icmp_ln134_1" to="StgValue_70" fromId="396" toId="70">
</dataflow>
<dataflow id="1537" from="icmp_ln32_1" to="StgValue_91" fromId="435" toId="91">
</dataflow>
<dataflow id="1538" from="icmp_ln762" to="StgValue_96" fromId="455" toId="96">
</dataflow>
<dataflow id="1539" from="icmp_ln157" to="StgValue_97" fromId="462" toId="97">
</dataflow>
<dataflow id="1540" from="icmp_ln157_1" to="StgValue_98" fromId="473" toId="98">
</dataflow>
<dataflow id="1541" from="icmp_ln43" to="StgValue_110" fromId="503" toId="110">
</dataflow>
</dataflows>


</stg>
