// Generated by CIRCT unknown git version
module address_mux(	// file.cleaned.mlir:2:3
  input         select,	// file.cleaned.mlir:2:29
  input  [15:0] in0,	// file.cleaned.mlir:2:46
                in1,	// file.cleaned.mlir:2:61
  output [15:0] out	// file.cleaned.mlir:2:77
);

  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_0 = ~select;	// file.cleaned.mlir:8:10
  assign out = in0 & {16{SYNTHESIZED_WIRE_0}} | in1 & {16{select}};	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:5
endmodule

