// Seed: 906392135
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  wor  id_2
);
  parameter id_4 = 1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5,
    output supply0 id_6,
    input wand id_7,
    output supply1 id_8,
    output wor id_9,
    input tri id_10,
    inout supply1 id_11,
    output logic id_12
);
  always
    if ((1)) @(1 or posedge -1, posedge -1) id_12 = #id_14 id_2;
    else id_14 <= -1;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
