
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v
# synth_design -part xc7z020clg484-3 -top wrapper_corr_5_seq -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top wrapper_corr_5_seq -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 72260 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 25.895 ; free physical = 245870 ; free virtual = 314460
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_5_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:2]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:125]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:125]
INFO: [Synth 8-6157] synthesizing module 'corr_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:82]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'corr_seq' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:82]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_5_seq' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 245746 ; free virtual = 314337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 245751 ; free virtual = 314342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 79.656 ; free physical = 245751 ; free virtual = 314342
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 87.660 ; free physical = 245736 ; free virtual = 314327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrapper_corr_5_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module corr_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst_corr_1/in_r_re_reg_reg[7:0]' into 'inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:107]
INFO: [Synth 8-4471] merging register 'inst_corr_1/in_r_im_reg_reg[7:0]' into 'inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:108]
INFO: [Synth 8-4471] merging register 'inst_corr_2/in_r_re_reg_reg[7:0]' into 'inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:107]
INFO: [Synth 8-4471] merging register 'inst_corr_2/in_r_im_reg_reg[7:0]' into 'inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:108]
INFO: [Synth 8-4471] merging register 'inst_corr_3/in_r_re_reg_reg[7:0]' into 'inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:107]
INFO: [Synth 8-4471] merging register 'inst_corr_3/in_r_im_reg_reg[7:0]' into 'inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:108]
INFO: [Synth 8-4471] merging register 'inst_corr_4/in_r_re_reg_reg[7:0]' into 'inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:107]
INFO: [Synth 8-4471] merging register 'inst_corr_4/in_r_im_reg_reg[7:0]' into 'inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:108]
INFO: [Synth 8-4471] merging register 'inst_corr_5/in_r_re_reg_reg[7:0]' into 'inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:107]
INFO: [Synth 8-4471] merging register 'inst_corr_5/in_r_im_reg_reg[7:0]' into 'inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:108]
INFO: [Synth 8-4471] merging register 'inst_corr_0/in_l_re_reg_reg[7:0]' into 'inst_sh_reg_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:105]
INFO: [Synth 8-4471] merging register 'inst_corr_0/in_l_im_reg_reg[7:0]' into 'inst_sh_reg_1/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:106]
INFO: [Synth 8-4471] merging register 'inst_corr_1/in_l_re_reg_reg[7:0]' into 'inst_sh_reg_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:105]
INFO: [Synth 8-4471] merging register 'inst_corr_1/in_l_im_reg_reg[7:0]' into 'inst_sh_reg_2/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:106]
INFO: [Synth 8-4471] merging register 'inst_corr_2/in_l_re_reg_reg[7:0]' into 'inst_sh_reg_3/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:105]
INFO: [Synth 8-4471] merging register 'inst_corr_2/in_l_im_reg_reg[7:0]' into 'inst_sh_reg_3/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:106]
INFO: [Synth 8-4471] merging register 'inst_corr_3/in_l_re_reg_reg[7:0]' into 'inst_sh_reg_4/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:105]
INFO: [Synth 8-4471] merging register 'inst_corr_3/in_l_im_reg_reg[7:0]' into 'inst_sh_reg_4/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:106]
INFO: [Synth 8-4471] merging register 'inst_corr_4/in_l_re_reg_reg[7:0]' into 'inst_sh_reg_5/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:105]
INFO: [Synth 8-4471] merging register 'inst_corr_4/in_l_im_reg_reg[7:0]' into 'inst_sh_reg_5/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v:106]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 245229 ; free virtual = 313824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 245248 ; free virtual = 313843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 245184 ; free virtual = 313786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244902 ; free virtual = 313517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244894 ; free virtual = 313510
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244901 ; free virtual = 313517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244915 ; free virtual = 313532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244908 ; free virtual = 313524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244906 ; free virtual = 313522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   144|
|2     |LUT2   |   408|
|3     |LUT3   |    36|
|4     |LUT4   |   252|
|5     |LUT5   |    36|
|6     |LUT6   |   444|
|7     |FDRE   |   624|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |  1944|
|2     |  inst_corr_0     |corr_seq   |   616|
|3     |  inst_corr_1     |corr_seq_0 |   152|
|4     |  inst_corr_2     |corr_seq_1 |   152|
|5     |  inst_corr_3     |corr_seq_2 |   152|
|6     |  inst_corr_4     |corr_seq_3 |   152|
|7     |  inst_corr_5     |corr_seq_4 |   236|
|8     |  inst_sh_reg_0   |sh_reg     |    16|
|9     |  inst_sh_reg_1   |sh_reg_5   |    68|
|10    |  inst_sh_reg_2   |sh_reg_6   |    72|
|11    |  inst_sh_reg_3   |sh_reg_7   |    72|
|12    |  inst_sh_reg_4   |sh_reg_8   |    72|
|13    |  inst_sh_reg_5   |sh_reg_9   |    72|
|14    |  inst_sh_reg_r_1 |sh_reg_10  |    16|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244905 ; free virtual = 313521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244901 ; free virtual = 313518
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.961 ; gain = 262.320 ; free physical = 244902 ; free virtual = 313519
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.121 ; gain = 0.000 ; free physical = 244701 ; free virtual = 313344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.121 ; gain = 377.578 ; free physical = 244756 ; free virtual = 313399
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.773 ; gain = 561.652 ; free physical = 244093 ; free virtual = 312699
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.773 ; gain = 0.000 ; free physical = 244088 ; free virtual = 312694
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.785 ; gain = 0.000 ; free physical = 244085 ; free virtual = 312693
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2548.062 ; gain = 0.004 ; free physical = 243764 ; free virtual = 312371

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 120e3d424

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312374

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 120e3d424

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10608fb90

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10eef9293

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243734 ; free virtual = 312341
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10eef9293

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243734 ; free virtual = 312340
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a55889c4

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243743 ; free virtual = 312350
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a55889c4

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243743 ; free virtual = 312349
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243742 ; free virtual = 312348
Ending Logic Optimization Task | Checksum: a55889c4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243741 ; free virtual = 312348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a55889c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a55889c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345
Ending Netlist Obfuscation Task | Checksum: a55889c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312345
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.062 ; gain = 0.004 ; free physical = 243738 ; free virtual = 312345
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a55889c4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module wrapper_corr_5_seq ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2580.059 ; gain = 0.000 ; free physical = 243685 ; free virtual = 312292
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.597 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2583.051 ; gain = 2.992 ; free physical = 243687 ; free virtual = 312294
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2583.051 ; gain = 2.992 ; free physical = 243683 ; free virtual = 312290
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2781.238 ; gain = 198.188 ; free physical = 243628 ; free virtual = 312234
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2781.238 ; gain = 201.180 ; free physical = 243629 ; free virtual = 312236

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243653 ; free virtual = 312259


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design wrapper_corr_5_seq ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 624
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a55889c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243645 ; free virtual = 312252
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a55889c4
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2781.238 ; gain = 233.176 ; free physical = 243633 ; free virtual = 312240
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28196320 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a55889c4

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243657 ; free virtual = 312264
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a55889c4

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243656 ; free virtual = 312263
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a55889c4

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243664 ; free virtual = 312271
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a55889c4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243662 ; free virtual = 312269
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a55889c4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243661 ; free virtual = 312268

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243661 ; free virtual = 312268
Ending Netlist Obfuscation Task | Checksum: a55889c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243661 ; free virtual = 312268
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243647 ; free virtual = 312255
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2653ce82

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243647 ; free virtual = 312255
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243649 ; free virtual = 312257

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2e9f3205

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243652 ; free virtual = 312260

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ac12859b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243590 ; free virtual = 312199

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ac12859b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243589 ; free virtual = 312197
Phase 1 Placer Initialization | Checksum: ac12859b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243588 ; free virtual = 312196

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9ab4d138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 243678 ; free virtual = 312281

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244948 ; free virtual = 313552

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 721422d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244955 ; free virtual = 313558
Phase 2 Global Placement | Checksum: f21b0990

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244958 ; free virtual = 313561

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f21b0990

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244957 ; free virtual = 313560

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c91a874e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313555

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 100c9b1be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313555

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 156dc4ab5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244949 ; free virtual = 313553

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 139443094

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244937 ; free virtual = 313540

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b00243a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244950 ; free virtual = 313554

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 105522c71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244950 ; free virtual = 313554
Phase 3 Detail Placement | Checksum: 105522c71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dbe61d74

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: dbe61d74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313555
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.687. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fcccba03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555
Phase 4.1 Post Commit Optimization | Checksum: fcccba03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fcccba03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fcccba03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555
Phase 4.4 Final Placement Cleanup | Checksum: 128593f2f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128593f2f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555
Ending Placer Task | Checksum: f2bfad43

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244965 ; free virtual = 313569
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244965 ; free virtual = 313569
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244938 ; free virtual = 313542
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244933 ; free virtual = 313537
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244915 ; free virtual = 313521
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bdcb7355 ConstDB: 0 ShapeSum: 34f439ee RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wen" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wen". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ebf7e825

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244707 ; free virtual = 313316
Post Restoration Checksum: NetGraph: ba0e8056 NumContArr: 31e967cf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebf7e825

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244719 ; free virtual = 313328

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebf7e825

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244683 ; free virtual = 313292

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebf7e825

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244683 ; free virtual = 313292
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b9b4564a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244675 ; free virtual = 313284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.815  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15d4da77b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244662 ; free virtual = 313271

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21bbe15d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244659 ; free virtual = 313268

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.422  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dca67389

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313267
Phase 4 Rip-up And Reroute | Checksum: 1dca67389

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313267

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dca67389

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dca67389

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313266
Phase 5 Delay and Skew Optimization | Checksum: 1dca67389

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26a134c63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313265
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.422  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26a134c63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313265
Phase 6 Post Hold Fix | Checksum: 26a134c63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313265

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.181319 %
  Global Horizontal Routing Utilization  = 0.216362 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aafc973e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313265

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aafc973e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244655 ; free virtual = 313264

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1182c8c7f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313261

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.422  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1182c8c7f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313261
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244684 ; free virtual = 313293

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244684 ; free virtual = 313293
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244684 ; free virtual = 313293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244682 ; free virtual = 313292
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2781.238 ; gain = 0.000 ; free physical = 244678 ; free virtual = 313290
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2803.332 ; gain = 0.000 ; free physical = 245118 ; free virtual = 313730
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:37:12 2022...
