

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 05 20:50:45 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_default
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    3|    3|         1|          -|          -|     3|    no    |
        |- Loop 3  |    3|    3|         1|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    333|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     64|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    139|
|Register         |        -|      -|     205|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     205|    536|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mux_32_bkb_U0  |matrixmul_mux_32_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  64|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_172_p2        |     +    |      0|  0|   2|           2|           1|
    |i_4_fu_236_p2        |     +    |      0|  0|   2|           2|           1|
    |i_5_fu_323_p2        |     +    |      0|  0|   2|           2|           1|
    |exitcond1_fu_230_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_166_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_317_p2   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp1_fu_260_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp3_fu_192_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_274_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_178_p2    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_2_10_fu_288_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_11_fu_296_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_16_fu_304_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_1_fu_198_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_3_fu_280_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_4_fu_266_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_5_fu_184_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_6_fu_206_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_7_fu_214_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_9_fu_222_p3    |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 333|          30|         333|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig     |  32|          3|   32|         96|
    |a_WEN_A           |   4|          2|    4|          8|
    |ap_NS_fsm         |   1|          6|    1|          6|
    |i_1_reg_139       |   2|          2|    2|          4|
    |i_2_reg_150       |   2|          2|    2|          4|
    |i_reg_94          |   2|          2|    2|          4|
    |tmp_1_2_reg_117   |  32|          2|   32|         64|
    |tmp_2_15_reg_128  |  32|          2|   32|         64|
    |tmp_2_2_reg_106   |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 139|         23|  139|        314|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |i_1_reg_139       |   2|   0|    2|          0|
    |i_2_reg_150       |   2|   0|    2|          0|
    |i_3_reg_345       |   2|   0|    2|          0|
    |i_reg_94          |   2|   0|    2|          0|
    |tmp_1_2_reg_117   |  32|   0|   32|          0|
    |tmp_1_reg_70      |  32|   0|   32|          0|
    |tmp_2_15_reg_128  |  32|   0|   32|          0|
    |tmp_2_2_reg_106   |  32|   0|   32|          0|
    |tmp_2_8_reg_82    |  32|   0|   32|          0|
    |tmp_2_reg_58      |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 205|   0|  205|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

