#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Feb 15 17:37:00 2017
# Process ID: 18972
# Current directory: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1
# Command line: vivado -log seven_seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_seg.tcl
# Log file: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/seven_seg.vds
# Journal file: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source seven_seg.tcl -notrace
Command: synth_design -top seven_seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18979 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.125 ; gain = 144.301 ; free physical = 646 ; free virtual = 8579
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_seg' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:44]
INFO: [Synth 8-3491] module 'clk' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:27' bound to instance 'U1' of component 'clk' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clk' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk' (1#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:38]
INFO: [Synth 8-3491] module 'mux' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:24' bound to instance 'U2' of component 'mux' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:35]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:25' bound to instance 'U3' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:96]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:31]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:25' bound to instance 'U4' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:97]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:25' bound to instance 'U5' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:98]
INFO: [Synth 8-3491] module 'roshambo_logic' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:26' bound to instance 'U8' of component 'roshambo_logic' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:99]
INFO: [Synth 8-638] synthesizing module 'roshambo_logic' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:36]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:23' bound to instance 'U6' of component 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:23' bound to instance 'U7' of component 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'roshambo_logic' (5#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (6#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.594 ; gain = 185.770 ; free physical = 602 ; free virtual = 8537
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.594 ; gain = 185.770 ; free physical = 602 ; free virtual = 8537
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]
Finished Parsing XDC File [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.750 ; gain = 0.000 ; free physical = 327 ; free virtual = 8282
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 325 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 325 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 325 ; free virtual = 8280
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RPS_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'roshambo_logic'
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "player_score" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "player_score2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "computer_score" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RPS_in_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "player_score2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RPS_in_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "player_select" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'btn_out_reg' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              011
                 iSTATE2 |                              011 |                              111
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'roshambo_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 324 ; free virtual = 8279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module roshambo_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RPS_in_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_score2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U8/player_select_reg[2]' (FD) to 'U8/player_select_reg[3]'
INFO: [Synth 8-3886] merging instance 'U8/player_select_reg[3]' (FD) to 'U8/player_select_reg[4]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[2]' (FD) to 'U8/RPS_in_p_reg[3]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[3]' (FD) to 'U8/RPS_in_p_reg[4]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[4]' (FD) to 'U8/RPS_in_p_reg[5]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[5]' (FD) to 'U8/RPS_in_p_reg[6]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[6]' (FD) to 'U8/RPS_in_p_reg[7]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[7]' (FD) to 'U8/RPS_in_p_reg[8]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[8]' (FD) to 'U8/RPS_in_p_reg[9]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[9]' (FD) to 'U8/RPS_in_p_reg[10]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[10]' (FD) to 'U8/RPS_in_p_reg[11]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[11]' (FD) to 'U8/RPS_in_p_reg[12]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[12]' (FD) to 'U8/RPS_in_p_reg[13]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[13]' (FD) to 'U8/RPS_in_p_reg[14]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[14]' (FD) to 'U8/RPS_in_p_reg[15]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[15]' (FD) to 'U8/RPS_in_p_reg[16]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[16]' (FD) to 'U8/RPS_in_p_reg[17]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[17]' (FD) to 'U8/RPS_in_p_reg[18]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[18]' (FD) to 'U8/RPS_in_p_reg[19]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[19]' (FD) to 'U8/RPS_in_p_reg[20]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[20]' (FD) to 'U8/RPS_in_p_reg[21]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[21]' (FD) to 'U8/RPS_in_p_reg[22]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[22]' (FD) to 'U8/RPS_in_p_reg[23]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[23]' (FD) to 'U8/RPS_in_p_reg[24]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[24]' (FD) to 'U8/RPS_in_p_reg[25]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[25]' (FD) to 'U8/RPS_in_p_reg[26]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[26]' (FD) to 'U8/RPS_in_p_reg[27]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[27]' (FD) to 'U8/RPS_in_p_reg[28]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[28]' (FD) to 'U8/RPS_in_p_reg[29]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[29]' (FD) to 'U8/RPS_in_p_reg[30]'
INFO: [Synth 8-3886] merging instance 'U8/RPS_in_p_reg[30]' (FD) to 'U8/RPS_in_p_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 325 ; free virtual = 8282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   115|
|3     |LUT1   |   190|
|4     |LUT2   |   124|
|5     |LUT3   |   121|
|6     |LUT4   |   138|
|7     |LUT5   |    28|
|8     |LUT6   |   161|
|9     |MUXF7  |     4|
|10    |MUXF8  |     2|
|11    |FDRE   |   214|
|12    |FDSE   |    12|
|13    |LD     |     3|
|14    |IBUF   |     4|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  1129|
|2     |  U1     |clk            |   158|
|3     |  U2     |mux            |    29|
|4     |  U3     |debouncer      |    15|
|5     |  U4     |debouncer_0    |    17|
|6     |  U5     |debouncer_1    |    15|
|7     |  U8     |roshambo_logic |   509|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.750 ; gain = 509.926 ; free physical = 313 ; free virtual = 8277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1420.750 ; gain = 86.465 ; free physical = 313 ; free virtual = 8277
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.758 ; gain = 509.934 ; free physical = 313 ; free virtual = 8277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.758 ; gain = 423.215 ; free physical = 313 ; free virtual = 8279
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/seven_seg.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1444.762 ; gain = 0.000 ; free physical = 312 ; free virtual = 8277
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 17:37:53 2017...
