% Print the content
\begin{cvsection}{Employment}
	\begin{cvsubsection}{Hardware Engineer, Intern}{Qualcomm Technologies, Inc.}{Summer 2018}			
		\begin{itemize}
			\item Designed a bridge between the DRAM memory controller running the QFI (Qualcomm standard) protocol and the physical system running the DFI (industry standard) protocol.
			\item Supports seamless integration of the two systems at GHz frequency with delay of three cycles.
		\end{itemize}
	\end{cvsubsection}
	\vspace{-0.3em}
	\begin{cvsubsection}{Teaching Assistant}{UC San Diego}{Fall 2016, 17, 18, Winter 2017, 18}	
		\begin{itemize}
			\item Courses: Advanced Digital Design, Security of Hardware \& Embed Systems
		\end{itemize}
	\end{cvsubsection}
	\vspace{-0.3em}
	\begin{cvsubsection}{Software Engineer}{Samsung Research Bangladesh}{March 2011 -- September 2012}		
		\begin{itemize}
			\item Enhanced two Samsung mobile platforms -- Man Machine Platform (MMP) and Samsung Global Platform (SGP) with region specific features and language support.
		\end{itemize}
	\end{cvsubsection}
\end{cvsection}
\vspace{-0.3em}
\begin{cvsection}{Education}
	\begin{cvsubsection}{PhD in Computer Engineering}{UC San Diego}{Expected: Fall 2019}
		\begin{itemize}
			\item \textbf{GPA:} 4.0/4.0
			\item \textbf{Courses:} Optimization and Acceleration of Deep Learning on Hardware
		\end{itemize}
	\end{cvsubsection}	
	\vspace{-0.3em}
	\begin{cvsubsection}{MS in Computer Engineering}{Rice University, Houston, TX}{Winter 2015}
		\begin{itemize}
			\item \textbf{GPA:} 3.83/4.00
			\item \textbf{Thesis:} P3: Privacy Preserving Positioning for Smart Automotive Systems.
			\item \textbf{Courses:} Design \& Analysis of Algorithms, Computer Systems Architecture, Random Processes, Advanced Digital Design, Advanced VLSI Design, Embedded HW Security, High Performance Computer Architecture
		\end{itemize}
	\end{cvsubsection}
	\vspace{-0.3em}
	\begin{cvsubsection}{BSc in Electrical Engineering}{BUET, Dhaka, Bangladesh}{March 2011}
		\begin{itemize}
			\item \textbf{GPA:} 3.94/4.00
			\item \textbf{Thesis:} UWB Microwave Imaging via Modified Beamforming for Early Detection of Breast Cancer.
			\item \textbf{Selected Courses:} Digital Electronics, VLSI I \& II, Electronics I \& II, Analog IC, Signals \& Systems, DSP I \& II, Communication Theory, Mobile Cellular Communication, Telecommunication Engineering
		\end{itemize}
	\end{cvsubsection}
\end{cvsection}
\vspace{-0.3em}
\begin{cvsection}{Projects}
	\begin{cvsubsection}{}{}{}
	\textbf{FPGA Acceleration of Secure Function Evaluation with Yao's Garbled Circuit (GC) Protocol:}
		\begin{itemize}
			\item  Two versions: (i) for any generic function and (ii) customized for deep learning applications. 
			\item  They are respectively 100 and 672 times faster than the previous generic accelerator. 
		\end{itemize}
		\vspace{0.3em}
		\textbf{Circuit Compilation for Yao's GC with Industrial Logic Synthesis Tools:}
		\begin{itemize}
			\item  Designed synthesis libraries and optimization strategies to compile circuits optimized for the GC protocol
			\item Our method reduces the cost by up to 84$\%$ compared to existing GC compilers for reported benchmarks.
		\end{itemize}
		\vspace{0.3em}
		\textbf{Secure Hamming Distance for Authentication of Intrinsic Physical Unclonable Functions:}
		\begin{itemize}
		    \item Support unlimited authentication sessions with limited (minimum one) number of keys.  
		\end{itemize}
		\vspace{0.3em}
% 			\textbf{Secure Location Based Services:} (i) Localization of Smart Cars, (ii) Scalable $k$-Nearest Neighbor Search.
% 			
		\textbf{On-chip Test of True Random Number Generators (TRNG) and Physical Unclonable Functions (PUF):}
		\begin{itemize}
		    \item Built-In-Self-Test scheme on FPGA for online evaluation, incorporates seven tests from the NIST test suit 
			\item Implemented and evaluated two TRNGs and one PUF architectures.  
		\end{itemize}
	\end{cvsubsection}
\end{cvsection}
\vspace{-0.3em}
\begin{cvsection}{Technical Skills}
	\begin{cvsubsection}{}{}{}	
		\begin{itemize}
			\item \textbf{Language:} Verilog, VHDL, C, C++, MATLAB, Python, Java, Assembly, HTML, CSS 
			\vspace{0.3em}
			\item \textbf{Technologies:} Vivado HLx, Xilinx ISE, PlanAhead, FPGA Editor, Quartus, ModelSim, Synopsys Design Compiler, Yosys,  SPICE, Cadence, Git, Visual Studio, Eclipse, Android Studio
		\end{itemize}
	\end{cvsubsection}
\end{cvsection}
\vspace{-0.3em}
\begin{cvsection}{Awards}
	\begin{cvsubsection}{}{}{}	
		Awards in the most unique, most stable (Aging), and most efficient PUF categories at Hardware Challenge of CSI CyberSEED, 2014
	\end{cvsubsection}
\end{cvsection}
\vspace{-0.3em}
