<stg><name>calc_eta_hw</name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="2" to="3">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="3" to="4">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="4" to="5">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="5" to="6">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="6" to="7">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="7" to="8">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="8" to="9">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="9" to="10">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="10" to="11">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="11" to="12">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="12" to="13">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="13" to="14">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="14" to="15">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="15" to="16">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="16" to="17">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="17" to="18">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="18" to="19">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="19" to="20">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="20" to="21">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="21" to="22">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="22" to="23">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="23" to="24">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="24" to="25">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="25" to="26">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="26" to="27">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="27" to="28">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %hwSinhEta_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %hwSinhEta_V)

]]></Node>
<StgValue><ssdm name="hwSinhEta_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:5  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %hwSinhEta_V_read, i32 13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="14">
<![CDATA[
:0  %tmp_18 = sext i14 %hwSinhEta_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %r_V = xor i14 %hwSinhEta_V_read, -8192

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_s = zext i14 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="55" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="59" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="61" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="62" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="63" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="64" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="65" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="66" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_23 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="67" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="68" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="69" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_7 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="70" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_31 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="71" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_1 = zext i53 %tmp_5 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_4 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_9 = icmp eq i63 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_9, label %ap_fixed_base.exit, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_1 = sub i12 1075, %tmp_7

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="78" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_13 = icmp sgt i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="79" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_14 = add i12 %F2_1, -10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_15 = sub i12 10, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_1 = select i1 %tmp_13, i12 %tmp_14, i12 %tmp_15

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="82" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_16 = icmp eq i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_16, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_13, label %14, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="86" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_1_cast1 = sext i12 %sh_amt_1 to i14

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast1"/></StgValue>
</operation>

<operation id="87" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_37 = trunc i54 %man_V_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="89" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_24 = icmp ult i12 %sh_amt_1, 14

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_24, label %18, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_30 = shl i14 %tmp_37, %sh_amt_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_22 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="93" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_22, label %15, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_28 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_29 = ashr i54 %man_V_5, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_39 = trunc i54 %tmp_29 to i14

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_34 = trunc i54 %man_V_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
:4  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_17 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11">
<![CDATA[
:8  %tmp_6 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="64">
<![CDATA[
:9  %tmp_20 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:10  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="53">
<![CDATA[
:11  %p_Result_s = zext i53 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:12  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:13  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_1 = icmp eq i63 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_1, label %ap_fixed_base.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2 = sub i12 1075, %tmp_6

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_8 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_10 = add i12 %F2, -10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_11 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt = select i1 %tmp_8, i12 %tmp_10, i12 %tmp_11

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_12 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_12, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %5, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_3 = select i1 %isneg_1, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_cast2 = sext i12 %sh_amt to i14

]]></Node>
<StgValue><ssdm name="sh_amt_cast2"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_36 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_21 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_21, label %9, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_27 = shl i14 %tmp_36, %sh_amt_cast2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_19 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_19, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_2 = select i1 %isneg, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_25 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_26 = ashr i54 %man_V_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_38 = trunc i54 %tmp_26 to i14

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_33 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %absSinhEta_V = phi i14 [ 0, %1 ], [ %tmp_33, %3 ], [ %tmp_38, %6 ], [ %tmp_27, %9 ], [ 0, %8 ], [ %p_2, %7 ], [ 0, %10 ], [ %tmp_34, %12 ], [ %tmp_39, %15 ], [ %tmp_30, %18 ], [ 0, %17 ], [ %p_3, %16 ]

]]></Node>
<StgValue><ssdm name="absSinhEta_V"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="142" st_id="21" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="143" st_id="22" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="145" st_id="24" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="146" st_id="25" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="147" st_id="26" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp, label %1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="12">
<![CDATA[
ap_fixed_base.exit:2  %inhwEta_V_2_cast = zext i12 %inhwEta_V to i13

]]></Node>
<StgValue><ssdm name="inhwEta_V_2_cast"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ap_fixed_base.exit:3  %inhwEta_V_1 = sub i13 0, %inhwEta_V_2_cast

]]></Node>
<StgValue><ssdm name="inhwEta_V_1"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ap_fixed_base.exit:4  %p_Val2_4_call_ret = select i1 %tmp, i13 %inhwEta_V_1, i13 %inhwEta_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_call_ret"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:5  %tmp_40 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_Val2_4_call_ret, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="12">
<![CDATA[
ap_fixed_base.exit:6  %ret_V_cast = sext i12 %tmp_40 to i14

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:7  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_4_call_ret, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:8  br i1 %tmp_41, label %19, label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="13">
<![CDATA[
:0  %tmp_42 = trunc i13 %p_Val2_4_call_ret to i1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i14 %hwSinhEta_V), !map !383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outEta_V), !map !389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @calc_eta_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
:1  %p_Result_s_12 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_42, i9 0)

]]></Node>
<StgValue><ssdm name="p_Result_s_12"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_32 = icmp eq i10 %p_Result_s_12, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %ret_V = add i14 1, %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:4  %p_s = select i1 %tmp_32, i14 %ret_V_cast, i14 %ret_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_1 = phi i14 [ %p_s, %19 ], [ %ret_V_cast, %ap_fixed_base.exit ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outEta_V, i14 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
