# Written by DEF2DEF on Sun Aug  6 12:54:51 2023
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN programmer_instr_memory_fresh2_placed ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3650.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2590.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3650000 2590000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_10 CoreSite 0 1600000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_11 CoreSite 0 1760000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_12 CoreSite 0 1920000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_13 CoreSite 0 2080000 FS DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_14 CoreSite 0 2240000 N DO 3650 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_15 CoreSite 0 2400000 FS DO 3650 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 259 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 259 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 365 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 365 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 381 STEP 10 ;
GCELLGRID X 1 DO 540 STEP 10 ;

COMPONENTS 600 ;
- GCLK_Pad PAD + FIXED ( 2190000 0 ) N 
 ;
- program_line1_Pad PAD + FIXED ( 0 1880000 ) N 
 ;
- load1_Pad PAD + FIXED ( 520000 2540000 ) N 
 ;
- program_line2_Pad PAD + FIXED ( 1360000 2540000 ) N 
 ;
- load2_Pad PAD + FIXED ( 100000 2540000 ) N 
 ;
- program_line3_Pad PAD + FIXED ( 1780000 2540000 ) N 
 ;
- load3_Pad PAD + FIXED ( 3600000 1730000 ) N 
 ;
- load4_Pad PAD + FIXED ( 3030000 2540000 ) N 
 ;
- program_line4_Pad PAD + FIXED ( 3600000 2290000 ) N 
 ;
- Addr1_0_Pad PAD + FIXED ( 2610000 2540000 ) N 
 ;
- Addr1_1_Pad PAD + FIXED ( 3600000 1170000 ) N 
 ;
- Addr0_0_Pad PAD + FIXED ( 3600000 610000 ) N 
 ;
- Addr0_1_Pad PAD + FIXED ( 100000 0 ) N 
 ;
- read1_Pad PAD + FIXED ( 520000 0 ) N 
 ;
- read0_Pad PAD + FIXED ( 940000 0 ) N 
 ;
- read_at_first_addr1_Pad PAD + FIXED ( 1360000 0 ) N 
 ;
- read_at_first_addr0_Pad PAD + FIXED ( 1780000 0 ) N 
 ;
- bit_out0_Pad PAD + FIXED ( 940000 2540000 ) N 
 ;
- bit_out2_Pad PAD + FIXED ( 2610000 0 ) N 
 ;
- bit_out1_Pad PAD + FIXED ( 3030000 0 ) N 
 ;
- bit_out4_Pad PAD + FIXED ( 2190000 2540000 ) N 
 ;
- bit_out3_Pad PAD + FIXED ( 0 760000 ) N 
 ;
- bit_out5_Pad PAD + FIXED ( 0 200000 ) N 
 ;
- bit_out6_Pad PAD + FIXED ( 0 1320000 ) N 
 ;
- Split_24_write_to_Reg1_bit0_N037 LSmitll_SPLITT + PLACED ( 535000 2285000 ) N 
 ;
- Split_25_reg1_data0_N026 LSmitll_SPLITT + PLACED ( 155000 2285000 ) N 
 ;
- Split_26_write_to_Reg2_bit0_N039 LSmitll_SPLITT + PLACED ( 645000 2285000 ) N 
 ;
- Split_27_reg2_data0_N027 LSmitll_SPLITT + PLACED ( 1025000 2285000 ) N 
 ;
- Split_28_write_to_Reg3_bit0_N041 LSmitll_SPLITT + PLACED ( 2115000 2285000 ) N 
 ;
- Split_29_reg3_data0_N028 LSmitll_SPLITT + PLACED ( 1275000 2285000 ) N 
 ;
- Split_30_write_to_Reg4_bit0_N043 LSmitll_SPLITT + PLACED ( 2675000 2285000 ) N 
 ;
- Split_31_reg4_data0_N029 LSmitll_SPLITT + PLACED ( 2925000 2285000 ) N 
 ;
- Split_32_N031_N045 LSmitll_SPLITT + PLACED ( 1295000 1815000 ) N 
 ;
- Split_33_N088_N090 LSmitll_SPLITT + PLACED ( 2645000 1065000 ) N 
 ;
- Split_34_N059_N067 LSmitll_SPLITT + PLACED ( 2135000 155000 ) N 
 ;
- Split_35_N055_N066 LSmitll_SPLITT + PLACED ( 1915000 155000 ) N 
 ;
- Split_36_N116_N124 LSmitll_SPLITT + PLACED ( 3265000 365000 ) N 
 ;
- Split_37_N165_N173 LSmitll_SPLITT + PLACED ( 155000 155000 ) N 
 ;
- Split_38_N146_N154 LSmitll_SPLITT + PLACED ( 1265000 155000 ) N 
 ;
- Split_39_N138_N153 LSmitll_SPLITT + PLACED ( 995000 155000 ) N 
 ;
- DFFT_40_P001 LSmitll_DFFT + PLACED ( 435000 2125000 ) N 
 ;
- DFFT_41_P002 LSmitll_DFFT + PLACED ( 295000 2125000 ) N 
 ;
- DFFT_42_N038 LSmitll_DFFT + PLACED ( 155000 2125000 ) N 
 ;
- DFFT_43_P003 LSmitll_DFFT + PLACED ( 1375000 2125000 ) N 
 ;
- DFFT_44_P004 LSmitll_DFFT + PLACED ( 915000 2125000 ) N 
 ;
- DFFT_45_N040 LSmitll_DFFT + PLACED ( 1055000 2125000 ) N 
 ;
- DFFT_46_P005 LSmitll_DFFT + PLACED ( 1135000 2285000 ) N 
 ;
- DFFT_47_P006 LSmitll_DFFT + PLACED ( 1975000 2285000 ) N 
 ;
- DFFT_48_N042 LSmitll_DFFT + PLACED ( 1835000 2285000 ) N 
 ;
- DFFT_49_P007 LSmitll_DFFT + PLACED ( 3035000 2285000 ) N 
 ;
- DFFT_50_P008 LSmitll_DFFT + PLACED ( 2785000 2285000 ) N 
 ;
- DFFT_51_N044 LSmitll_DFFT + PLACED ( 2985000 2125000 ) N 
 ;
- DFFT_52_N032 LSmitll_DFFT + PLACED ( 1155000 1815000 ) N 
 ;
- DFFT_53_N089 LSmitll_DFFT + PLACED ( 3035000 1215000 ) N 
 ;
- DFFT_54_N117 LSmitll_DFFT + PLACED ( 2995000 155000 ) N 
 ;
- DFFT_55_N166 LSmitll_DFFT + PLACED ( 425000 155000 ) N 
 ;
- OR2T_56_N057 LSmitll_OR2T + PLACED ( 1755000 155000 ) N 
 ;
- OR2T_57_N076 LSmitll_OR2T + PLACED ( 2245000 155000 ) N 
 ;
- OR2T_58_N144 LSmitll_OR2T + PLACED ( 1375000 155000 ) N 
 ;
- OR2T_59_N159 LSmitll_OR2T + PLACED ( 1105000 155000 ) N 
 ;
- NOTT_60_N046 LSmitll_NOTT + PLACED ( 1405000 1815000 ) N 
 ;
- NOTT_61_N093 LSmitll_NOTT + PLACED ( 2875000 1215000 ) N 
 ;
- NOTT_62_N125 LSmitll_NOTT + PLACED ( 2835000 155000 ) N 
 ;
- NOTT_63_N179 LSmitll_NOTT + PLACED ( 265000 155000 ) N 
 ;
- Split_64_reg1_data1_N069 LSmitll_SPLITT + PLACED ( 265000 1975000 ) N 
 ;
- Split_65_write_to_Reg1_bit1_N061 LSmitll_SPLITT + PLACED ( 155000 1975000 ) N 
 ;
- Split_66_reg2_data1_N070 LSmitll_SPLITT + PLACED ( 1205000 1975000 ) N 
 ;
- Split_67_write_to_Reg2_bit1_N062 LSmitll_SPLITT + PLACED ( 1095000 1975000 ) N 
 ;
- Split_68_reg3_data1_N071 LSmitll_SPLITT + PLACED ( 1835000 2125000 ) N 
 ;
- Split_69_write_to_Reg3_bit1_N063 LSmitll_SPLITT + PLACED ( 2265000 2125000 ) N 
 ;
- Split_70_reg4_data1_N072 LSmitll_SPLITT + PLACED ( 3395000 2125000 ) N 
 ;
- Split_71_write_to_Reg4_bit1_N064 LSmitll_SPLITT + PLACED ( 3035000 1975000 ) N 
 ;
- Split_72_N021_N050 LSmitll_SPLITT + PLACED ( 1795000 1655000 ) N 
 ;
- Split_73_N073_N078 LSmitll_SPLITT + PLACED ( 2445000 1215000 ) N 
 ;
- Split_74_N112_N133 LSmitll_SPLITT + PLACED ( 2405000 155000 ) N 
 ;
- Split_75_N156_N162 LSmitll_SPLITT + PLACED ( 885000 155000 ) N 
 ;
- DFFT_76_P009 LSmitll_DFFT + PLACED ( 435000 1815000 ) N 
 ;
- DFFT_77_P010 LSmitll_DFFT + PLACED ( 295000 1815000 ) N 
 ;
- DFFT_78_N081 LSmitll_DFFT + PLACED ( 155000 1815000 ) N 
 ;
- DFFT_79_P011 LSmitll_DFFT + PLACED ( 855000 1815000 ) N 
 ;
- DFFT_80_P012 LSmitll_DFFT + PLACED ( 715000 1815000 ) N 
 ;
- DFFT_81_N082 LSmitll_DFFT + PLACED ( 575000 1815000 ) N 
 ;
- DFFT_82_P013 LSmitll_DFFT + PLACED ( 1565000 1815000 ) N 
 ;
- DFFT_83_P014 LSmitll_DFFT + PLACED ( 2195000 1975000 ) N 
 ;
- DFFT_84_N083 LSmitll_DFFT + PLACED ( 2375000 1815000 ) N 
 ;
- DFFT_85_P015 LSmitll_DFFT + PLACED ( 3225000 1815000 ) N 
 ;
- DFFT_86_P016 LSmitll_DFFT + PLACED ( 2945000 1815000 ) N 
 ;
- DFFT_87_N084 LSmitll_DFFT + PLACED ( 3085000 1815000 ) N 
 ;
- AND2T_88_N024 LSmitll_AND2T + PLACED ( 1905000 1655000 ) N 
 ;
- AND2T_89_N048 LSmitll_AND2T + PLACED ( 1635000 1655000 ) N 
 ;
- AND2T_90_N086 LSmitll_AND2T + PLACED ( 2715000 1215000 ) N 
 ;
- AND2T_91_N094 LSmitll_AND2T + PLACED ( 2555000 1215000 ) N 
 ;
- AND2T_92_N115 LSmitll_AND2T + PLACED ( 2515000 155000 ) N 
 ;
- AND2T_93_N128 LSmitll_AND2T + PLACED ( 2675000 155000 ) N 
 ;
- AND2T_94_N164 LSmitll_AND2T + PLACED ( 565000 155000 ) N 
 ;
- AND2T_95_N182 LSmitll_AND2T + PLACED ( 725000 155000 ) N 
 ;
- Split_96_reg1_data2_N102 LSmitll_SPLITT + PLACED ( 265000 1655000 ) N 
 ;
- Split_97_write_to_Reg1_bit2_N096 LSmitll_SPLITT + PLACED ( 155000 1655000 ) N 
 ;
- Split_98_reg2_data2_N103 LSmitll_SPLITT + PLACED ( 685000 1515000 ) N 
 ;
- Split_99_write_to_Reg2_bit2_N097 LSmitll_SPLITT + PLACED ( 575000 1515000 ) N 
 ;
- Split_100_reg3_data2_N104 LSmitll_SPLITT + PLACED ( 1705000 1815000 ) N 
 ;
- Split_101_write_to_Reg3_bit2_N098 LSmitll_SPLITT + PLACED ( 1975000 1815000 ) N 
 ;
- Split_102_reg4_data2_N105 LSmitll_SPLITT + PLACED ( 3055000 1655000 ) N 
 ;
- Split_103_write_to_Reg4_bit2_N099 LSmitll_SPLITT + PLACED ( 3165000 1655000 ) N 
 ;
- Split_104_N022_N033 LSmitll_SPLITT + PLACED ( 2065000 1655000 ) N 
 ;
- Split_105_N047_N051 LSmitll_SPLITT + PLACED ( 1525000 1655000 ) N 
 ;
- Split_106_N035_N074 LSmitll_SPLITT + PLACED ( 2205000 1515000 ) N 
 ;
- Split_107_N054_N100 LSmitll_SPLITT + PLACED ( 2095000 1515000 ) N 
 ;
- Split_108_N113_N118 LSmitll_SPLITT + PLACED ( 3015000 365000 ) N 
 ;
- Split_109_N126_N134 LSmitll_SPLITT + PLACED ( 2025000 155000 ) N 
 ;
- Split_110_N122_N157 LSmitll_SPLITT + PLACED ( 1645000 155000 ) N 
 ;
- Split_111_N137_N188 LSmitll_SPLITT + PLACED ( 1535000 155000 ) N 
 ;
- DFFT_112_P017 LSmitll_DFFT + PLACED ( 295000 1355000 ) N 
 ;
- DFFT_113_P018 LSmitll_DFFT + PLACED ( 155000 1515000 ) N 
 ;
- DFFT_114_N108 LSmitll_DFFT + PLACED ( 155000 1355000 ) N 
 ;
- DFFT_115_P019 LSmitll_DFFT + PLACED ( 795000 1515000 ) N 
 ;
- DFFT_116_P020 LSmitll_DFFT + PLACED ( 435000 1515000 ) N 
 ;
- DFFT_117_N109 LSmitll_DFFT + PLACED ( 295000 1515000 ) N 
 ;
- DFFT_118_P021 LSmitll_DFFT + PLACED ( 1815000 1515000 ) N 
 ;
- DFFT_119_P022 LSmitll_DFFT + PLACED ( 1955000 1515000 ) N 
 ;
- DFFT_120_N110 LSmitll_DFFT + PLACED ( 2235000 1355000 ) N 
 ;
- DFFT_121_P023 LSmitll_DFFT + PLACED ( 2905000 1515000 ) N 
 ;
- DFFT_122_P024 LSmitll_DFFT + PLACED ( 3045000 1515000 ) N 
 ;
- DFFT_123_N111 LSmitll_DFFT + PLACED ( 3185000 1515000 ) N 
 ;
- AND2T_124_N034 LSmitll_AND2T + PLACED ( 2335000 1655000 ) N 
 ;
- AND2T_125_N056 LSmitll_AND2T + PLACED ( 2175000 1655000 ) N 
 ;
- AND2T_126_N077 LSmitll_AND2T + PLACED ( 1365000 1655000 ) N 
 ;
- AND2T_127_N095 LSmitll_AND2T + PLACED ( 1095000 1655000 ) N 
 ;
- AND2T_128_N121 LSmitll_AND2T + PLACED ( 2855000 365000 ) N 
 ;
- AND2T_129_N139 LSmitll_AND2T + PLACED ( 2155000 365000 ) N 
 ;
- AND2T_130_N160 LSmitll_AND2T + PLACED ( 2475000 365000 ) N 
 ;
- AND2T_131_N183 LSmitll_AND2T + PLACED ( 2315000 365000 ) N 
 ;
- Split_132_reg1_data3_N140 LSmitll_SPLITT + PLACED ( 405000 1215000 ) N 
 ;
- Split_133_write_to_Reg1_bit3_N129 LSmitll_SPLITT + PLACED ( 295000 1215000 ) N 
 ;
- Split_134_reg2_data3_N141 LSmitll_SPLITT + PLACED ( 995000 1355000 ) N 
 ;
- Split_135_write_to_Reg2_bit3_N130 LSmitll_SPLITT + PLACED ( 435000 1355000 ) N 
 ;
- Split_136_reg3_data3_N142 LSmitll_SPLITT + PLACED ( 1565000 1355000 ) N 
 ;
- Split_137_write_to_Reg3_bit3_N131 LSmitll_SPLITT + PLACED ( 2125000 1355000 ) N 
 ;
- Split_138_reg4_data3_N143 LSmitll_SPLITT + PLACED ( 2985000 1355000 ) N 
 ;
- Split_139_write_to_Reg4_bit3_N132 LSmitll_SPLITT + PLACED ( 3095000 1355000 ) N 
 ;
- Split_140_N023_N036 LSmitll_SPLITT + PLACED ( 2495000 1655000 ) N 
 ;
- Split_141_N052_read_from_reg3_2 LSmitll_SPLITT + PLACED ( 2515000 1815000 ) N 
 ;
- Split_142_N068_N079 LSmitll_SPLITT + PLACED ( 1255000 1655000 ) N 
 ;
- Split_143_N091_read_from_reg1_2 LSmitll_SPLITT + PLACED ( 985000 1655000 ) N 
 ;
- Split_144_N114_read_from_reg4_6 LSmitll_SPLITT + PLACED ( 2625000 745000 ) N 
 ;
- Split_145_N135_N145 LSmitll_SPLITT + PLACED ( 1925000 745000 ) N 
 ;
- Split_146_N155_read_from_reg2_6 LSmitll_SPLITT + PLACED ( 2635000 365000 ) N 
 ;
- Split_147_N174_N189 LSmitll_SPLITT + PLACED ( 2445000 565000 ) N 
 ;
- Split_148_read_from_reg4_0_read_from_reg4_1 LSmitll_SPLITT + PLACED ( 2605000 1975000 ) N 
 ;
- Split_149_read_from_reg4_2_read_from_reg4_3 LSmitll_SPLITT + PLACED ( 2635000 1515000 ) N 
 ;
- Split_150_read_from_reg3_0_read_from_reg3_1 LSmitll_SPLITT + PLACED ( 2335000 1975000 ) N 
 ;
- Split_151_read_from_reg2_0_read_from_reg2_1 LSmitll_SPLITT + PLACED ( 1585000 1975000 ) N 
 ;
- Split_152_read_from_reg2_2_read_from_reg2_3 LSmitll_SPLITT + PLACED ( 1385000 1515000 ) N 
 ;
- Split_153_read_from_reg1_0_read_from_reg1_1 LSmitll_SPLITT + PLACED ( 985000 1975000 ) N 
 ;
- Split_154_read_from_reg4_4_read_from_reg4_5 LSmitll_SPLITT + PLACED ( 2355000 745000 ) N 
 ;
- Split_155_read_from_reg3_3_read_from_reg3_4 LSmitll_SPLITT + PLACED ( 1795000 925000 ) N 
 ;
- Split_156_read_from_reg3_5_read_from_reg3_6 LSmitll_SPLITT + PLACED ( 1815000 745000 ) N 
 ;
- Split_157_read_from_reg2_4_read_from_reg2_5 LSmitll_SPLITT + PLACED ( 2745000 365000 ) N 
 ;
- Split_158_read_from_reg1_3_read_from_reg1_4 LSmitll_SPLITT + PLACED ( 1015000 925000 ) N 
 ;
- Split_159_read_from_reg1_5_read_from_reg1_6 LSmitll_SPLITT + PLACED ( 2335000 565000 ) N 
 ;
- DFFT_160_P025 LSmitll_DFFT + PLACED ( 515000 1215000 ) N 
 ;
- DFFT_161_P026 LSmitll_DFFT + PLACED ( 155000 1215000 ) N 
 ;
- DFFT_162_N147 LSmitll_DFFT + PLACED ( 155000 1065000 ) N 
 ;
- DFFT_163_P027 LSmitll_DFFT + PLACED ( 1585000 1215000 ) N 
 ;
- DFFT_164_P028 LSmitll_DFFT + PLACED ( 1265000 1355000 ) N 
 ;
- DFFT_165_N148 LSmitll_DFFT + PLACED ( 1725000 1215000 ) N 
 ;
- DFFT_166_P029 LSmitll_DFFT + PLACED ( 1865000 1215000 ) N 
 ;
- DFFT_167_P030 LSmitll_DFFT + PLACED ( 2305000 1215000 ) N 
 ;
- DFFT_168_N149 LSmitll_DFFT + PLACED ( 2165000 1215000 ) N 
 ;
- DFFT_169_P031 LSmitll_DFFT + PLACED ( 3175000 1215000 ) N 
 ;
- DFFT_170_P032 LSmitll_DFFT + PLACED ( 3205000 1355000 ) N 
 ;
- DFFT_171_N150 LSmitll_DFFT + PLACED ( 3315000 1215000 ) N 
 ;
- Split_172_reg1_data4_N175 LSmitll_SPLITT + PLACED ( 405000 1065000 ) N 
 ;
- Split_173_write_to_Reg1_bit4_N168 LSmitll_SPLITT + PLACED ( 295000 1065000 ) N 
 ;
- Split_174_reg2_data4_N176 LSmitll_SPLITT + PLACED ( 1905000 565000 ) N 
 ;
- Split_175_write_to_Reg2_bit4_N169 LSmitll_SPLITT + PLACED ( 3165000 565000 ) N 
 ;
- Split_176_reg3_data4_N177 LSmitll_SPLITT + PLACED ( 1385000 1065000 ) N 
 ;
- Split_177_write_to_Reg3_bit4_N170 LSmitll_SPLITT + PLACED ( 1655000 1065000 ) N 
 ;
- Split_178_reg4_data4_N178 LSmitll_SPLITT + PLACED ( 2755000 1065000 ) N 
 ;
- Split_179_write_to_Reg4_bit4_N171 LSmitll_SPLITT + PLACED ( 3145000 1065000 ) N 
 ;
- DFFT_180_P033 LSmitll_DFFT + PLACED ( 295000 925000 ) N 
 ;
- DFFT_181_P034 LSmitll_DFFT + PLACED ( 155000 925000 ) N 
 ;
- DFFT_182_N184 LSmitll_DFFT + PLACED ( 155000 745000 ) N 
 ;
- DFFT_183_P035 LSmitll_DFFT + PLACED ( 715000 365000 ) N 
 ;
- DFFT_184_P036 LSmitll_DFFT + PLACED ( 3275000 565000 ) N 
 ;
- DFFT_185_N185 LSmitll_DFFT + PLACED ( 3125000 365000 ) N 
 ;
- DFFT_186_P037 LSmitll_DFFT + PLACED ( 1245000 1065000 ) N 
 ;
- DFFT_187_P038 LSmitll_DFFT + PLACED ( 1105000 1065000 ) N 
 ;
- DFFT_188_N186 LSmitll_DFFT + PLACED ( 965000 1065000 ) N 
 ;
- DFFT_189_P039 LSmitll_DFFT + PLACED ( 2505000 1065000 ) N 
 ;
- DFFT_190_P040 LSmitll_DFFT + PLACED ( 3005000 1065000 ) N 
 ;
- DFFT_191_N187 LSmitll_DFFT + PLACED ( 2865000 1065000 ) N 
 ;
- Split_192_reg1_data5_N199 LSmitll_SPLITT + PLACED ( 295000 745000 ) N 
 ;
- Split_193_write_to_Reg1_bit5_N192 LSmitll_SPLITT + PLACED ( 155000 565000 ) N 
 ;
- Split_194_reg2_data5_N200 LSmitll_SPLITT + PLACED ( 605000 365000 ) N 
 ;
- Split_195_write_to_Reg2_bit5_N193 LSmitll_SPLITT + PLACED ( 2045000 365000 ) N 
 ;
- Split_196_reg3_data5_N201 LSmitll_SPLITT + PLACED ( 1235000 925000 ) N 
 ;
- Split_197_write_to_Reg3_bit5_N194 LSmitll_SPLITT + PLACED ( 1125000 925000 ) N 
 ;
- Split_198_reg4_data5_N202 LSmitll_SPLITT + PLACED ( 2835000 925000 ) N 
 ;
- Split_199_write_to_Reg4_bit5_N195 LSmitll_SPLITT + PLACED ( 3085000 925000 ) N 
 ;
- DFFT_200_reg1_data6 LSmitll_DFFT + PLACED ( 855000 565000 ) N 
 ;
- DFFT_201_P041 LSmitll_DFFT + PLACED ( 715000 565000 ) N 
 ;
- DFFT_202_write_to_Reg1_bit6 LSmitll_DFFT + PLACED ( 995000 565000 ) N 
 ;
- DFFT_203_reg2_data6 LSmitll_DFFT + PLACED ( 855000 365000 ) N 
 ;
- DFFT_204_P042 LSmitll_DFFT + PLACED ( 1905000 365000 ) N 
 ;
- DFFT_205_write_to_Reg2_bit6 LSmitll_DFFT + PLACED ( 1765000 365000 ) N 
 ;
- DFFT_206_reg3_data6 LSmitll_DFFT + PLACED ( 715000 925000 ) N 
 ;
- DFFT_207_P043 LSmitll_DFFT + PLACED ( 575000 925000 ) N 
 ;
- DFFT_208_write_to_Reg3_bit6 LSmitll_DFFT + PLACED ( 435000 925000 ) N 
 ;
- DFFT_209_reg4_data6 LSmitll_DFFT + PLACED ( 2945000 925000 ) N 
 ;
- DFFT_210_P044 LSmitll_DFFT + PLACED ( 3195000 925000 ) N 
 ;
- DFFT_211_write_to_Reg4_bit6 LSmitll_DFFT + PLACED ( 3345000 745000 ) N 
 ;
- Split_212_P045_N001 LSmitll_SPLITT + PLACED ( 425000 2285000 ) N 
 ;
- Split_213_P046_N002 LSmitll_SPLITT + PLACED ( 375000 1975000 ) N 
 ;
- Split_214_P047_N003 LSmitll_SPLITT + PLACED ( 375000 1655000 ) N 
 ;
- Split_215_P048_N004 LSmitll_SPLITT + PLACED ( 815000 1215000 ) N 
 ;
- Split_216_P049_N005 LSmitll_SPLITT + PLACED ( 515000 1065000 ) N 
 ;
- Split_217_P050_N009 LSmitll_SPLITT + PLACED ( 265000 565000 ) N 
 ;
- Split_218_P051_N012 LSmitll_SPLITT + PLACED ( 1135000 565000 ) N 
 ;
- Split_219_P052_N015 LSmitll_SPLITT + PLACED ( 755000 2285000 ) N 
 ;
- Split_220_P053_N018 LSmitll_SPLITT + PLACED ( 1475000 1975000 ) N 
 ;
- Split_221_P054_N030 LSmitll_SPLITT + PLACED ( 935000 1515000 ) N 
 ;
- Split_222_P055_N049 LSmitll_SPLITT + PLACED ( 545000 1355000 ) N 
 ;
- Split_223_P056_N065 LSmitll_SPLITT + PLACED ( 3055000 565000 ) N 
 ;
- Split_224_P057_N085 LSmitll_SPLITT + PLACED ( 155000 365000 ) N 
 ;
- Split_225_P058_N092 LSmitll_SPLITT + PLACED ( 1495000 365000 ) N 
 ;
- Split_226_P059_N120 LSmitll_SPLITT + PLACED ( 1545000 2285000 ) N 
 ;
- Split_227_P060_N136 LSmitll_SPLITT + PLACED ( 2535000 2125000 ) N 
 ;
- Split_228_P061_N152 LSmitll_SPLITT + PLACED ( 2085000 1815000 ) N 
 ;
- Split_229_P062_N163 LSmitll_SPLITT + PLACED ( 2015000 1355000 ) N 
 ;
- Split_230_P063_N181 LSmitll_SPLITT + PLACED ( 1765000 1065000 ) N 
 ;
- Split_231_P064_N190 LSmitll_SPLITT + PLACED ( 1505000 925000 ) N 
 ;
- Split_232_P065_N198 LSmitll_SPLITT + PLACED ( 405000 745000 ) N 
 ;
- Split_233_P066_N206 LSmitll_SPLITT + PLACED ( 2405000 2285000 ) N 
 ;
- Split_234_P067_N207 LSmitll_SPLITT + PLACED ( 3125000 2125000 ) N 
 ;
- Split_235_P068_N211 LSmitll_SPLITT + PLACED ( 2945000 1655000 ) N 
 ;
- Split_236_P069_N214 LSmitll_SPLITT + PLACED ( 2875000 1355000 ) N 
 ;
- Split_237_P070_N216 LSmitll_SPLITT + PLACED ( 2235000 1065000 ) N 
 ;
- Split_238_P071_N217 LSmitll_SPLITT + PLACED ( 2565000 925000 ) N 
 ;
- Split_239_P072_N218 LSmitll_SPLITT + PLACED ( 3235000 745000 ) N 
 ;
- NDROT_240_reg1_0ut0 LSmitll_NDROT + PLACED ( 575000 2125000 ) N 
 ;
- AND2T_241_P073 LSmitll_AND2T + PLACED ( 265000 2285000 ) N 
 ;
- NDROT_242_reg1_0ut1 LSmitll_NDROT + PLACED ( 645000 1975000 ) N 
 ;
- AND2T_243_P074 LSmitll_AND2T + PLACED ( 485000 1975000 ) N 
 ;
- NDROT_244_reg1_0ut2 LSmitll_NDROT + PLACED ( 645000 1655000 ) N 
 ;
- AND2T_245_P075 LSmitll_AND2T + PLACED ( 485000 1655000 ) N 
 ;
- NDROT_246_reg1_0ut3 LSmitll_NDROT + PLACED ( 925000 1215000 ) N 
 ;
- AND2T_247_P076 LSmitll_AND2T + PLACED ( 655000 1215000 ) N 
 ;
- NDROT_248_reg1_0ut4 LSmitll_NDROT + PLACED ( 785000 1065000 ) N 
 ;
- AND2T_249_P077 LSmitll_AND2T + PLACED ( 625000 1065000 ) N 
 ;
- NDROT_250_reg1_0ut5 LSmitll_NDROT + PLACED ( 535000 565000 ) N 
 ;
- AND2T_251_P078 LSmitll_AND2T + PLACED ( 375000 565000 ) N 
 ;
- NDROT_252_reg1_0ut6 LSmitll_NDROT + PLACED ( 1405000 565000 ) N 
 ;
- AND2T_253_P079 LSmitll_AND2T + PLACED ( 1245000 565000 ) N 
 ;
- NDROT_254_reg2_0ut0 LSmitll_NDROT + PLACED ( 1195000 2125000 ) N 
 ;
- AND2T_255_P080 LSmitll_AND2T + PLACED ( 865000 2285000 ) N 
 ;
- NDROT_256_reg2_0ut1 LSmitll_NDROT + PLACED ( 1695000 1975000 ) N 
 ;
- AND2T_257_P081 LSmitll_AND2T + PLACED ( 1315000 1975000 ) N 
 ;
- NDROT_258_reg2_0ut2 LSmitll_NDROT + PLACED ( 1205000 1515000 ) N 
 ;
- AND2T_259_P082 LSmitll_AND2T + PLACED ( 1045000 1515000 ) N 
 ;
- NDROT_260_reg2_0ut3 LSmitll_NDROT + PLACED ( 655000 1355000 ) N 
 ;
- AND2T_261_P083 LSmitll_AND2T + PLACED ( 835000 1355000 ) N 
 ;
- NDROT_262_reg2_0ut4 LSmitll_NDROT + PLACED ( 2715000 565000 ) N 
 ;
- AND2T_263_P084 LSmitll_AND2T + PLACED ( 2895000 565000 ) N 
 ;
- NDROT_264_reg2_0ut5 LSmitll_NDROT + PLACED ( 265000 365000 ) N 
 ;
- AND2T_265_P085 LSmitll_AND2T + PLACED ( 445000 365000 ) N 
 ;
- NDROT_266_reg2_0ut6 LSmitll_NDROT + PLACED ( 1315000 365000 ) N 
 ;
- AND2T_267_P086 LSmitll_AND2T + PLACED ( 995000 365000 ) N 
 ;
- NDROT_268_reg3_0ut0 LSmitll_NDROT + PLACED ( 1655000 2285000 ) N 
 ;
- AND2T_269_P087 LSmitll_AND2T + PLACED ( 1385000 2285000 ) N 
 ;
- NDROT_270_reg3_0ut1 LSmitll_NDROT + PLACED ( 2645000 2125000 ) N 
 ;
- AND2T_271_P088 LSmitll_AND2T + PLACED ( 2375000 2125000 ) N 
 ;
- NDROT_272_reg3_0ut2 LSmitll_NDROT + PLACED ( 2195000 1815000 ) N 
 ;
- AND2T_273_P089 LSmitll_AND2T + PLACED ( 1815000 1815000 ) N 
 ;
- NDROT_274_reg3_0ut3 LSmitll_NDROT + PLACED ( 1835000 1355000 ) N 
 ;
- AND2T_275_P090 LSmitll_AND2T + PLACED ( 1675000 1355000 ) N 
 ;
- NDROT_276_reg3_0ut4 LSmitll_NDROT + PLACED ( 1875000 1065000 ) N 
 ;
- AND2T_277_P091 LSmitll_AND2T + PLACED ( 1495000 1065000 ) N 
 ;
- NDROT_278_reg3_0ut5 LSmitll_NDROT + PLACED ( 1615000 925000 ) N 
 ;
- AND2T_279_P092 LSmitll_AND2T + PLACED ( 1345000 925000 ) N 
 ;
- NDROT_280_reg3_0ut6 LSmitll_NDROT + PLACED ( 675000 745000 ) N 
 ;
- AND2T_281_P093 LSmitll_AND2T + PLACED ( 515000 745000 ) N 
 ;
- NDROT_282_reg4_0ut0 LSmitll_NDROT + PLACED ( 2225000 2285000 ) N 
 ;
- AND2T_283_P094 LSmitll_AND2T + PLACED ( 2515000 2285000 ) N 
 ;
- NDROT_284_reg4_0ut1 LSmitll_NDROT + PLACED ( 3145000 1975000 ) N 
 ;
- AND2T_285_P095 LSmitll_AND2T + PLACED ( 3235000 2125000 ) N 
 ;
- NDROT_286_reg4_0ut2 LSmitll_NDROT + PLACED ( 2605000 1655000 ) N 
 ;
- AND2T_287_P096 LSmitll_AND2T + PLACED ( 2785000 1655000 ) N 
 ;
- NDROT_288_reg4_0ut3 LSmitll_NDROT + PLACED ( 2535000 1355000 ) N 
 ;
- AND2T_289_P097 LSmitll_AND2T + PLACED ( 2715000 1355000 ) N 
 ;
- NDROT_290_reg4_0ut4 LSmitll_NDROT + PLACED ( 2055000 1065000 ) N 
 ;
- AND2T_291_P098 LSmitll_AND2T + PLACED ( 2345000 1065000 ) N 
 ;
- NDROT_292_reg4_0ut5 LSmitll_NDROT + PLACED ( 2385000 925000 ) N 
 ;
- AND2T_293_P099 LSmitll_AND2T + PLACED ( 2675000 925000 ) N 
 ;
- NDROT_294_reg4_0ut6 LSmitll_NDROT + PLACED ( 2895000 745000 ) N 
 ;
- AND2T_295_P100 LSmitll_AND2T + PLACED ( 3075000 745000 ) N 
 ;
- AND2T_296_N006 LSmitll_AND2T + PLACED ( 755000 2125000 ) N 
 ;
- AND2T_297_N008 LSmitll_AND2T + PLACED ( 1515000 2125000 ) N 
 ;
- AND2T_298_N011 LSmitll_AND2T + PLACED ( 1945000 2125000 ) N 
 ;
- AND2T_299_N013 LSmitll_AND2T + PLACED ( 2825000 2125000 ) N 
 ;
- AND2T_300_N014 LSmitll_AND2T + PLACED ( 825000 1975000 ) N 
 ;
- AND2T_301_N017 LSmitll_AND2T + PLACED ( 1875000 1975000 ) N 
 ;
- AND2T_302_N020 LSmitll_AND2T + PLACED ( 2445000 1975000 ) N 
 ;
- AND2T_303_N025 LSmitll_AND2T + PLACED ( 2875000 1975000 ) N 
 ;
- AND2T_304_N053 LSmitll_AND2T + PLACED ( 825000 1655000 ) N 
 ;
- AND2T_305_N060 LSmitll_AND2T + PLACED ( 1495000 1515000 ) N 
 ;
- AND2T_306_N080 LSmitll_AND2T + PLACED ( 2625000 1815000 ) N 
 ;
- AND2T_307_N087 LSmitll_AND2T + PLACED ( 2745000 1515000 ) N 
 ;
- AND2T_308_N101 LSmitll_AND2T + PLACED ( 1105000 1215000 ) N 
 ;
- AND2T_309_N107 LSmitll_AND2T + PLACED ( 1105000 1355000 ) N 
 ;
- AND2T_310_N123 LSmitll_AND2T + PLACED ( 2005000 1215000 ) N 
 ;
- AND2T_311_N127 LSmitll_AND2T + PLACED ( 2375000 1355000 ) N 
 ;
- AND2T_312_N151 LSmitll_AND2T + PLACED ( 855000 925000 ) N 
 ;
- AND2T_313_N161 LSmitll_AND2T + PLACED ( 2555000 565000 ) N 
 ;
- AND2T_314_N172 LSmitll_AND2T + PLACED ( 1905000 925000 ) N 
 ;
- AND2T_315_N180 LSmitll_AND2T + PLACED ( 2225000 925000 ) N 
 ;
- AND2T_316_N191 LSmitll_AND2T + PLACED ( 1745000 565000 ) N 
 ;
- AND2T_317_N197 LSmitll_AND2T + PLACED ( 1155000 365000 ) N 
 ;
- AND2T_318_N204 LSmitll_AND2T + PLACED ( 1495000 745000 ) N 
 ;
- AND2T_319_N205 LSmitll_AND2T + PLACED ( 2465000 745000 ) N 
 ;
- AND2T_320_N208 LSmitll_AND2T + PLACED ( 2175000 565000 ) N 
 ;
- AND2T_321_N210 LSmitll_AND2T + PLACED ( 1605000 365000 ) N 
 ;
- AND2T_322_N213 LSmitll_AND2T + PLACED ( 855000 745000 ) N 
 ;
- AND2T_323_N215 LSmitll_AND2T + PLACED ( 2735000 745000 ) N 
 ;
- OR2T_324_N007 LSmitll_OR2T + PLACED ( 1675000 2125000 ) N 
 ;
- OR2T_325_N010 LSmitll_OR2T + PLACED ( 2105000 2125000 ) N 
 ;
- OR2T_326_N016 LSmitll_OR2T + PLACED ( 995000 1815000 ) N 
 ;
- OR2T_327_N019 LSmitll_OR2T + PLACED ( 2715000 1975000 ) N 
 ;
- OR2T_328_N058 LSmitll_OR2T + PLACED ( 1655000 1515000 ) N 
 ;
- OR2T_329_N075 LSmitll_OR2T + PLACED ( 2475000 1515000 ) N 
 ;
- OR2T_330_N106 LSmitll_OR2T + PLACED ( 1265000 1215000 ) N 
 ;
- OR2T_331_N119 LSmitll_OR2T + PLACED ( 1405000 1355000 ) N 
 ;
- OR2T_332_N158 LSmitll_OR2T + PLACED ( 2035000 745000 ) N 
 ;
- OR2T_333_N167 LSmitll_OR2T + PLACED ( 2065000 925000 ) N 
 ;
- OR2T_334_N196 LSmitll_OR2T + PLACED ( 1585000 565000 ) N 
 ;
- OR2T_335_N203 LSmitll_OR2T + PLACED ( 1655000 745000 ) N 
 ;
- OR2T_336_N209 LSmitll_OR2T + PLACED ( 2015000 565000 ) N 
 ;
- OR2T_337_N212 LSmitll_OR2T + PLACED ( 1175000 745000 ) N 
 ;
- OR2T_338_bit_out0 LSmitll_OR2T + PLACED ( 2035000 1975000 ) N 
 ;
- OR2T_339_bit_out1 LSmitll_OR2T + PLACED ( 2785000 1815000 ) N 
 ;
- OR2T_340_bit_out2 LSmitll_OR2T + PLACED ( 2315000 1515000 ) N 
 ;
- OR2T_341_bit_out3 LSmitll_OR2T + PLACED ( 1425000 1215000 ) N 
 ;
- OR2T_342_bit_out4 LSmitll_OR2T + PLACED ( 2195000 745000 ) N 
 ;
- OR2T_343_bit_out5 LSmitll_OR2T + PLACED ( 1335000 745000 ) N 
 ;
- OR2T_344_bit_out6 LSmitll_OR2T + PLACED ( 1015000 745000 ) N 
 ;
- SplitCLK_4_206 LSmitll_SPLITT + PLACED ( 3155000 2205000 ) N 
 ;
- SplitCLK_4_207 LSmitll_SPLITT + PLACED ( 3035000 2205000 ) N 
 ;
- SplitCLK_6_208 LSmitll_SPLITT + PLACED ( 3095000 2205000 ) FS 
 ;
- SplitCLK_4_209 LSmitll_SPLITT + PLACED ( 3015000 1895000 ) N 
 ;
- SplitCLK_4_210 LSmitll_SPLITT + PLACED ( 3075000 2055000 ) N 
 ;
- SplitCLK_4_211 LSmitll_SPLITT + PLACED ( 3015000 2055000 ) N 
 ;
- SplitCLK_4_212 LSmitll_SPLITT + PLACED ( 2785000 2205000 ) N 
 ;
- SplitCLK_0_213 LSmitll_SPLITT + PLACED ( 2715000 2205000 ) S 
 ;
- SplitCLK_4_214 LSmitll_SPLITT + PLACED ( 2695000 2055000 ) N 
 ;
- SplitCLK_4_215 LSmitll_SPLITT + PLACED ( 2635000 2055000 ) N 
 ;
- SplitCLK_2_216 LSmitll_SPLITT + PLACED ( 2655000 2205000 ) FN 
 ;
- SplitCLK_6_217 LSmitll_SPLITT + PLACED ( 2795000 2055000 ) FS 
 ;
- SplitCLK_4_218 LSmitll_SPLITT + PLACED ( 3185000 1735000 ) N 
 ;
- SplitCLK_4_219 LSmitll_SPLITT + PLACED ( 2975000 1735000 ) N 
 ;
- SplitCLK_4_220 LSmitll_SPLITT + PLACED ( 3095000 1735000 ) N 
 ;
- SplitCLK_4_221 LSmitll_SPLITT + PLACED ( 3035000 1435000 ) N 
 ;
- SplitCLK_4_222 LSmitll_SPLITT + PLACED ( 2975000 1435000 ) N 
 ;
- SplitCLK_0_223 LSmitll_SPLITT + PLACED ( 3035000 1735000 ) S 
 ;
- SplitCLK_4_224 LSmitll_SPLITT + PLACED ( 2755000 1735000 ) N 
 ;
- SplitCLK_6_225 LSmitll_SPLITT + PLACED ( 2695000 1735000 ) FS 
 ;
- SplitCLK_4_226 LSmitll_SPLITT + PLACED ( 2625000 1435000 ) N 
 ;
- SplitCLK_2_227 LSmitll_SPLITT + PLACED ( 2625000 1585000 ) FN 
 ;
- SplitCLK_4_228 LSmitll_SPLITT + PLACED ( 2685000 1585000 ) N 
 ;
- SplitCLK_4_229 LSmitll_SPLITT + PLACED ( 2875000 1735000 ) N 
 ;
- SplitCLK_0_230 LSmitll_SPLITT + PLACED ( 2795000 1895000 ) S 
 ;
- SplitCLK_4_231 LSmitll_SPLITT + PLACED ( 2235000 2205000 ) N 
 ;
- SplitCLK_4_232 LSmitll_SPLITT + PLACED ( 2045000 2205000 ) N 
 ;
- SplitCLK_6_233 LSmitll_SPLITT + PLACED ( 2105000 2205000 ) FS 
 ;
- SplitCLK_4_234 LSmitll_SPLITT + PLACED ( 2325000 2055000 ) N 
 ;
- SplitCLK_4_235 LSmitll_SPLITT + PLACED ( 2245000 2055000 ) N 
 ;
- SplitCLK_0_236 LSmitll_SPLITT + PLACED ( 2115000 2055000 ) S 
 ;
- SplitCLK_4_237 LSmitll_SPLITT + PLACED ( 1875000 2205000 ) N 
 ;
- SplitCLK_6_238 LSmitll_SPLITT + PLACED ( 1755000 2205000 ) FS 
 ;
- SplitCLK_4_239 LSmitll_SPLITT + PLACED ( 1835000 2055000 ) N 
 ;
- SplitCLK_0_240 LSmitll_SPLITT + PLACED ( 1775000 2055000 ) S 
 ;
- SplitCLK_2_241 LSmitll_SPLITT + PLACED ( 1815000 2205000 ) FN 
 ;
- SplitCLK_6_242 LSmitll_SPLITT + PLACED ( 1965000 2055000 ) FS 
 ;
- SplitCLK_0_243 LSmitll_SPLITT + PLACED ( 2355000 1895000 ) S 
 ;
- SplitCLK_4_244 LSmitll_SPLITT + PLACED ( 2195000 1735000 ) N 
 ;
- SplitCLK_6_245 LSmitll_SPLITT + PLACED ( 2285000 1735000 ) FS 
 ;
- SplitCLK_4_246 LSmitll_SPLITT + PLACED ( 2365000 1435000 ) N 
 ;
- SplitCLK_4_247 LSmitll_SPLITT + PLACED ( 2305000 1435000 ) N 
 ;
- SplitCLK_0_248 LSmitll_SPLITT + PLACED ( 2285000 1585000 ) S 
 ;
- SplitCLK_4_249 LSmitll_SPLITT + PLACED ( 1925000 1585000 ) N 
 ;
- SplitCLK_6_250 LSmitll_SPLITT + PLACED ( 1815000 1735000 ) FS 
 ;
- SplitCLK_4_251 LSmitll_SPLITT + PLACED ( 1835000 1435000 ) N 
 ;
- SplitCLK_4_252 LSmitll_SPLITT + PLACED ( 1775000 1435000 ) N 
 ;
- SplitCLK_2_253 LSmitll_SPLITT + PLACED ( 1785000 1585000 ) FN 
 ;
- SplitCLK_4_254 LSmitll_SPLITT + PLACED ( 2025000 1585000 ) N 
 ;
- SplitCLK_2_255 LSmitll_SPLITT + PLACED ( 1995000 1895000 ) FN 
 ;
- SplitCLK_6_256 LSmitll_SPLITT + PLACED ( 2415000 1895000 ) FS 
 ;
- SplitCLK_4_257 LSmitll_SPLITT + PLACED ( 3245000 1285000 ) N 
 ;
- SplitCLK_4_258 LSmitll_SPLITT + PLACED ( 3055000 1145000 ) N 
 ;
- SplitCLK_6_259 LSmitll_SPLITT + PLACED ( 3135000 1285000 ) FS 
 ;
- SplitCLK_4_260 LSmitll_SPLITT + PLACED ( 3075000 995000 ) N 
 ;
- SplitCLK_4_261 LSmitll_SPLITT + PLACED ( 2965000 995000 ) N 
 ;
- SplitCLK_0_262 LSmitll_SPLITT + PLACED ( 2995000 1145000 ) S 
 ;
- SplitCLK_4_263 LSmitll_SPLITT + PLACED ( 2875000 1145000 ) N 
 ;
- SplitCLK_6_264 LSmitll_SPLITT + PLACED ( 2695000 1145000 ) FS 
 ;
- SplitCLK_4_265 LSmitll_SPLITT + PLACED ( 2735000 995000 ) N 
 ;
- SplitCLK_4_266 LSmitll_SPLITT + PLACED ( 2815000 1145000 ) N 
 ;
- SplitCLK_2_267 LSmitll_SPLITT + PLACED ( 2755000 1145000 ) FN 
 ;
- SplitCLK_6_268 LSmitll_SPLITT + PLACED ( 2935000 1145000 ) FS 
 ;
- SplitCLK_4_269 LSmitll_SPLITT + PLACED ( 3295000 835000 ) N 
 ;
- SplitCLK_4_270 LSmitll_SPLITT + PLACED ( 3055000 655000 ) N 
 ;
- SplitCLK_6_271 LSmitll_SPLITT + PLACED ( 3125000 835000 ) FS 
 ;
- SplitCLK_4_272 LSmitll_SPLITT + PLACED ( 3055000 465000 ) N 
 ;
- SplitCLK_2_273 LSmitll_SPLITT + PLACED ( 2995000 465000 ) FN 
 ;
- SplitCLK_0_274 LSmitll_SPLITT + PLACED ( 2995000 655000 ) S 
 ;
- SplitCLK_0_275 LSmitll_SPLITT + PLACED ( 2635000 655000 ) S 
 ;
- SplitCLK_2_276 LSmitll_SPLITT + PLACED ( 2635000 465000 ) FN 
 ;
- SplitCLK_4_277 LSmitll_SPLITT + PLACED ( 2755000 265000 ) N 
 ;
- SplitCLK_4_278 LSmitll_SPLITT + PLACED ( 2675000 265000 ) N 
 ;
- SplitCLK_4_279 LSmitll_SPLITT + PLACED ( 2695000 465000 ) N 
 ;
- SplitCLK_4_280 LSmitll_SPLITT + PLACED ( 2755000 655000 ) N 
 ;
- SplitCLK_0_281 LSmitll_SPLITT + PLACED ( 2795000 995000 ) S 
 ;
- SplitCLK_4_282 LSmitll_SPLITT + PLACED ( 2345000 1145000 ) N 
 ;
- SplitCLK_4_283 LSmitll_SPLITT + PLACED ( 2165000 1145000 ) N 
 ;
- SplitCLK_4_284 LSmitll_SPLITT + PLACED ( 2285000 1145000 ) N 
 ;
- SplitCLK_4_285 LSmitll_SPLITT + PLACED ( 2305000 995000 ) N 
 ;
- SplitCLK_4_286 LSmitll_SPLITT + PLACED ( 2225000 995000 ) N 
 ;
- SplitCLK_0_287 LSmitll_SPLITT + PLACED ( 2225000 1145000 ) S 
 ;
- SplitCLK_4_288 LSmitll_SPLITT + PLACED ( 1935000 1285000 ) N 
 ;
- SplitCLK_6_289 LSmitll_SPLITT + PLACED ( 1865000 1285000 ) FS 
 ;
- SplitCLK_4_290 LSmitll_SPLITT + PLACED ( 2065000 995000 ) N 
 ;
- SplitCLK_0_291 LSmitll_SPLITT + PLACED ( 2005000 995000 ) S 
 ;
- SplitCLK_2_292 LSmitll_SPLITT + PLACED ( 1975000 1145000 ) FN 
 ;
- SplitCLK_6_293 LSmitll_SPLITT + PLACED ( 2035000 1145000 ) FS 
 ;
- SplitCLK_4_294 LSmitll_SPLITT + PLACED ( 2355000 835000 ) N 
 ;
- SplitCLK_0_295 LSmitll_SPLITT + PLACED ( 2295000 835000 ) S 
 ;
- SplitCLK_4_296 LSmitll_SPLITT + PLACED ( 2305000 465000 ) N 
 ;
- SplitCLK_2_297 LSmitll_SPLITT + PLACED ( 2245000 465000 ) FN 
 ;
- SplitCLK_0_298 LSmitll_SPLITT + PLACED ( 2255000 655000 ) S 
 ;
- SplitCLK_4_299 LSmitll_SPLITT + PLACED ( 1885000 655000 ) N 
 ;
- SplitCLK_6_300 LSmitll_SPLITT + PLACED ( 1755000 655000 ) FS 
 ;
- SplitCLK_4_301 LSmitll_SPLITT + PLACED ( 1835000 465000 ) N 
 ;
- SplitCLK_4_302 LSmitll_SPLITT + PLACED ( 1755000 465000 ) N 
 ;
- SplitCLK_2_303 LSmitll_SPLITT + PLACED ( 1815000 655000 ) FN 
 ;
- SplitCLK_4_304 LSmitll_SPLITT + PLACED ( 2005000 655000 ) N 
 ;
- SplitCLK_4_305 LSmitll_SPLITT + PLACED ( 2015000 835000 ) N 
 ;
- SplitCLK_4_306 LSmitll_SPLITT + PLACED ( 2375000 995000 ) N 
 ;
- SplitCLK_0_307 LSmitll_SPLITT + PLACED ( 2365000 1285000 ) S 
 ;
- SplitCLK_4_308 LSmitll_SPLITT + PLACED ( 1435000 2205000 ) N 
 ;
- SplitCLK_4_309 LSmitll_SPLITT + PLACED ( 1285000 2205000 ) N 
 ;
- SplitCLK_6_310 LSmitll_SPLITT + PLACED ( 1375000 2205000 ) FS 
 ;
- SplitCLK_4_311 LSmitll_SPLITT + PLACED ( 1485000 1895000 ) N 
 ;
- SplitCLK_0_312 LSmitll_SPLITT + PLACED ( 1435000 1895000 ) S 
 ;
- SplitCLK_0_313 LSmitll_SPLITT + PLACED ( 1375000 2055000 ) S 
 ;
- SplitCLK_4_314 LSmitll_SPLITT + PLACED ( 1055000 2365000 ) N 
 ;
- SplitCLK_6_315 LSmitll_SPLITT + PLACED ( 1005000 2365000 ) FS 
 ;
- SplitCLK_4_316 LSmitll_SPLITT + PLACED ( 885000 2055000 ) N 
 ;
- SplitCLK_2_317 LSmitll_SPLITT + PLACED ( 945000 2055000 ) FN 
 ;
- SplitCLK_6_318 LSmitll_SPLITT + PLACED ( 1005000 2055000 ) FS 
 ;
- SplitCLK_6_319 LSmitll_SPLITT + PLACED ( 1125000 2055000 ) FS 
 ;
- SplitCLK_4_320 LSmitll_SPLITT + PLACED ( 1635000 1585000 ) N 
 ;
- SplitCLK_0_321 LSmitll_SPLITT + PLACED ( 1465000 1735000 ) S 
 ;
- SplitCLK_0_322 LSmitll_SPLITT + PLACED ( 1505000 1585000 ) S 
 ;
- SplitCLK_4_323 LSmitll_SPLITT + PLACED ( 1335000 1435000 ) N 
 ;
- SplitCLK_2_324 LSmitll_SPLITT + PLACED ( 1335000 1585000 ) FN 
 ;
- SplitCLK_4_325 LSmitll_SPLITT + PLACED ( 1395000 1585000 ) N 
 ;
- SplitCLK_4_326 LSmitll_SPLITT + PLACED ( 1135000 1895000 ) N 
 ;
- SplitCLK_6_327 LSmitll_SPLITT + PLACED ( 1075000 1895000 ) FS 
 ;
- SplitCLK_4_328 LSmitll_SPLITT + PLACED ( 1055000 1435000 ) N 
 ;
- SplitCLK_4_329 LSmitll_SPLITT + PLACED ( 995000 1435000 ) N 
 ;
- SplitCLK_2_330 LSmitll_SPLITT + PLACED ( 1045000 1585000 ) FN 
 ;
- SplitCLK_4_331 LSmitll_SPLITT + PLACED ( 1165000 1585000 ) N 
 ;
- SplitCLK_0_332 LSmitll_SPLITT + PLACED ( 1195000 1895000 ) S 
 ;
- SplitCLK_4_333 LSmitll_SPLITT + PLACED ( 655000 2205000 ) N 
 ;
- SplitCLK_4_334 LSmitll_SPLITT + PLACED ( 505000 2205000 ) N 
 ;
- SplitCLK_6_335 LSmitll_SPLITT + PLACED ( 595000 2205000 ) FS 
 ;
- SplitCLK_4_336 LSmitll_SPLITT + PLACED ( 645000 1895000 ) N 
 ;
- SplitCLK_4_337 LSmitll_SPLITT + PLACED ( 665000 2055000 ) N 
 ;
- SplitCLK_0_338 LSmitll_SPLITT + PLACED ( 605000 2055000 ) S 
 ;
- SplitCLK_4_339 LSmitll_SPLITT + PLACED ( 325000 2205000 ) N 
 ;
- SplitCLK_2_340 LSmitll_SPLITT + PLACED ( 265000 2205000 ) FN 
 ;
- SplitCLK_4_341 LSmitll_SPLITT + PLACED ( 365000 1895000 ) N 
 ;
- SplitCLK_4_342 LSmitll_SPLITT + PLACED ( 295000 1895000 ) N 
 ;
- SplitCLK_2_343 LSmitll_SPLITT + PLACED ( 295000 2055000 ) FN 
 ;
- SplitCLK_6_344 LSmitll_SPLITT + PLACED ( 435000 2055000 ) FS 
 ;
- SplitCLK_4_345 LSmitll_SPLITT + PLACED ( 795000 1735000 ) N 
 ;
- SplitCLK_6_346 LSmitll_SPLITT + PLACED ( 735000 1735000 ) FS 
 ;
- SplitCLK_4_347 LSmitll_SPLITT + PLACED ( 655000 1285000 ) N 
 ;
- SplitCLK_4_348 LSmitll_SPLITT + PLACED ( 585000 1285000 ) N 
 ;
- SplitCLK_0_349 LSmitll_SPLITT + PLACED ( 585000 1585000 ) S 
 ;
- SplitCLK_0_350 LSmitll_SPLITT + PLACED ( 465000 1735000 ) S 
 ;
- SplitCLK_4_351 LSmitll_SPLITT + PLACED ( 415000 1585000 ) N 
 ;
- SplitCLK_4_352 LSmitll_SPLITT + PLACED ( 225000 1435000 ) N 
 ;
- SplitCLK_2_353 LSmitll_SPLITT + PLACED ( 285000 1435000 ) FN 
 ;
- SplitCLK_6_354 LSmitll_SPLITT + PLACED ( 355000 1585000 ) FS 
 ;
- SplitCLK_4_355 LSmitll_SPLITT + PLACED ( 475000 1585000 ) N 
 ;
- SplitCLK_2_356 LSmitll_SPLITT + PLACED ( 475000 1895000 ) FN 
 ;
- SplitCLK_6_357 LSmitll_SPLITT + PLACED ( 825000 1895000 ) FS 
 ;
- SplitCLK_4_358 LSmitll_SPLITT + PLACED ( 1495000 1285000 ) N 
 ;
- SplitCLK_4_359 LSmitll_SPLITT + PLACED ( 1345000 1285000 ) N 
 ;
- SplitCLK_6_360 LSmitll_SPLITT + PLACED ( 1425000 1285000 ) FS 
 ;
- SplitCLK_4_361 LSmitll_SPLITT + PLACED ( 1485000 995000 ) N 
 ;
- SplitCLK_4_362 LSmitll_SPLITT + PLACED ( 1385000 995000 ) N 
 ;
- SplitCLK_0_363 LSmitll_SPLITT + PLACED ( 1385000 1145000 ) S 
 ;
- SplitCLK_4_364 LSmitll_SPLITT + PLACED ( 1145000 1145000 ) N 
 ;
- SplitCLK_2_365 LSmitll_SPLITT + PLACED ( 1095000 1285000 ) FN 
 ;
- SplitCLK_4_366 LSmitll_SPLITT + PLACED ( 1175000 995000 ) N 
 ;
- SplitCLK_4_367 LSmitll_SPLITT + PLACED ( 1265000 1145000 ) N 
 ;
- SplitCLK_6_368 LSmitll_SPLITT + PLACED ( 1205000 1145000 ) FS 
 ;
- SplitCLK_6_369 LSmitll_SPLITT + PLACED ( 1325000 1145000 ) FS 
 ;
- SplitCLK_4_370 LSmitll_SPLITT + PLACED ( 1495000 655000 ) N 
 ;
- SplitCLK_4_371 LSmitll_SPLITT + PLACED ( 1325000 655000 ) N 
 ;
- SplitCLK_4_372 LSmitll_SPLITT + PLACED ( 1445000 655000 ) N 
 ;
- SplitCLK_4_373 LSmitll_SPLITT + PLACED ( 1385000 465000 ) N 
 ;
- SplitCLK_2_374 LSmitll_SPLITT + PLACED ( 1445000 465000 ) FN 
 ;
- SplitCLK_0_375 LSmitll_SPLITT + PLACED ( 1385000 655000 ) S 
 ;
- SplitCLK_4_376 LSmitll_SPLITT + PLACED ( 1055000 655000 ) N 
 ;
- SplitCLK_2_377 LSmitll_SPLITT + PLACED ( 1115000 655000 ) FN 
 ;
- SplitCLK_4_378 LSmitll_SPLITT + PLACED ( 1145000 465000 ) N 
 ;
- SplitCLK_4_379 LSmitll_SPLITT + PLACED ( 1085000 465000 ) N 
 ;
- SplitCLK_2_380 LSmitll_SPLITT + PLACED ( 1175000 655000 ) FN 
 ;
- SplitCLK_4_381 LSmitll_SPLITT + PLACED ( 1235000 655000 ) N 
 ;
- SplitCLK_0_382 LSmitll_SPLITT + PLACED ( 1235000 835000 ) S 
 ;
- SplitCLK_4_383 LSmitll_SPLITT + PLACED ( 855000 995000 ) N 
 ;
- SplitCLK_4_384 LSmitll_SPLITT + PLACED ( 675000 995000 ) N 
 ;
- SplitCLK_4_385 LSmitll_SPLITT + PLACED ( 795000 995000 ) N 
 ;
- SplitCLK_4_386 LSmitll_SPLITT + PLACED ( 745000 835000 ) N 
 ;
- SplitCLK_2_387 LSmitll_SPLITT + PLACED ( 805000 835000 ) FN 
 ;
- SplitCLK_0_388 LSmitll_SPLITT + PLACED ( 735000 995000 ) S 
 ;
- SplitCLK_4_389 LSmitll_SPLITT + PLACED ( 355000 995000 ) N 
 ;
- SplitCLK_4_390 LSmitll_SPLITT + PLACED ( 295000 995000 ) N 
 ;
- SplitCLK_4_391 LSmitll_SPLITT + PLACED ( 415000 995000 ) N 
 ;
- SplitCLK_6_392 LSmitll_SPLITT + PLACED ( 175000 995000 ) FS 
 ;
- SplitCLK_2_393 LSmitll_SPLITT + PLACED ( 235000 995000 ) FN 
 ;
- SplitCLK_6_394 LSmitll_SPLITT + PLACED ( 475000 995000 ) FS 
 ;
- SplitCLK_4_395 LSmitll_SPLITT + PLACED ( 785000 655000 ) N 
 ;
- SplitCLK_6_396 LSmitll_SPLITT + PLACED ( 675000 655000 ) FS 
 ;
- SplitCLK_4_397 LSmitll_SPLITT + PLACED ( 715000 265000 ) N 
 ;
- SplitCLK_4_398 LSmitll_SPLITT + PLACED ( 645000 265000 ) N 
 ;
- SplitCLK_0_399 LSmitll_SPLITT + PLACED ( 645000 465000 ) S 
 ;
- SplitCLK_4_400 LSmitll_SPLITT + PLACED ( 455000 655000 ) N 
 ;
- SplitCLK_2_401 LSmitll_SPLITT + PLACED ( 515000 655000 ) FN 
 ;
- SplitCLK_4_402 LSmitll_SPLITT + PLACED ( 345000 265000 ) N 
 ;
- SplitCLK_2_403 LSmitll_SPLITT + PLACED ( 405000 265000 ) FN 
 ;
- SplitCLK_2_404 LSmitll_SPLITT + PLACED ( 405000 465000 ) FN 
 ;
- SplitCLK_4_405 LSmitll_SPLITT + PLACED ( 495000 465000 ) N 
 ;
- SplitCLK_2_406 LSmitll_SPLITT + PLACED ( 495000 835000 ) FN 
 ;
- SplitCLK_4_407 LSmitll_SPLITT + PLACED ( 865000 835000 ) N 
 ;
- SplitCLK_2_408 LSmitll_SPLITT + PLACED ( 835000 1285000 ) FN 
 ;
- SplitCLK_2_409 LSmitll_SPLITT + PLACED ( 165000 2205000 ) FN 
 ;
- SplitCLK_4_410 LSmitll_SPLITT + PLACED ( 1765000 265000 ) N 
 ;
- SplitCLK_4_411 LSmitll_SPLITT + PLACED ( 2885000 1285000 ) N 
 ;
- SplitCLK_2_412 LSmitll_SPLITT + PLACED ( 275000 265000 ) FN 
 ;
- SplitCLK_2_413 LSmitll_SPLITT + PLACED ( 165000 1895000 ) FN 
 ;
- SplitCLK_2_414 LSmitll_SPLITT + PLACED ( 2565000 1285000 ) FN 
 ;
- SplitCLK_2_415 LSmitll_SPLITT + PLACED ( 2525000 265000 ) FN 
 ;
- SplitCLK_2_416 LSmitll_SPLITT + PLACED ( 575000 265000 ) FN 
 ;
- SplitCLK_2_417 LSmitll_SPLITT + PLACED ( 165000 1435000 ) FN 
 ;
- SplitCLK_2_418 LSmitll_SPLITT + PLACED ( 305000 1585000 ) FN 
 ;
- SplitCLK_2_419 LSmitll_SPLITT + PLACED ( 2245000 1435000 ) FN 
 ;
- SplitCLK_2_420 LSmitll_SPLITT + PLACED ( 2865000 465000 ) FN 
 ;
- SplitCLK_2_421 LSmitll_SPLITT + PLACED ( 2165000 465000 ) FN 
 ;
- SplitCLK_2_422 LSmitll_SPLITT + PLACED ( 2485000 465000 ) FN 
 ;
- SplitCLK_2_423 LSmitll_SPLITT + PLACED ( 525000 1285000 ) FN 
 ;
- SplitCLK_2_424 LSmitll_SPLITT + PLACED ( 165000 1145000 ) FN 
 ;
- SplitCLK_2_425 LSmitll_SPLITT + PLACED ( 1735000 1285000 ) FN 
 ;
- SplitCLK_4_426 LSmitll_SPLITT + PLACED ( 165000 835000 ) N 
 ;
- SplitCLK_2_427 LSmitll_SPLITT + PLACED ( 975000 1145000 ) FN 
 ;
- SplitCLK_2_428 LSmitll_SPLITT + PLACED ( 2515000 1145000 ) FN 
 ;
- SplitCLK_2_429 LSmitll_SPLITT + PLACED ( 1005000 655000 ) FN 
 ;
- SplitCLK_2_430 LSmitll_SPLITT + PLACED ( 865000 465000 ) FN 
 ;
- SplitCLK_2_431 LSmitll_SPLITT + PLACED ( 495000 2055000 ) FN 
 ;
- SplitCLK_2_432 LSmitll_SPLITT + PLACED ( 655000 1735000 ) FN 
 ;
- SplitCLK_2_433 LSmitll_SPLITT + PLACED ( 935000 1285000 ) FN 
 ;
- SplitCLK_2_434 LSmitll_SPLITT + PLACED ( 385000 655000 ) FN 
 ;
- SplitCLK_2_435 LSmitll_SPLITT + PLACED ( 875000 2365000 ) FN 
 ;
- SplitCLK_2_436 LSmitll_SPLITT + PLACED ( 1325000 2055000 ) FN 
 ;
- SplitCLK_2_437 LSmitll_SPLITT + PLACED ( 1225000 1585000 ) FN 
 ;
- SplitCLK_2_438 LSmitll_SPLITT + PLACED ( 845000 1435000 ) FN 
 ;
- SplitCLK_2_439 LSmitll_SPLITT + PLACED ( 1325000 465000 ) FN 
 ;
- SplitCLK_2_440 LSmitll_SPLITT + PLACED ( 1665000 2365000 ) FN 
 ;
- SplitCLK_2_441 LSmitll_SPLITT + PLACED ( 1825000 1895000 ) FN 
 ;
- SplitCLK_2_442 LSmitll_SPLITT + PLACED ( 1685000 1435000 ) FN 
 ;
- SplitCLK_2_443 LSmitll_SPLITT + PLACED ( 1885000 1145000 ) FN 
 ;
- SplitCLK_2_444 LSmitll_SPLITT + PLACED ( 685000 835000 ) FN 
 ;
- SplitCLK_2_445 LSmitll_SPLITT + PLACED ( 555000 835000 ) FN 
 ;
- SplitCLK_2_446 LSmitll_SPLITT + PLACED ( 2525000 2365000 ) FN 
 ;
- SplitCLK_2_447 LSmitll_SPLITT + PLACED ( 2615000 1735000 ) FN 
 ;
- SplitCLK_4_448 LSmitll_SPLITT + PLACED ( 2905000 835000 ) N 
 ;
- SplitCLK_2_449 LSmitll_SPLITT + PLACED ( 835000 2055000 ) FN 
 ;
- SplitCLK_2_450 LSmitll_SPLITT + PLACED ( 2885000 2055000 ) FN 
 ;
- SplitCLK_4_451 LSmitll_SPLITT + PLACED ( 2635000 1895000 ) N 
 ;
- SplitCLK_4_452 LSmitll_SPLITT + PLACED ( 2185000 655000 ) N 
 ;
- SplitCLK_2_453 LSmitll_SPLITT + PLACED ( 1685000 2205000 ) FN 
 ;
- SplitCLK_2_454 LSmitll_SPLITT + PLACED ( 1005000 1895000 ) FN 
 ;
- SplitCLK_2_455 LSmitll_SPLITT + PLACED ( 2485000 1585000 ) FN 
 ;
- SplitCLK_2_456 LSmitll_SPLITT + PLACED ( 2125000 995000 ) FN 
 ;
- SplitCLK_2_457 LSmitll_SPLITT + PLACED ( 1665000 835000 ) FN 
 ;
- SplitCLK_2_458 LSmitll_SPLITT + PLACED ( 2045000 2055000 ) FN 
 ;
- SplitCLK_4_459 LSmitll_SPLITT + PLACED ( 1345000 835000 ) N 
 ;
- SplitCLK_0_460 LSmitll_SPLITT + PLACED ( 1655000 1285000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS


NETS 913 ;
- net0
  ( program_line1_Pad a ) ( Split_25_reg1_data0_N026 a )
  + ROUTED  M1 ( 10000 1900000 0 ) ( * 1920000 )
    NEW M1 ( 10000 1920000 ) ( 60000 * ) VIA12
    NEW M2 ( 60000 1920000 ) VIA23
    NEW M3 ( 60000 1920000 ) ( * 2070000 )
    NEW M3 ( 60000 2070000 ) ( 70000 * )
    NEW M3 ( 70000 2070000 ) ( * 2340000 ) VIA23
    NEW M2 ( 70000 2340000 ) VIA12
    NEW M1 ( 70000 2340000 ) ( 170000 * 0 )
 ;
- net1
  ( load1_Pad a ) ( Split_24_write_to_Reg1_bit0_N037 a )
  + ROUTED  M3 ( 530000 2550000 0 ) ( * 2570000 )
    NEW M3 ( 530000 2570000 ) ( 510000 * )
    NEW M3 ( 510000 2570000 ) ( * 2410000 )
    NEW M3 ( 510000 2410000 ) ( 520000 * )
    NEW M3 ( 520000 2410000 ) ( * 2340000 )
    NEW M3 ( 520000 2340000 ) ( 550000 * 0 )
 ;
- net2
  ( program_line2_Pad a ) ( Split_27_reg2_data0_N027 a )
  + ROUTED  M1 ( 1370000 2560000 0 ) ( * 2570000 )
    NEW M1 ( 1370000 2570000 ) ( 1050000 * ) VIA12
    NEW M2 ( 1050000 2570000 ) VIA23
    NEW M3 ( 1050000 2570000 ) ( * 2340000 )
    NEW M3 ( 1050000 2340000 ) ( 1040000 * 0 )
 ;
- net3
  ( load2_Pad a ) ( Split_26_write_to_Reg2_bit0_N039 a )
  + ROUTED  M3 ( 110000 2550000 0 ) ( * 2570000 )
    NEW M3 ( 110000 2570000 ) ( 90000 * )
    NEW M3 ( 90000 2570000 ) ( * 2380000 ) VIA23
    NEW M2 ( 90000 2380000 ) VIA12
    NEW M1 ( 90000 2380000 ) ( 320000 * )
    NEW M1 ( 320000 2380000 ) ( * 2360000 )
    NEW M1 ( 320000 2360000 ) ( 570000 * )
    NEW M1 ( 570000 2360000 ) ( * 2350000 )
    NEW M1 ( 570000 2350000 ) ( 660000 * )
    NEW M1 ( 660000 2350000 ) ( * 2340000 0 )
 ;
- net4
  ( program_line3_Pad a ) ( Split_29_reg3_data0_N028 a )
  + ROUTED  M1 ( 1290000 2340000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 2340000 ) ( * 2330000 )
    NEW M1 ( 1390000 2330000 ) ( 1420000 * ) VIA12
    NEW M2 ( 1420000 2330000 ) VIA23
    NEW M3 ( 1420000 2330000 ) ( * 2570000 ) VIA23
    NEW M2 ( 1420000 2570000 ) VIA12
    NEW M1 ( 1420000 2570000 ) ( 1790000 * )
    NEW M1 ( 1790000 2570000 ) ( * 2560000 0 )
 ;
- net5
  ( load3_Pad a ) ( Split_28_write_to_Reg3_bit0_N041 a )
  + ROUTED  M1 ( 2130000 2340000 0 ) ( 2230000 * )
    NEW M1 ( 2230000 2340000 ) ( * 2330000 )
    NEW M1 ( 2230000 2330000 ) ( 2260000 * ) VIA12
    NEW M2 ( 2260000 2330000 ) VIA23
    NEW M3 ( 2260000 2330000 ) ( * 2230000 ) VIA23
    NEW M2 ( 2260000 2230000 ) VIA12
    NEW M1 ( 2260000 2230000 ) ( 3130000 * ) VIA12
    NEW M2 ( 3130000 2230000 ) VIA23
    NEW M3 ( 3130000 2230000 ) ( * 1760000 ) VIA23
    NEW M2 ( 3130000 1760000 ) VIA12
    NEW M1 ( 3130000 1760000 ) ( 3610000 * )
    NEW M1 ( 3610000 1760000 ) ( * 1750000 0 )
 ;
- net6
  ( load4_Pad a ) ( Split_30_write_to_Reg4_bit0_N043 a )
  + ROUTED  M1 ( 2690000 2340000 0 ) ( 2790000 * )
    NEW M1 ( 2790000 2340000 ) ( * 2350000 )
    NEW M1 ( 2790000 2350000 ) ( 3020000 * ) VIA12
    NEW M2 ( 3020000 2350000 ) VIA23
    NEW M3 ( 3020000 2350000 ) ( * 2570000 )
    NEW M3 ( 3020000 2570000 ) ( 3040000 * )
    NEW M3 ( 3040000 2570000 ) ( * 2550000 0 )
 ;
- net7
  ( program_line4_Pad a ) ( Split_31_reg4_data0_N029 a )
  + ROUTED  M1 ( 2940000 2340000 0 ) ( 3040000 * )
    NEW M1 ( 3040000 2340000 ) ( * 2330000 )
    NEW M1 ( 3040000 2330000 ) ( 3610000 * )
    NEW M1 ( 3610000 2330000 ) ( * 2310000 0 )
 ;
- net8
  ( Addr1_0_Pad a ) ( Split_32_N031_N045 a )
  + ROUTED  M1 ( 1310000 1870000 0 ) ( 1380000 * ) VIA12
    NEW M2 ( 1380000 1870000 ) VIA23
    NEW M3 ( 1380000 1870000 ) ( * 2090000 ) VIA23
    NEW M2 ( 1380000 2090000 ) VIA12
    NEW M1 ( 1380000 2090000 ) ( 2230000 * ) VIA12
    NEW M2 ( 2230000 2090000 ) VIA23
    NEW M3 ( 2230000 2090000 ) ( * 2570000 ) VIA23
    NEW M2 ( 2230000 2570000 ) VIA12
    NEW M1 ( 2230000 2570000 ) ( 2620000 * )
    NEW M1 ( 2620000 2570000 ) ( * 2560000 0 )
 ;
- net9
  ( Addr1_1_Pad a ) ( Split_36_N116_N124 a )
  + ROUTED  M1 ( 3280000 420000 0 ) ( 3590000 * ) VIA12
    NEW M2 ( 3590000 420000 ) VIA23
    NEW M3 ( 3590000 420000 ) ( * 1200000 )
    NEW M3 ( 3590000 1200000 ) ( 3610000 * )
    NEW M3 ( 3610000 1200000 ) ( * 1180000 0 )
 ;
- net10
  ( Addr0_0_Pad a ) ( Split_33_N088_N090 a )
  + ROUTED  M1 ( 2660000 1120000 0 ) ( 2760000 * )
    NEW M1 ( 2760000 1120000 ) ( * 1130000 )
    NEW M1 ( 2760000 1130000 ) ( 2860000 * ) VIA12
    NEW M2 ( 2860000 1130000 ) VIA23
    NEW M3 ( 2860000 1130000 ) ( * 1040000 ) VIA23
    NEW M2 ( 2860000 1040000 ) VIA12
    NEW M1 ( 2860000 1040000 ) ( 2890000 * ) VIA12
    NEW M2 ( 2890000 1040000 ) VIA23
    NEW M3 ( 2890000 1040000 ) ( * 640000 ) VIA23
    NEW M2 ( 2890000 640000 ) VIA12
    NEW M1 ( 2890000 640000 ) ( 3610000 * )
    NEW M1 ( 3610000 640000 ) ( * 630000 0 )
 ;
- net11
  ( Addr0_1_Pad a ) ( Split_37_N165_N173 a )
  + ROUTED  M1 ( 170000 210000 0 ) ( 140000 * ) VIA12
    NEW M2 ( 140000 210000 ) VIA23
    NEW M3 ( 140000 210000 ) ( * 40000 )
    NEW M3 ( 140000 40000 ) ( 110000 * )
    NEW M3 ( 110000 40000 ) ( * 10000 0 )
 ;
- net12
  ( read1_Pad a ) ( Split_39_N138_N153 a )
  + ROUTED  M1 ( 1010000 210000 0 ) ( 910000 * ) VIA12
    NEW M2 ( 910000 210000 ) VIA23
    NEW M3 ( 910000 210000 ) ( * 40000 ) VIA23
    NEW M2 ( 910000 40000 ) VIA12
    NEW M1 ( 910000 40000 ) ( 530000 * )
    NEW M1 ( 530000 40000 ) ( * 20000 0 )
 ;
- net13
  ( read0_Pad a ) ( Split_35_N055_N066 a )
  + ROUTED  M1 ( 1930000 210000 0 ) ( 1890000 * ) VIA12
    NEW M2 ( 1890000 210000 ) VIA23
    NEW M3 ( 1890000 210000 ) ( * 70000 ) VIA23
    NEW M2 ( 1890000 70000 ) VIA12
    NEW M1 ( 1890000 70000 ) ( 950000 * ) VIA12
    NEW M2 ( 950000 70000 ) VIA23
    NEW M3 ( 950000 70000 ) ( * 10000 0 )
 ;
- net14
  ( read_at_first_addr1_Pad a ) ( Split_38_N146_N154 a )
  + ROUTED  M3 ( 1370000 10000 0 ) ( * 40000 )
    NEW M3 ( 1370000 40000 ) ( 1360000 * )
    NEW M3 ( 1360000 40000 ) ( * 80000 )
    NEW M3 ( 1360000 80000 ) ( 1350000 * )
    NEW M3 ( 1350000 80000 ) ( * 210000 ) VIA23
    NEW M2 ( 1350000 210000 ) VIA12
    NEW M1 ( 1350000 210000 ) ( 1280000 * 0 )
 ;
- net15
  ( read_at_first_addr0_Pad a ) ( Split_34_N059_N067 a )
  + ROUTED  M1 ( 2150000 210000 0 ) ( 2050000 * ) VIA12
    NEW M2 ( 2050000 210000 ) VIA23
    NEW M3 ( 2050000 210000 ) ( * 40000 ) VIA23
    NEW M2 ( 2050000 40000 ) VIA12
    NEW M1 ( 2050000 40000 ) ( 1790000 * )
    NEW M1 ( 1790000 40000 ) ( * 20000 0 )
 ;
- net16
  ( bit_out0_Pad a ) ( OR2T_338_bit_out0 q )
  + ROUTED  M1 ( 2120000 1990000 0 ) ( 2070000 * ) VIA12
    NEW M2 ( 2070000 1990000 ) VIA23
    NEW M3 ( 2070000 1990000 ) ( * 2320000 ) VIA23
    NEW M2 ( 2070000 2320000 ) VIA12
    NEW M1 ( 2070000 2320000 ) ( 930000 * ) VIA12
    NEW M2 ( 930000 2320000 ) VIA23
    NEW M3 ( 930000 2320000 ) ( * 2570000 )
    NEW M3 ( 930000 2570000 ) ( 950000 * )
    NEW M3 ( 950000 2570000 ) ( * 2550000 0 )
 ;
- net17
  ( bit_out2_Pad a ) ( OR2T_340_bit_out2 q )
  + ROUTED  M1 ( 2400000 1530000 0 ) ( 2410000 * )
    NEW M1 ( 2410000 1530000 ) ( * 1520000 )
    NEW M1 ( 2410000 1520000 ) ( 2450000 * ) VIA12
    NEW M2 ( 2450000 1520000 ) VIA23
    NEW M3 ( 2450000 1520000 ) ( * 230000 )
    NEW M3 ( 2450000 230000 ) ( 2460000 * )
    NEW M3 ( 2460000 230000 ) ( * 30000 ) VIA23
    NEW M2 ( 2460000 30000 ) VIA12
    NEW M1 ( 2460000 30000 ) ( 2620000 * )
    NEW M1 ( 2620000 30000 ) ( * 20000 0 )
 ;
- net18
  ( bit_out1_Pad a ) ( OR2T_339_bit_out1 q )
  + ROUTED  M1 ( 2870000 1830000 0 ) ( 2940000 * ) VIA12
    NEW M2 ( 2940000 1830000 ) VIA23
    NEW M3 ( 2940000 1830000 ) ( * 1170000 )
    NEW M3 ( 2940000 1170000 ) ( 2960000 * )
    NEW M3 ( 2960000 1170000 ) ( * 990000 )
    NEW M3 ( 2960000 990000 ) ( 2970000 * )
    NEW M3 ( 2970000 990000 ) ( * 620000 )
    NEW M3 ( 2970000 620000 ) ( 2960000 * )
    NEW M3 ( 2960000 620000 ) ( * 30000 ) VIA23
    NEW M2 ( 2960000 30000 ) VIA12
    NEW M1 ( 2960000 30000 ) ( 3040000 * )
    NEW M1 ( 3040000 30000 ) ( * 20000 0 )
 ;
- net19
  ( bit_out4_Pad a ) ( OR2T_342_bit_out4 q )
  + ROUTED  M1 ( 2280000 760000 0 ) ( 2220000 * )
    NEW M1 ( 2220000 760000 ) ( * 770000 )
    NEW M1 ( 2220000 770000 ) ( 2190000 * ) VIA12
    NEW M2 ( 2190000 770000 ) VIA23
    NEW M3 ( 2190000 770000 ) ( * 1260000 )
    NEW M3 ( 2190000 1260000 ) ( 2170000 * )
    NEW M3 ( 2170000 1260000 ) ( * 2570000 ) VIA23
    NEW M2 ( 2170000 2570000 ) VIA12
    NEW M1 ( 2170000 2570000 ) ( 2200000 * )
    NEW M1 ( 2200000 2570000 ) ( * 2560000 0 )
 ;
- net20
  ( bit_out3_Pad a ) ( OR2T_341_bit_out3 q )
  + ROUTED  M1 ( 1510000 1230000 0 ) ( 1450000 * )
    NEW M1 ( 1450000 1230000 ) ( * 1220000 )
    NEW M1 ( 1450000 1220000 ) ( 1440000 * )
    NEW M1 ( 1440000 1220000 ) ( * 1190000 )
    NEW M1 ( 1440000 1190000 ) ( 290000 * )
    NEW M1 ( 290000 1190000 ) ( * 1180000 )
    NEW M1 ( 290000 1180000 ) ( 140000 * ) VIA12
    NEW M2 ( 140000 1180000 ) VIA23
    NEW M3 ( 140000 1180000 ) ( * 800000 ) VIA23
    NEW M2 ( 140000 800000 ) VIA12
    NEW M1 ( 140000 800000 ) ( 10000 * )
    NEW M1 ( 10000 800000 ) ( * 780000 0 )
 ;
- net21
  ( bit_out5_Pad a ) ( OR2T_343_bit_out5 q )
  + ROUTED  M1 ( 1420000 760000 0 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 760000 ) VIA23
    NEW M3 ( 1370000 760000 ) ( * 240000 ) VIA23
    NEW M2 ( 1370000 240000 ) VIA12
    NEW M1 ( 1370000 240000 ) ( 10000 * )
    NEW M1 ( 10000 240000 ) ( * 220000 0 )
 ;
- net22
  ( bit_out6_Pad a ) ( OR2T_344_bit_out6 q )
  + ROUTED  M1 ( 1100000 760000 0 ) ( 1040000 * ) VIA12
    NEW M2 ( 1040000 760000 ) VIA23
    NEW M3 ( 1040000 760000 ) ( * 910000 ) VIA23
    NEW M2 ( 1040000 910000 ) VIA12
    NEW M1 ( 1040000 910000 ) ( 260000 * ) VIA12
    NEW M2 ( 260000 910000 ) VIA23
    NEW M3 ( 260000 910000 ) ( * 1360000 ) VIA23
    NEW M2 ( 260000 1360000 ) VIA12
    NEW M1 ( 260000 1360000 ) ( 10000 * )
    NEW M1 ( 10000 1360000 ) ( * 1340000 0 )
 ;
- net23
  ( Split_24_write_to_Reg1_bit0_N037 q0 ) ( Split_212_P045_N001 a )
  + ROUTED  M1 ( 550000 2290000 0 ) ( 470000 * ) VIA12
    NEW M2 ( 470000 2290000 ) VIA23
    NEW M3 ( 470000 2290000 ) ( * 2340000 )
    NEW M3 ( 470000 2340000 ) ( 440000 * 0 )
 ;
- net24
  ( Split_25_reg1_data0_N026 q0 ) ( AND2T_241_P073 a )
  + ROUTED  M1 ( 280000 2300000 0 ) ( 170000 * )
    NEW M1 ( 170000 2300000 ) ( * 2290000 0 )
 ;
- net25
  ( Split_26_write_to_Reg2_bit0_N039 q0 ) ( Split_219_P052_N015 a )
  + ROUTED  M3 ( 660000 2290000 0 ) ( * 2330000 ) VIA23
    NEW M2 ( 660000 2330000 ) VIA12
    NEW M1 ( 660000 2330000 ) ( 770000 * )
    NEW M1 ( 770000 2330000 ) ( * 2340000 0 )
 ;
- net26
  ( Split_27_reg2_data0_N027 q0 ) ( AND2T_255_P080 a )
  + ROUTED  M1 ( 880000 2300000 0 ) ( 940000 * )
    NEW M1 ( 940000 2300000 ) ( * 2290000 )
    NEW M1 ( 940000 2290000 ) ( 1040000 * 0 )
 ;
- net27
  ( Split_28_write_to_Reg3_bit0_N041 q0 ) ( Split_226_P059_N120 a )
  + ROUTED  M1 ( 1560000 2340000 0 ) ( 1660000 * )
    NEW M1 ( 1660000 2340000 ) ( * 2350000 )
    NEW M1 ( 1660000 2350000 ) ( 1750000 * ) VIA12
    NEW M2 ( 1750000 2350000 ) VIA23
    NEW M3 ( 1750000 2350000 ) ( * 1920000 ) VIA23
    NEW M2 ( 1750000 1920000 ) VIA12
    NEW M1 ( 1750000 1920000 ) ( 2160000 * ) VIA12
    NEW M2 ( 2160000 1920000 ) VIA23
    NEW M3 ( 2160000 1920000 ) ( * 2300000 )
    NEW M3 ( 2160000 2300000 ) ( 2140000 * )
    NEW M3 ( 2140000 2300000 ) ( * 2290000 )
    NEW M3 ( 2140000 2290000 ) ( 2130000 * 0 )
 ;
- net28
  ( Split_29_reg3_data0_N028 q0 ) ( AND2T_269_P087 a )
  + ROUTED  M1 ( 1400000 2300000 0 ) ( 1290000 * )
    NEW M1 ( 1290000 2300000 ) ( * 2290000 0 )
 ;
- net29
  ( Split_30_write_to_Reg4_bit0_N043 q0 ) ( Split_233_P066_N206 a )
  + ROUTED  M1 ( 2420000 2340000 0 ) ( 2340000 * )
    NEW M1 ( 2340000 2340000 ) ( * 2330000 )
    NEW M1 ( 2340000 2330000 ) ( 2320000 * ) VIA12
    NEW M2 ( 2320000 2330000 ) VIA23
    NEW M3 ( 2320000 2330000 ) ( * 2520000 ) VIA23
    NEW M2 ( 2320000 2520000 ) VIA12
    NEW M1 ( 2320000 2520000 ) ( 2720000 * ) VIA12
    NEW M2 ( 2720000 2520000 ) VIA23
    NEW M3 ( 2720000 2520000 ) ( * 2280000 )
    NEW M3 ( 2720000 2280000 ) ( 2700000 * )
    NEW M3 ( 2700000 2280000 ) ( * 2290000 )
    NEW M3 ( 2700000 2290000 ) ( 2690000 * 0 )
 ;
- net30
  ( Split_31_reg4_data0_N029 q0 ) ( AND2T_283_P094 a )
  + ROUTED  M1 ( 2530000 2300000 0 ) ( 2590000 * )
    NEW M1 ( 2590000 2300000 ) ( * 2290000 )
    NEW M1 ( 2590000 2290000 ) ( 2670000 * ) VIA12
    NEW M2 ( 2670000 2290000 ) VIA23
    NEW M3 ( 2670000 2290000 ) ( * 2570000 ) VIA23
    NEW M2 ( 2670000 2570000 ) VIA12
    NEW M1 ( 2670000 2570000 ) ( 2970000 * ) VIA12
    NEW M2 ( 2970000 2570000 ) VIA23
    NEW M3 ( 2970000 2570000 ) ( * 2280000 ) VIA23
    NEW M2 ( 2970000 2280000 ) VIA12
    NEW M1 ( 2970000 2280000 ) ( 2940000 * )
    NEW M1 ( 2940000 2280000 ) ( * 2290000 0 )
 ;
- net31
  ( Split_32_N031_N045 q0 ) ( NOTT_60_N046 a )
  + ROUTED  M1 ( 1420000 1830000 0 ) ( 1310000 * )
    NEW M1 ( 1310000 1830000 ) ( * 1820000 0 )
 ;
- net32
  ( Split_33_N088_N090 q0 ) ( NOTT_61_N093 a )
  + ROUTED  M3 ( 2660000 1070000 0 ) ( * 1110000 )
    NEW M3 ( 2660000 1110000 ) ( 2690000 * )
    NEW M3 ( 2690000 1110000 ) ( * 1080000 ) VIA23
    NEW M2 ( 2690000 1080000 ) VIA12
    NEW M1 ( 2690000 1080000 ) ( 2760000 * ) VIA12
    NEW M2 ( 2760000 1080000 ) VIA23
    NEW M3 ( 2760000 1080000 ) ( * 1090000 )
    NEW M3 ( 2760000 1090000 ) ( 2770000 * )
    NEW M3 ( 2770000 1090000 ) ( * 1110000 )
    NEW M3 ( 2770000 1110000 ) ( 2780000 * )
    NEW M3 ( 2780000 1110000 ) ( * 1240000 ) VIA23
    NEW M2 ( 2780000 1240000 ) VIA12
    NEW M1 ( 2780000 1240000 ) ( 2890000 * )
    NEW M1 ( 2890000 1240000 ) ( * 1230000 0 )
 ;
- net33
  ( Split_34_N059_N067 q0 ) ( OR2T_57_N076 a )
  + ROUTED  M1 ( 2260000 170000 0 ) ( 2150000 * )
    NEW M1 ( 2150000 170000 ) ( * 160000 0 )
 ;
- net34
  ( Split_35_N055_N066 q0 ) ( OR2T_57_N076 b )
  + ROUTED  M1 ( 2260000 210000 0 ) ( 2160000 * )
    NEW M1 ( 2160000 210000 ) ( * 200000 )
    NEW M1 ( 2160000 200000 ) ( 2060000 * ) VIA12
    NEW M2 ( 2060000 200000 ) VIA23
    NEW M3 ( 2060000 200000 ) ( * 180000 ) VIA23
    NEW M2 ( 2060000 180000 ) VIA12
    NEW M1 ( 2060000 180000 ) ( 2020000 * )
    NEW M1 ( 2020000 180000 ) ( * 190000 )
    NEW M1 ( 2020000 190000 ) ( 1950000 * )
    NEW M1 ( 1950000 190000 ) ( * 180000 )
    NEW M1 ( 1950000 180000 ) ( 1930000 * )
    NEW M1 ( 1930000 180000 ) ( * 160000 0 )
 ;
- net35
  ( Split_36_N116_N124 q0 ) ( NOTT_62_N125 a )
  + ROUTED  M1 ( 2850000 170000 0 ) ( 2910000 * )
    NEW M1 ( 2910000 170000 ) ( * 180000 )
    NEW M1 ( 2910000 180000 ) ( 2930000 * ) VIA12
    NEW M2 ( 2930000 180000 ) VIA23
    NEW M3 ( 2930000 180000 ) ( * 820000 ) VIA23
    NEW M2 ( 2930000 820000 ) VIA12
    NEW M1 ( 2930000 820000 ) ( 3310000 * ) VIA12
    NEW M2 ( 3310000 820000 ) VIA23
    NEW M3 ( 3310000 820000 ) ( * 380000 )
    NEW M3 ( 3310000 380000 ) ( 3290000 * )
    NEW M3 ( 3290000 380000 ) ( * 370000 )
    NEW M3 ( 3290000 370000 ) ( 3280000 * 0 )
 ;
- net36
  ( Split_37_N165_N173 q0 ) ( NOTT_63_N179 a )
  + ROUTED  M1 ( 280000 170000 0 ) ( 170000 * )
    NEW M1 ( 170000 170000 ) ( * 160000 0 )
 ;
- net37
  ( Split_38_N146_N154 q0 ) ( OR2T_59_N159 a )
  + ROUTED  M1 ( 1280000 160000 0 ) ( 1120000 * )
    NEW M1 ( 1120000 160000 ) ( * 170000 0 )
 ;
- net38
  ( Split_39_N138_N153 q0 ) ( OR2T_59_N159 b )
  + ROUTED  M1 ( 1120000 210000 0 ) ( 1040000 * ) VIA12
    NEW M2 ( 1040000 210000 ) VIA23
    NEW M3 ( 1040000 210000 ) ( * 150000 )
    NEW M3 ( 1040000 150000 ) ( 1020000 * )
    NEW M3 ( 1020000 150000 ) ( * 160000 )
    NEW M3 ( 1020000 160000 ) ( 1010000 * 0 )
 ;
- net39
  ( DFFT_40_P001 q ) ( Split_64_reg1_data1_N069 a )
  + ROUTED  M1 ( 280000 2030000 0 ) ( * 2040000 )
    NEW M1 ( 280000 2040000 ) ( 490000 * ) VIA12
    NEW M2 ( 490000 2040000 ) VIA23
    NEW M3 ( 490000 2040000 ) ( * 2140000 )
    NEW M3 ( 490000 2140000 ) ( 500000 * 0 )
 ;
- net40
  ( DFFT_41_P002 q ) ( DFFT_42_N038 a )
  + ROUTED  M1 ( 170000 2140000 0 ) ( 190000 * )
    NEW M1 ( 190000 2140000 ) ( * 2130000 )
    NEW M1 ( 190000 2130000 ) ( 360000 * )
    NEW M1 ( 360000 2130000 ) ( * 2140000 0 )
 ;
- net41
  ( DFFT_42_N038 q ) ( Split_65_write_to_Reg1_bit1_N061 a )
  + ROUTED  M1 ( 170000 2030000 0 ) ( 210000 * ) VIA12
    NEW M2 ( 210000 2030000 ) VIA23
    NEW M3 ( 210000 2030000 ) ( * 2140000 )
    NEW M3 ( 210000 2140000 ) ( 220000 * 0 )
 ;
- net42
  ( DFFT_43_P003 q ) ( Split_66_reg2_data1_N070 a )
  + ROUTED  M1 ( 1440000 2140000 0 ) ( 1400000 * )
    NEW M1 ( 1400000 2140000 ) ( * 2170000 )
    NEW M1 ( 1400000 2170000 ) ( 1380000 * ) VIA12
    NEW M2 ( 1380000 2170000 ) VIA23
    NEW M3 ( 1380000 2170000 ) ( * 2150000 ) VIA23
    NEW M2 ( 1380000 2150000 ) VIA12
    NEW M1 ( 1380000 2150000 ) ( 1100000 * ) VIA12
    NEW M2 ( 1100000 2150000 ) VIA23
    NEW M3 ( 1100000 2150000 ) ( * 2020000 ) VIA23
    NEW M2 ( 1100000 2020000 ) VIA12
    NEW M1 ( 1100000 2020000 ) ( 1220000 * )
    NEW M1 ( 1220000 2020000 ) ( * 2030000 0 )
 ;
- net43
  ( DFFT_44_P004 q ) ( DFFT_45_N040 a )
  + ROUTED  M1 ( 980000 2140000 0 ) ( 1070000 * 0 )
 ;
- net44
  ( DFFT_45_N040 q ) ( Split_67_write_to_Reg2_bit1_N062 a )
  + ROUTED  M3 ( 1110000 2030000 0 ) ( * 2140000 )
    NEW M3 ( 1110000 2140000 ) ( 1120000 * 0 )
 ;
- net45
  ( DFFT_46_P005 q ) ( Split_68_reg3_data1_N071 a )
  + ROUTED  M1 ( 1200000 2300000 0 ) ( 1280000 * ) VIA12
    NEW M2 ( 1280000 2300000 ) VIA23
    NEW M3 ( 1280000 2300000 ) ( * 1730000 ) VIA23
    NEW M2 ( 1280000 1730000 ) VIA12
    NEW M1 ( 1280000 1730000 ) ( 1940000 * ) VIA12
    NEW M2 ( 1940000 1730000 ) VIA23
    NEW M3 ( 1940000 1730000 ) ( * 2190000 ) VIA23
    NEW M2 ( 1940000 2190000 ) VIA12
    NEW M1 ( 1940000 2190000 ) ( 1850000 * )
    NEW M1 ( 1850000 2190000 ) ( * 2180000 0 )
 ;
- net46
  ( DFFT_47_P006 q ) ( DFFT_48_N042 a )
  + ROUTED  M1 ( 1850000 2300000 0 ) ( 1890000 * )
    NEW M1 ( 1890000 2300000 ) ( * 2310000 )
    NEW M1 ( 1890000 2310000 ) ( 2040000 * )
    NEW M1 ( 2040000 2310000 ) ( * 2300000 0 )
 ;
- net47
  ( DFFT_48_N042 q ) ( Split_69_write_to_Reg3_bit1_N063 a )
  + ROUTED  M1 ( 2280000 2180000 0 ) ( 2200000 * )
    NEW M1 ( 2200000 2180000 ) ( * 2170000 )
    NEW M1 ( 2200000 2170000 ) ( 2180000 * ) VIA12
    NEW M2 ( 2180000 2170000 ) VIA23
    NEW M3 ( 2180000 2170000 ) ( * 2520000 ) VIA23
    NEW M2 ( 2180000 2520000 ) VIA12
    NEW M1 ( 2180000 2520000 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 2520000 ) VIA23
    NEW M3 ( 1840000 2520000 ) ( * 2280000 ) VIA23
    NEW M2 ( 1840000 2280000 ) VIA12
    NEW M1 ( 1840000 2280000 ) ( 1900000 * )
    NEW M1 ( 1900000 2280000 ) ( * 2300000 0 )
 ;
- net48
  ( DFFT_49_P007 q ) ( Split_70_reg4_data1_N072 a )
  + ROUTED  M1 ( 3100000 2300000 0 ) ( 3060000 * )
    NEW M1 ( 3060000 2300000 ) ( * 2290000 )
    NEW M1 ( 3060000 2290000 ) ( 3040000 * ) VIA12
    NEW M2 ( 3040000 2290000 ) VIA23
    NEW M3 ( 3040000 2290000 ) ( * 2170000 ) VIA23
    NEW M2 ( 3040000 2170000 ) VIA12
    NEW M1 ( 3040000 2170000 ) ( 3410000 * )
    NEW M1 ( 3410000 2170000 ) ( * 2180000 0 )
 ;
- net49
  ( DFFT_50_P008 q ) ( DFFT_51_N044 a )
  + ROUTED  M1 ( 2850000 2300000 0 ) ( 2950000 * )
    NEW M1 ( 2950000 2300000 ) ( * 2310000 )
    NEW M1 ( 2950000 2310000 ) ( 3060000 * ) VIA12
    NEW M2 ( 3060000 2310000 ) VIA23
    NEW M3 ( 3060000 2310000 ) ( * 2150000 ) VIA23
    NEW M2 ( 3060000 2150000 ) VIA12
    NEW M1 ( 3060000 2150000 ) ( 3000000 * )
    NEW M1 ( 3000000 2150000 ) ( * 2140000 0 )
 ;
- net50
  ( DFFT_51_N044 q ) ( Split_71_write_to_Reg4_bit1_N064 a )
  + ROUTED  M1 ( 3050000 2030000 0 ) ( 3000000 * ) VIA12
    NEW M2 ( 3000000 2030000 ) VIA23
    NEW M3 ( 3000000 2030000 ) ( * 2130000 ) VIA23
    NEW M2 ( 3000000 2130000 ) VIA12
    NEW M1 ( 3000000 2130000 ) ( 3050000 * )
    NEW M1 ( 3050000 2130000 ) ( * 2140000 0 )
 ;
- net51
  ( DFFT_52_N032 q ) ( AND2T_88_N024 b )
  + ROUTED  M1 ( 1990000 1710000 0 ) ( 1980000 * )
    NEW M1 ( 1980000 1710000 ) ( * 1690000 )
    NEW M1 ( 1980000 1690000 ) ( 1910000 * ) VIA12
    NEW M2 ( 1910000 1690000 ) VIA23
    NEW M3 ( 1910000 1690000 ) ( * 1850000 ) VIA23
    NEW M2 ( 1910000 1850000 ) VIA12
    NEW M1 ( 1910000 1850000 ) ( 1220000 * )
    NEW M1 ( 1220000 1850000 ) ( * 1830000 0 )
 ;
- net52
  ( DFFT_53_N089 q ) ( AND2T_90_N086 b )
  + ROUTED  M1 ( 2800000 1270000 0 ) ( 2880000 * )
    NEW M1 ( 2880000 1270000 ) ( * 1280000 )
    NEW M1 ( 2880000 1280000 ) ( 3070000 * ) VIA12
    NEW M2 ( 3070000 1280000 ) VIA23
    NEW M3 ( 3070000 1280000 ) ( * 1230000 )
    NEW M3 ( 3070000 1230000 ) ( 3100000 * 0 )
 ;
- net53
  ( DFFT_54_N117 q ) ( AND2T_92_N115 b )
  + ROUTED  M1 ( 2600000 210000 0 ) ( 2610000 * )
    NEW M1 ( 2610000 210000 ) ( * 220000 )
    NEW M1 ( 2610000 220000 ) ( 2650000 * )
    NEW M1 ( 2650000 220000 ) ( * 230000 )
    NEW M1 ( 2650000 230000 ) ( 3000000 * ) VIA12
    NEW M2 ( 3000000 230000 ) VIA23
    NEW M3 ( 3000000 230000 ) ( * 160000 ) VIA23
    NEW M2 ( 3000000 160000 ) VIA12
    NEW M1 ( 3000000 160000 ) ( 3060000 * )
    NEW M1 ( 3060000 160000 ) ( * 170000 0 )
 ;
- net54
  ( DFFT_55_N166 q ) ( AND2T_94_N164 b )
  + ROUTED  M1 ( 490000 170000 0 ) ( 570000 * )
    NEW M1 ( 570000 170000 ) ( * 160000 )
    NEW M1 ( 570000 160000 ) ( 640000 * ) VIA12
    NEW M2 ( 640000 160000 ) VIA23
    NEW M3 ( 640000 160000 ) ( * 210000 )
    NEW M3 ( 640000 210000 ) ( 650000 * 0 )
 ;
- net55
  ( OR2T_56_N057 q ) ( Split_72_N021_N050 a )
  + ROUTED  M3 ( 1840000 170000 0 ) ( * 180000 )
    NEW M3 ( 1840000 180000 ) ( 1830000 * )
    NEW M3 ( 1830000 180000 ) ( * 370000 )
    NEW M3 ( 1830000 370000 ) ( 1820000 * )
    NEW M3 ( 1820000 370000 ) ( * 750000 )
    NEW M3 ( 1820000 750000 ) ( 1810000 * )
    NEW M3 ( 1810000 750000 ) ( * 920000 )
    NEW M3 ( 1810000 920000 ) ( 1800000 * )
    NEW M3 ( 1800000 920000 ) ( * 1060000 )
    NEW M3 ( 1800000 1060000 ) ( 1790000 * )
    NEW M3 ( 1790000 1060000 ) ( * 1220000 )
    NEW M3 ( 1790000 1220000 ) ( 1780000 * )
    NEW M3 ( 1780000 1220000 ) ( * 1710000 )
    NEW M3 ( 1780000 1710000 ) ( 1810000 * 0 )
 ;
- net56
  ( OR2T_57_N076 q ) ( Split_73_N073_N078 a )
  + ROUTED  M1 ( 2330000 170000 0 ) ( 2390000 * ) VIA12
    NEW M2 ( 2390000 170000 ) VIA23
    NEW M3 ( 2390000 170000 ) ( * 450000 )
    NEW M3 ( 2390000 450000 ) ( 2430000 * )
    NEW M3 ( 2430000 450000 ) ( * 1070000 )
    NEW M3 ( 2430000 1070000 ) ( 2440000 * )
    NEW M3 ( 2440000 1070000 ) ( * 1270000 ) VIA23
    NEW M2 ( 2440000 1270000 ) VIA12
    NEW M1 ( 2440000 1270000 ) ( 2460000 * 0 )
 ;
- net57
  ( OR2T_58_N144 q ) ( Split_74_N112_N133 a )
  + ROUTED  M1 ( 2420000 210000 0 ) ( 2360000 * )
    NEW M1 ( 2360000 210000 ) ( * 200000 )
    NEW M1 ( 2360000 200000 ) ( 2340000 * ) VIA12
    NEW M2 ( 2340000 200000 ) VIA23
    NEW M3 ( 2340000 200000 ) ( * 140000 ) VIA23
    NEW M2 ( 2340000 140000 ) VIA12
    NEW M1 ( 2340000 140000 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 140000 ) VIA23
    NEW M3 ( 1370000 140000 ) ( * 180000 ) VIA23
    NEW M2 ( 1370000 180000 ) VIA12
    NEW M1 ( 1370000 180000 ) ( 1460000 * )
    NEW M1 ( 1460000 180000 ) ( * 170000 0 )
 ;
- net58
  ( OR2T_59_N159 q ) ( Split_75_N156_N162 a )
  + ROUTED  M1 ( 900000 210000 0 ) ( * 200000 )
    NEW M1 ( 900000 200000 ) ( 970000 * ) VIA12
    NEW M2 ( 970000 200000 ) VIA23
    NEW M3 ( 970000 200000 ) ( * 180000 ) VIA23
    NEW M2 ( 970000 180000 ) VIA12
    NEW M1 ( 970000 180000 ) ( 1190000 * )
    NEW M1 ( 1190000 180000 ) ( * 170000 0 )
 ;
- net59
  ( NOTT_60_N046 q ) ( AND2T_89_N048 a )
  + ROUTED  M1 ( 1490000 1830000 0 ) ( 1430000 * ) VIA12
    NEW M2 ( 1430000 1830000 ) VIA23
    NEW M3 ( 1430000 1830000 ) ( * 1810000 )
    NEW M3 ( 1430000 1810000 ) ( 1420000 * )
    NEW M3 ( 1420000 1810000 ) ( * 1680000 ) VIA23
    NEW M2 ( 1420000 1680000 ) VIA12
    NEW M1 ( 1420000 1680000 ) ( 1650000 * )
    NEW M1 ( 1650000 1680000 ) ( * 1670000 0 )
 ;
- net60
  ( NOTT_61_N093 q ) ( AND2T_91_N094 a )
  + ROUTED  M1 ( 2960000 1230000 0 ) ( 2900000 * )
    NEW M1 ( 2900000 1230000 ) ( * 1250000 )
    NEW M1 ( 2900000 1250000 ) ( 2870000 * ) VIA12
    NEW M2 ( 2870000 1250000 ) VIA23
    NEW M3 ( 2870000 1250000 ) ( * 1310000 ) VIA23
    NEW M2 ( 2870000 1310000 ) VIA12
    NEW M1 ( 2870000 1310000 ) ( 2650000 * ) VIA12
    NEW M2 ( 2650000 1310000 ) VIA23
    NEW M3 ( 2650000 1310000 ) ( * 1240000 ) VIA23
    NEW M2 ( 2650000 1240000 ) VIA12
    NEW M1 ( 2650000 1240000 ) ( 2570000 * )
    NEW M1 ( 2570000 1240000 ) ( * 1230000 0 )
 ;
- net61
  ( NOTT_62_N125 q ) ( AND2T_93_N128 a )
  + ROUTED  M1 ( 2690000 170000 0 ) ( 2750000 * )
    NEW M1 ( 2750000 170000 ) ( * 160000 )
    NEW M1 ( 2750000 160000 ) ( 2920000 * )
    NEW M1 ( 2920000 160000 ) ( * 170000 0 )
 ;
- net62
  ( NOTT_63_N179 q ) ( AND2T_95_N182 a )
  + ROUTED  M3 ( 350000 170000 0 ) ( * 160000 )
    NEW M3 ( 350000 160000 ) ( 370000 * )
    NEW M3 ( 370000 160000 ) ( * 150000 ) VIA23
    NEW M2 ( 370000 150000 ) VIA12
    NEW M1 ( 370000 150000 ) ( 740000 * )
    NEW M1 ( 740000 150000 ) ( * 170000 0 )
 ;
- net63
  ( Split_64_reg1_data1_N069 q0 ) ( AND2T_243_P074 a )
  + ROUTED  M1 ( 280000 1980000 0 ) ( 290000 * )
    NEW M1 ( 290000 1980000 ) ( * 1990000 )
    NEW M1 ( 290000 1990000 ) ( 500000 * 0 )
 ;
- net64
  ( Split_65_write_to_Reg1_bit1_N061 q0 ) ( Split_213_P046_N002 a )
  + ROUTED  M1 ( 170000 1980000 0 ) ( 180000 * )
    NEW M1 ( 180000 1980000 ) ( * 1990000 )
    NEW M1 ( 180000 1990000 ) ( 280000 * )
    NEW M1 ( 280000 1990000 ) ( * 2000000 )
    NEW M1 ( 280000 2000000 ) ( 300000 * )
    NEW M1 ( 300000 2000000 ) ( * 2020000 )
    NEW M1 ( 300000 2020000 ) ( 390000 * )
    NEW M1 ( 390000 2020000 ) ( * 2030000 0 )
 ;
- net65
  ( Split_66_reg2_data1_N070 q0 ) ( AND2T_257_P081 a )
  + ROUTED  M1 ( 1330000 1990000 0 ) ( 1220000 * )
    NEW M1 ( 1220000 1990000 ) ( * 1980000 0 )
 ;
- net66
  ( Split_67_write_to_Reg2_bit1_N062 q0 ) ( Split_220_P053_N018 a )
  + ROUTED  M1 ( 1490000 2030000 0 ) ( 1410000 * )
    NEW M1 ( 1410000 2030000 ) ( * 2040000 )
    NEW M1 ( 1410000 2040000 ) ( 1390000 * ) VIA12
    NEW M2 ( 1390000 2040000 ) VIA23
    NEW M3 ( 1390000 2040000 ) ( * 1940000 ) VIA23
    NEW M2 ( 1390000 1940000 ) VIA12
    NEW M1 ( 1390000 1940000 ) ( 1130000 * ) VIA12
    NEW M2 ( 1130000 1940000 ) VIA23
    NEW M3 ( 1130000 1940000 ) ( * 1970000 )
    NEW M3 ( 1130000 1970000 ) ( 1120000 * )
    NEW M3 ( 1120000 1970000 ) ( * 1980000 )
    NEW M3 ( 1120000 1980000 ) ( 1110000 * 0 )
 ;
- net67
  ( Split_68_reg3_data1_N071 q0 ) ( AND2T_271_P088 a )
  + ROUTED  M3 ( 1850000 2130000 0 ) ( * 2140000 )
    NEW M3 ( 1850000 2140000 ) ( 1870000 * )
    NEW M3 ( 1870000 2140000 ) ( * 2160000 ) VIA23
    NEW M2 ( 1870000 2160000 ) VIA12
    NEW M1 ( 1870000 2160000 ) ( 2390000 * )
    NEW M1 ( 2390000 2160000 ) ( * 2140000 0 )
 ;
- net68
  ( Split_69_write_to_Reg3_bit1_N063 q0 ) ( Split_227_P060_N136 a )
  + ROUTED  M1 ( 2280000 2130000 0 ) ( 2290000 * )
    NEW M1 ( 2290000 2130000 ) ( * 2140000 )
    NEW M1 ( 2290000 2140000 ) ( 2380000 * ) VIA12
    NEW M2 ( 2380000 2140000 ) VIA23
    NEW M3 ( 2380000 2140000 ) ( * 2260000 ) VIA23
    NEW M2 ( 2380000 2260000 ) VIA12
    NEW M1 ( 2380000 2260000 ) ( 2460000 * ) VIA12
    NEW M2 ( 2460000 2260000 ) VIA23
    NEW M3 ( 2460000 2260000 ) ( * 2190000 ) VIA23
    NEW M2 ( 2460000 2190000 ) VIA12
    NEW M1 ( 2460000 2190000 ) ( 2550000 * )
    NEW M1 ( 2550000 2190000 ) ( * 2180000 0 )
 ;
- net69
  ( Split_70_reg4_data1_N072 q0 ) ( AND2T_285_P095 a )
  + ROUTED  M1 ( 3410000 2130000 0 ) ( 3270000 * )
    NEW M1 ( 3270000 2130000 ) ( * 2140000 )
    NEW M1 ( 3270000 2140000 ) ( 3250000 * 0 )
 ;
- net70
  ( Split_71_write_to_Reg4_bit1_N064 q0 ) ( Split_234_P067_N207 a )
  + ROUTED  M1 ( 3140000 2180000 0 ) ( 3070000 * ) VIA12
    NEW M2 ( 3070000 2180000 ) VIA23
    NEW M3 ( 3070000 2180000 ) ( * 1990000 )
    NEW M3 ( 3070000 1990000 ) ( 3060000 * )
    NEW M3 ( 3060000 1990000 ) ( * 1980000 )
    NEW M3 ( 3060000 1980000 ) ( 3050000 * 0 )
 ;
- net71
  ( Split_72_N021_N050 q0 ) ( AND2T_89_N048 b )
  + ROUTED  M1 ( 1810000 1660000 0 ) ( 1670000 * ) VIA12
    NEW M2 ( 1670000 1660000 ) VIA23
    NEW M3 ( 1670000 1660000 ) ( * 1700000 ) VIA23
    NEW M2 ( 1670000 1700000 ) VIA12
    NEW M1 ( 1670000 1700000 ) ( 1720000 * )
    NEW M1 ( 1720000 1700000 ) ( * 1710000 0 )
 ;
- net72
  ( Split_73_N073_N078 q0 ) ( AND2T_91_N094 b )
  + ROUTED  M1 ( 2460000 1220000 0 ) ( 2470000 * )
    NEW M1 ( 2470000 1220000 ) ( * 1230000 )
    NEW M1 ( 2470000 1230000 ) ( 2500000 * )
    NEW M1 ( 2500000 1230000 ) ( * 1250000 )
    NEW M1 ( 2500000 1250000 ) ( 2640000 * )
    NEW M1 ( 2640000 1250000 ) ( * 1270000 0 )
 ;
- net73
  ( Split_74_N112_N133 q0 ) ( AND2T_93_N128 b )
  + ROUTED  M1 ( 2760000 210000 0 ) ( 2700000 * )
    NEW M1 ( 2700000 210000 ) ( * 220000 )
    NEW M1 ( 2700000 220000 ) ( 2660000 * )
    NEW M1 ( 2660000 220000 ) ( * 210000 )
    NEW M1 ( 2660000 210000 ) ( 2650000 * )
    NEW M1 ( 2650000 210000 ) ( * 200000 )
    NEW M1 ( 2650000 200000 ) ( 2620000 * )
    NEW M1 ( 2620000 200000 ) ( * 190000 )
    NEW M1 ( 2620000 190000 ) ( 2580000 * ) VIA12
    NEW M2 ( 2580000 190000 ) VIA23
    NEW M3 ( 2580000 190000 ) ( * 220000 ) VIA23
    NEW M2 ( 2580000 220000 ) VIA12
    NEW M1 ( 2580000 220000 ) ( 2450000 * ) VIA12
    NEW M2 ( 2450000 220000 ) VIA23
    NEW M3 ( 2450000 220000 ) ( * 150000 )
    NEW M3 ( 2450000 150000 ) ( 2430000 * )
    NEW M3 ( 2430000 150000 ) ( * 160000 )
    NEW M3 ( 2430000 160000 ) ( 2420000 * 0 )
 ;
- net74
  ( Split_75_N156_N162 q0 ) ( AND2T_95_N182 b )
  + ROUTED  M1 ( 900000 160000 0 ) ( 800000 * ) VIA12
    NEW M2 ( 800000 160000 ) VIA23
    NEW M3 ( 800000 160000 ) ( * 210000 )
    NEW M3 ( 800000 210000 ) ( 810000 * 0 )
 ;
- net75
  ( DFFT_76_P009 q ) ( Split_96_reg1_data2_N102 a )
  + ROUTED  M1 ( 500000 1830000 0 ) ( 460000 * )
    NEW M1 ( 460000 1830000 ) ( * 1820000 )
    NEW M1 ( 460000 1820000 ) ( 330000 * ) VIA12
    NEW M2 ( 330000 1820000 ) VIA23
    NEW M3 ( 330000 1820000 ) ( * 1720000 ) VIA23
    NEW M2 ( 330000 1720000 ) VIA12
    NEW M1 ( 330000 1720000 ) ( 280000 * )
    NEW M1 ( 280000 1720000 ) ( * 1710000 0 )
 ;
- net76
  ( DFFT_77_P010 q ) ( DFFT_78_N081 a )
  + ROUTED  M1 ( 170000 1830000 0 ) ( 190000 * )
    NEW M1 ( 190000 1830000 ) ( * 1820000 )
    NEW M1 ( 190000 1820000 ) ( 320000 * )
    NEW M1 ( 320000 1820000 ) ( * 1830000 )
    NEW M1 ( 320000 1830000 ) ( 360000 * 0 )
 ;
- net77
  ( DFFT_78_N081 q ) ( Split_97_write_to_Reg1_bit2_N096 a )
  + ROUTED  M3 ( 220000 1830000 0 ) ( * 1820000 )
    NEW M3 ( 220000 1820000 ) ( 210000 * )
    NEW M3 ( 210000 1820000 ) ( * 1720000 ) VIA23
    NEW M2 ( 210000 1720000 ) VIA12
    NEW M1 ( 210000 1720000 ) ( 170000 * )
    NEW M1 ( 170000 1720000 ) ( * 1710000 0 )
 ;
- net78
  ( DFFT_79_P011 q ) ( Split_98_reg2_data2_N103 a )
  + ROUTED  M1 ( 700000 1570000 0 ) ( 690000 * )
    NEW M1 ( 690000 1570000 ) ( * 1580000 )
    NEW M1 ( 690000 1580000 ) ( 580000 * ) VIA12
    NEW M2 ( 580000 1580000 ) VIA23
    NEW M3 ( 580000 1580000 ) ( * 1840000 ) VIA23
    NEW M2 ( 580000 1840000 ) VIA12
    NEW M1 ( 580000 1840000 ) ( 920000 * )
    NEW M1 ( 920000 1840000 ) ( * 1830000 0 )
 ;
- net79
  ( DFFT_80_P012 q ) ( DFFT_81_N082 a )
  + ROUTED  M1 ( 780000 1830000 0 ) ( 740000 * ) VIA12
    NEW M2 ( 740000 1830000 ) VIA23
    NEW M3 ( 740000 1830000 ) ( * 1850000 ) VIA23
    NEW M2 ( 740000 1850000 ) VIA12
    NEW M1 ( 740000 1850000 ) ( 620000 * ) VIA12
    NEW M2 ( 620000 1850000 ) VIA23
    NEW M3 ( 620000 1850000 ) ( * 1830000 )
    NEW M3 ( 620000 1830000 ) ( 590000 * 0 )
 ;
- net80
  ( DFFT_81_N082 q ) ( Split_99_write_to_Reg2_bit2_N097 a )
  + ROUTED  M1 ( 640000 1830000 0 ) ( 710000 * ) VIA12
    NEW M2 ( 710000 1830000 ) VIA23
    NEW M3 ( 710000 1830000 ) ( * 1560000 ) VIA23
    NEW M2 ( 710000 1560000 ) VIA12
    NEW M1 ( 710000 1560000 ) ( 590000 * )
    NEW M1 ( 590000 1560000 ) ( * 1570000 0 )
 ;
- net81
  ( DFFT_82_P013 q ) ( Split_100_reg3_data2_N104 a )
  + ROUTED  M1 ( 1720000 1870000 0 ) ( 1630000 * ) VIA12
    NEW M2 ( 1630000 1870000 ) VIA23
    NEW M3 ( 1630000 1870000 ) ( * 1830000 0 )
 ;
- net82
  ( DFFT_83_P014 q ) ( DFFT_84_N083 a )
  + ROUTED  M1 ( 2260000 1990000 0 ) ( 2310000 * ) VIA12
    NEW M2 ( 2310000 1990000 ) VIA23
    NEW M3 ( 2310000 1990000 ) ( * 1840000 ) VIA23
    NEW M2 ( 2310000 1840000 ) VIA12
    NEW M1 ( 2310000 1840000 ) ( 2390000 * )
    NEW M1 ( 2390000 1840000 ) ( * 1830000 0 )
 ;
- net83
  ( DFFT_84_N083 q ) ( Split_101_write_to_Reg3_bit2_N098 a )
  + ROUTED  M1 ( 2440000 1830000 0 ) ( 2400000 * )
    NEW M1 ( 2400000 1830000 ) ( * 1850000 )
    NEW M1 ( 2400000 1850000 ) ( 2030000 * ) VIA12
    NEW M2 ( 2030000 1850000 ) VIA23
    NEW M3 ( 2030000 1850000 ) ( * 1880000 ) VIA23
    NEW M2 ( 2030000 1880000 ) VIA12
    NEW M1 ( 2030000 1880000 ) ( 1990000 * )
    NEW M1 ( 1990000 1880000 ) ( * 1870000 0 )
 ;
- net84
  ( DFFT_85_P015 q ) ( Split_102_reg4_data2_N105 a )
  + ROUTED  M1 ( 3290000 1830000 0 ) ( 3580000 * ) VIA12
    NEW M2 ( 3580000 1830000 ) VIA23
    NEW M3 ( 3580000 1830000 ) ( * 1700000 ) VIA23
    NEW M2 ( 3580000 1700000 ) VIA12
    NEW M1 ( 3580000 1700000 ) ( 3070000 * )
    NEW M1 ( 3070000 1700000 ) ( * 1710000 0 )
 ;
- net85
  ( DFFT_86_P016 q ) ( DFFT_87_N084 a )
  + ROUTED  M1 ( 3010000 1830000 0 ) ( 3100000 * 0 )
 ;
- net86
  ( DFFT_87_N084 q ) ( Split_103_write_to_Reg4_bit2_N099 a )
  + ROUTED  M1 ( 3180000 1710000 0 ) ( 3100000 * ) VIA12
    NEW M2 ( 3100000 1710000 ) VIA23
    NEW M3 ( 3100000 1710000 ) ( * 1820000 ) VIA23
    NEW M2 ( 3100000 1820000 ) VIA12
    NEW M1 ( 3100000 1820000 ) ( 3150000 * )
    NEW M1 ( 3150000 1820000 ) ( * 1830000 0 )
 ;
- net87
  ( AND2T_88_N024 q ) ( Split_104_N022_N033 a )
  + ROUTED  M1 ( 2080000 1710000 0 ) ( 2000000 * ) VIA12
    NEW M2 ( 2000000 1710000 ) VIA23
    NEW M3 ( 2000000 1710000 ) ( * 1670000 )
    NEW M3 ( 2000000 1670000 ) ( 1990000 * 0 )
 ;
- net88
  ( AND2T_89_N048 q ) ( Split_105_N047_N051 a )
  + ROUTED  M1 ( 1720000 1670000 0 ) ( 1660000 * )
    NEW M1 ( 1660000 1670000 ) ( * 1690000 )
    NEW M1 ( 1660000 1690000 ) ( 1550000 * )
    NEW M1 ( 1550000 1690000 ) ( * 1700000 )
    NEW M1 ( 1550000 1700000 ) ( 1540000 * )
    NEW M1 ( 1540000 1700000 ) ( * 1710000 0 )
 ;
- net89
  ( AND2T_90_N086 q ) ( Split_106_N035_N074 a )
  + ROUTED  M1 ( 2800000 1230000 0 ) ( 2740000 * ) VIA12
    NEW M2 ( 2740000 1230000 ) VIA23
    NEW M3 ( 2740000 1230000 ) ( * 1300000 ) VIA23
    NEW M2 ( 2740000 1300000 ) VIA12
    NEW M1 ( 2740000 1300000 ) ( 2410000 * )
    NEW M1 ( 2410000 1300000 ) ( * 1320000 )
    NEW M1 ( 2410000 1320000 ) ( 2230000 * ) VIA12
    NEW M2 ( 2230000 1320000 ) VIA23
    NEW M3 ( 2230000 1320000 ) ( * 1570000 )
    NEW M3 ( 2230000 1570000 ) ( 2220000 * 0 )
 ;
- net90
  ( AND2T_91_N094 q ) ( Split_107_N054_N100 a )
  + ROUTED  M1 ( 2640000 1230000 0 ) ( 2590000 * ) VIA12
    NEW M2 ( 2590000 1230000 ) VIA23
    NEW M3 ( 2590000 1230000 ) ( * 1460000 ) VIA23
    NEW M2 ( 2590000 1460000 ) VIA12
    NEW M1 ( 2590000 1460000 ) ( 2190000 * ) VIA12
    NEW M2 ( 2190000 1460000 ) VIA23
    NEW M3 ( 2190000 1460000 ) ( * 1570000 ) VIA23
    NEW M2 ( 2190000 1570000 ) VIA12
    NEW M1 ( 2190000 1570000 ) ( 2110000 * 0 )
 ;
- net91
  ( AND2T_92_N115 q ) ( Split_108_N113_N118 a )
  + ROUTED  M1 ( 3030000 420000 0 ) ( 3020000 * )
    NEW M1 ( 3020000 420000 ) ( * 430000 )
    NEW M1 ( 3020000 430000 ) ( 2900000 * )
    NEW M1 ( 2900000 430000 ) ( * 440000 )
    NEW M1 ( 2900000 440000 ) ( 2520000 * ) VIA12
    NEW M2 ( 2520000 440000 ) VIA23
    NEW M3 ( 2520000 440000 ) ( * 180000 ) VIA23
    NEW M2 ( 2520000 180000 ) VIA12
    NEW M1 ( 2520000 180000 ) ( 2600000 * )
    NEW M1 ( 2600000 180000 ) ( * 170000 0 )
 ;
- net92
  ( AND2T_93_N128 q ) ( Split_109_N126_N134 a )
  + ROUTED  M1 ( 2040000 210000 0 ) ( * 200000 )
    NEW M1 ( 2040000 200000 ) ( 2050000 * )
    NEW M1 ( 2050000 200000 ) ( * 190000 )
    NEW M1 ( 2050000 190000 ) ( 2090000 * ) VIA12
    NEW M2 ( 2090000 190000 ) VIA23
    NEW M3 ( 2090000 190000 ) ( * 130000 ) VIA23
    NEW M2 ( 2090000 130000 ) VIA12
    NEW M1 ( 2090000 130000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 130000 ) VIA23
    NEW M3 ( 2680000 130000 ) ( * 180000 ) VIA23
    NEW M2 ( 2680000 180000 ) VIA12
    NEW M1 ( 2680000 180000 ) ( 2760000 * )
    NEW M1 ( 2760000 180000 ) ( * 170000 0 )
 ;
- net93
  ( AND2T_94_N164 q ) ( Split_110_N122_N157 a )
  + ROUTED  M3 ( 650000 170000 0 ) ( * 150000 )
    NEW M3 ( 650000 150000 ) ( 660000 * )
    NEW M3 ( 660000 150000 ) ( * 60000 ) VIA23
    NEW M2 ( 660000 60000 ) VIA12
    NEW M1 ( 660000 60000 ) ( 1940000 * ) VIA12
    NEW M2 ( 1940000 60000 ) VIA23
    NEW M3 ( 1940000 60000 ) ( * 200000 ) VIA23
    NEW M2 ( 1940000 200000 ) VIA12
    NEW M1 ( 1940000 200000 ) ( 1660000 * )
    NEW M1 ( 1660000 200000 ) ( * 210000 0 )
 ;
- net94
  ( AND2T_95_N182 q ) ( Split_111_N137_N188 a )
  + ROUTED  M1 ( 810000 170000 0 ) ( * 180000 )
    NEW M1 ( 810000 180000 ) ( 960000 * )
    NEW M1 ( 960000 180000 ) ( * 190000 )
    NEW M1 ( 960000 190000 ) ( 1550000 * )
    NEW M1 ( 1550000 190000 ) ( * 210000 0 )
 ;
- net95
  ( Split_96_reg1_data2_N102 q0 ) ( AND2T_245_P075 a )
  + ROUTED  M1 ( 280000 1660000 0 ) ( 290000 * )
    NEW M1 ( 290000 1660000 ) ( * 1670000 )
    NEW M1 ( 290000 1670000 ) ( 390000 * )
    NEW M1 ( 390000 1670000 ) ( * 1680000 )
    NEW M1 ( 390000 1680000 ) ( 500000 * )
    NEW M1 ( 500000 1680000 ) ( * 1670000 0 )
 ;
- net96
  ( Split_97_write_to_Reg1_bit2_N096 q0 ) ( Split_214_P047_N003 a )
  + ROUTED  M1 ( 390000 1710000 0 ) ( 340000 * ) VIA12
    NEW M2 ( 340000 1710000 ) VIA23
    NEW M3 ( 340000 1710000 ) ( * 1650000 ) VIA23
    NEW M2 ( 340000 1650000 ) VIA12
    NEW M1 ( 340000 1650000 ) ( 170000 * )
    NEW M1 ( 170000 1650000 ) ( * 1660000 0 )
 ;
- net97
  ( Split_98_reg2_data2_N103 q0 ) ( AND2T_259_P082 a )
  + ROUTED  M3 ( 700000 1520000 0 ) ( * 1530000 )
    NEW M3 ( 700000 1530000 ) ( 730000 * )
    NEW M3 ( 730000 1530000 ) ( * 1540000 ) VIA23
    NEW M2 ( 730000 1540000 ) VIA12
    NEW M1 ( 730000 1540000 ) ( 1060000 * )
    NEW M1 ( 1060000 1540000 ) ( * 1530000 0 )
 ;
- net98
  ( Split_99_write_to_Reg2_bit2_N097 q0 ) ( Split_221_P054_N030 a )
  + ROUTED  M1 ( 950000 1570000 0 ) ( 820000 * )
    NEW M1 ( 820000 1570000 ) ( * 1580000 )
    NEW M1 ( 820000 1580000 ) ( 720000 * )
    NEW M1 ( 720000 1580000 ) ( * 1550000 )
    NEW M1 ( 720000 1550000 ) ( 640000 * )
    NEW M1 ( 640000 1550000 ) ( * 1540000 )
    NEW M1 ( 640000 1540000 ) ( 590000 * )
    NEW M1 ( 590000 1540000 ) ( * 1520000 0 )
 ;
- net99
  ( Split_100_reg3_data2_N104 q0 ) ( AND2T_273_P089 a )
  + ROUTED  M1 ( 1830000 1830000 0 ) ( 1720000 * )
    NEW M1 ( 1720000 1830000 ) ( * 1820000 0 )
 ;
- net100
  ( Split_101_write_to_Reg3_bit2_N098 q0 ) ( Split_228_P061_N152 a )
  + ROUTED  M1 ( 2100000 1870000 0 ) ( 2020000 * ) VIA12
    NEW M2 ( 2020000 1870000 ) VIA23
    NEW M3 ( 2020000 1870000 ) ( * 1810000 )
    NEW M3 ( 2020000 1810000 ) ( 2000000 * )
    NEW M3 ( 2000000 1810000 ) ( * 1820000 )
    NEW M3 ( 2000000 1820000 ) ( 1990000 * 0 )
 ;
- net101
  ( Split_102_reg4_data2_N105 q0 ) ( AND2T_287_P096 a )
  + ROUTED  M1 ( 2800000 1670000 0 ) ( 2860000 * )
    NEW M1 ( 2860000 1670000 ) ( * 1660000 )
    NEW M1 ( 2860000 1660000 ) ( 2870000 * )
    NEW M1 ( 2870000 1660000 ) ( * 1650000 )
    NEW M1 ( 2870000 1650000 ) ( 3070000 * )
    NEW M1 ( 3070000 1650000 ) ( * 1660000 0 )
 ;
- net102
  ( Split_103_write_to_Reg4_bit2_N099 q0 ) ( Split_235_P068_N211 a )
  + ROUTED  M1 ( 2960000 1710000 0 ) ( 3020000 * )
    NEW M1 ( 3020000 1710000 ) ( * 1680000 )
    NEW M1 ( 3020000 1680000 ) ( 3180000 * )
    NEW M1 ( 3180000 1680000 ) ( * 1660000 0 )
 ;
- net103
  ( Split_104_N022_N033 q0 ) ( AND2T_125_N056 b )
  + ROUTED  M3 ( 2080000 1660000 0 ) ( * 1670000 )
    NEW M3 ( 2080000 1670000 ) ( 2100000 * )
    NEW M3 ( 2100000 1670000 ) ( * 1700000 ) VIA23
    NEW M2 ( 2100000 1700000 ) VIA12
    NEW M1 ( 2100000 1700000 ) ( 2260000 * )
    NEW M1 ( 2260000 1700000 ) ( * 1710000 0 )
 ;
- net104
  ( Split_105_N047_N051 q0 ) ( AND2T_127_N095 a )
  + ROUTED  M1 ( 1110000 1670000 0 ) ( 1170000 * )
    NEW M1 ( 1170000 1670000 ) ( * 1690000 )
    NEW M1 ( 1170000 1690000 ) ( 1540000 * ) VIA12
    NEW M2 ( 1540000 1690000 ) VIA23
    NEW M3 ( 1540000 1690000 ) ( * 1660000 0 )
 ;
- net105
  ( Split_106_N035_N074 q0 ) ( AND2T_126_N077 a )
  + ROUTED  M1 ( 1380000 1670000 0 ) ( 1440000 * ) VIA12
    NEW M2 ( 1440000 1670000 ) VIA23
    NEW M3 ( 1440000 1670000 ) ( * 1610000 ) VIA23
    NEW M2 ( 1440000 1610000 ) VIA12
    NEW M1 ( 1440000 1610000 ) ( 2160000 * ) VIA12
    NEW M2 ( 2160000 1610000 ) VIA23
    NEW M3 ( 2160000 1610000 ) ( * 1520000 ) VIA23
    NEW M2 ( 2160000 1520000 ) VIA12
    NEW M1 ( 2160000 1520000 ) ( 2220000 * 0 )
 ;
- net106
  ( Split_107_N054_N100 q0 ) ( AND2T_127_N095 b )
  + ROUTED  M3 ( 2110000 1520000 0 ) ( * 1550000 )
    NEW M3 ( 2110000 1550000 ) ( 2130000 * )
    NEW M3 ( 2130000 1550000 ) ( * 1770000 ) VIA23
    NEW M2 ( 2130000 1770000 ) VIA12
    NEW M1 ( 2130000 1770000 ) ( 1110000 * ) VIA12
    NEW M2 ( 1110000 1770000 ) VIA23
    NEW M3 ( 1110000 1770000 ) ( * 1730000 ) VIA23
    NEW M2 ( 1110000 1730000 ) VIA12
    NEW M1 ( 1110000 1730000 ) ( 1180000 * )
    NEW M1 ( 1180000 1730000 ) ( * 1710000 0 )
 ;
- net107
  ( Split_108_N113_N118 q0 ) ( AND2T_129_N139 b )
  + ROUTED  M1 ( 2240000 420000 0 ) ( 2250000 * )
    NEW M1 ( 2250000 420000 ) ( * 410000 )
    NEW M1 ( 2250000 410000 ) ( 2310000 * )
    NEW M1 ( 2310000 410000 ) ( * 400000 )
    NEW M1 ( 2310000 400000 ) ( 3030000 * ) VIA12
    NEW M2 ( 3030000 400000 ) VIA23
    NEW M3 ( 3030000 400000 ) ( * 370000 0 )
 ;
- net108
  ( Split_109_N126_N134 q0 ) ( AND2T_131_N183 a )
  + ROUTED  M1 ( 2040000 160000 0 ) ( 2050000 * )
    NEW M1 ( 2050000 160000 ) ( * 150000 )
    NEW M1 ( 2050000 150000 ) ( 2130000 * ) VIA12
    NEW M2 ( 2130000 150000 ) VIA23
    NEW M3 ( 2130000 150000 ) ( * 370000 ) VIA23
    NEW M2 ( 2130000 370000 ) VIA12
    NEW M1 ( 2130000 370000 ) ( 2160000 * ) VIA12
    NEW M2 ( 2160000 370000 ) VIA23
    NEW M3 ( 2160000 370000 ) ( 2180000 * ) VIA23
    NEW M2 ( 2180000 370000 ) VIA12
    NEW M1 ( 2180000 370000 ) ( 2330000 * )
    NEW M1 ( 2330000 370000 ) ( * 380000 0 )
 ;
- net109
  ( Split_110_N122_N157 q0 ) ( AND2T_130_N160 a )
  + ROUTED  M1 ( 2490000 380000 0 ) ( 2550000 * )
    NEW M1 ( 2550000 380000 ) ( * 370000 )
    NEW M1 ( 2550000 370000 ) ( 2570000 * ) VIA12
    NEW M2 ( 2570000 370000 ) VIA23
    NEW M3 ( 2570000 370000 ) ( * 290000 ) VIA23
    NEW M2 ( 2570000 290000 ) VIA12
    NEW M1 ( 2570000 290000 ) ( 1760000 * ) VIA12
    NEW M2 ( 1760000 290000 ) VIA23
    NEW M3 ( 1760000 290000 ) ( * 170000 ) VIA23
    NEW M2 ( 1760000 170000 ) VIA12
    NEW M1 ( 1760000 170000 ) ( 1660000 * )
    NEW M1 ( 1660000 170000 ) ( * 160000 0 )
 ;
- net110
  ( Split_111_N137_N188 q0 ) ( AND2T_131_N183 b )
  + ROUTED  M1 ( 1550000 160000 0 ) ( 1560000 * )
    NEW M1 ( 1560000 160000 ) ( * 170000 )
    NEW M1 ( 1560000 170000 ) ( 1650000 * ) VIA12
    NEW M2 ( 1650000 170000 ) VIA23
    NEW M3 ( 1650000 170000 ) ( * 440000 ) VIA23
    NEW M2 ( 1650000 440000 ) VIA12
    NEW M1 ( 1650000 440000 ) ( 2270000 * )
    NEW M1 ( 2270000 440000 ) ( * 430000 )
    NEW M1 ( 2270000 430000 ) ( 2320000 * )
    NEW M1 ( 2320000 430000 ) ( * 410000 )
    NEW M1 ( 2320000 410000 ) ( 2400000 * )
    NEW M1 ( 2400000 410000 ) ( * 420000 0 )
 ;
- net111
  ( DFFT_112_P017 q ) ( Split_132_reg1_data3_N140 a )
  + ROUTED  M1 ( 360000 1370000 0 ) ( 370000 * )
    NEW M1 ( 370000 1370000 ) ( * 1360000 )
    NEW M1 ( 370000 1360000 ) ( 420000 * ) VIA12
    NEW M2 ( 420000 1360000 ) VIA23
    NEW M3 ( 420000 1360000 ) ( * 1270000 0 )
 ;
- net112
  ( DFFT_113_P018 q ) ( DFFT_114_N108 a )
  + ROUTED  M1 ( 220000 1530000 0 ) ( 190000 * ) VIA12
    NEW M2 ( 190000 1530000 ) VIA23
    NEW M3 ( 190000 1530000 ) ( * 1450000 )
    NEW M3 ( 190000 1450000 ) ( 170000 * )
    NEW M3 ( 170000 1450000 ) ( * 1420000 )
    NEW M3 ( 170000 1420000 ) ( 160000 * )
    NEW M3 ( 160000 1420000 ) ( * 1370000 )
    NEW M3 ( 160000 1370000 ) ( 170000 * 0 )
 ;
- net113
  ( DFFT_114_N108 q ) ( Split_133_write_to_Reg1_bit3_N129 a )
  + ROUTED  M1 ( 220000 1370000 0 ) ( 300000 * ) VIA12
    NEW M2 ( 300000 1370000 ) VIA23
    NEW M3 ( 300000 1370000 ) ( * 1270000 )
    NEW M3 ( 300000 1270000 ) ( 310000 * 0 )
 ;
- net114
  ( DFFT_115_P019 q ) ( Split_134_reg2_data3_N141 a )
  + ROUTED  M1 ( 860000 1530000 0 ) ( 820000 * ) VIA12
    NEW M2 ( 820000 1530000 ) VIA23
    NEW M3 ( 820000 1530000 ) ( * 1510000 )
    NEW M3 ( 820000 1510000 ) ( 810000 * )
    NEW M3 ( 810000 1510000 ) ( * 1400000 ) VIA23
    NEW M2 ( 810000 1400000 ) VIA12
    NEW M1 ( 810000 1400000 ) ( 1010000 * )
    NEW M1 ( 1010000 1400000 ) ( * 1410000 0 )
 ;
- net115
  ( DFFT_116_P020 q ) ( DFFT_117_N109 a )
  + ROUTED  M1 ( 500000 1530000 0 ) ( 460000 * )
    NEW M1 ( 460000 1530000 ) ( * 1540000 )
    NEW M1 ( 460000 1540000 ) ( 310000 * )
    NEW M1 ( 310000 1540000 ) ( * 1530000 0 )
 ;
- net116
  ( DFFT_117_N109 q ) ( Split_135_write_to_Reg2_bit3_N130 a )
  + ROUTED  M3 ( 450000 1410000 0 ) ( * 1510000 ) VIA23
    NEW M2 ( 450000 1510000 ) VIA12
    NEW M1 ( 450000 1510000 ) ( 360000 * )
    NEW M1 ( 360000 1510000 ) ( * 1530000 0 )
 ;
- net117
  ( DFFT_118_P021 q ) ( Split_136_reg3_data3_N142 a )
  + ROUTED  M1 ( 1880000 1530000 0 ) ( 1840000 * )
    NEW M1 ( 1840000 1530000 ) ( * 1540000 )
    NEW M1 ( 1840000 1540000 ) ( 1820000 * ) VIA12
    NEW M2 ( 1820000 1540000 ) VIA23
    NEW M3 ( 1820000 1540000 ) ( * 1420000 ) VIA23
    NEW M2 ( 1820000 1420000 ) VIA12
    NEW M1 ( 1820000 1420000 ) ( 1740000 * )
    NEW M1 ( 1740000 1420000 ) ( * 1410000 )
    NEW M1 ( 1740000 1410000 ) ( 1700000 * )
    NEW M1 ( 1700000 1410000 ) ( * 1400000 )
    NEW M1 ( 1700000 1400000 ) ( 1580000 * )
    NEW M1 ( 1580000 1400000 ) ( * 1410000 0 )
 ;
- net118
  ( DFFT_119_P022 q ) ( DFFT_120_N110 a )
  + ROUTED  M1 ( 2020000 1530000 0 ) ( 2080000 * ) VIA12
    NEW M2 ( 2080000 1530000 ) VIA23
    NEW M3 ( 2080000 1530000 ) ( * 1370000 ) VIA23
    NEW M2 ( 2080000 1370000 ) VIA12
    NEW M1 ( 2080000 1370000 ) ( 2250000 * 0 )
 ;
- net119
  ( DFFT_120_N110 q ) ( Split_137_write_to_Reg3_bit3_N131 a )
  + ROUTED  M1 ( 2140000 1410000 0 ) ( 2240000 * )
    NEW M1 ( 2240000 1410000 ) ( * 1400000 )
    NEW M1 ( 2240000 1400000 ) ( 2260000 * )
    NEW M1 ( 2260000 1400000 ) ( * 1390000 )
    NEW M1 ( 2260000 1390000 ) ( 2300000 * )
    NEW M1 ( 2300000 1390000 ) ( * 1370000 0 )
 ;
- net120
  ( DFFT_121_P023 q ) ( Split_138_reg4_data3_N143 a )
  + ROUTED  M1 ( 3000000 1410000 0 ) ( 2920000 * ) VIA12
    NEW M2 ( 2920000 1410000 ) VIA23
    NEW M3 ( 2920000 1410000 ) ( * 1520000 ) VIA23
    NEW M2 ( 2920000 1520000 ) VIA12
    NEW M1 ( 2920000 1520000 ) ( 2970000 * )
    NEW M1 ( 2970000 1520000 ) ( * 1530000 0 )
 ;
- net121
  ( DFFT_122_P024 q ) ( DFFT_123_N111 a )
  + ROUTED  M1 ( 3110000 1530000 0 ) ( 3200000 * 0 )
 ;
- net122
  ( DFFT_123_N111 q ) ( Split_139_write_to_Reg4_bit3_N132 a )
  + ROUTED  M3 ( 3250000 1530000 0 ) ( * 1520000 )
    NEW M3 ( 3250000 1520000 ) ( 3240000 * )
    NEW M3 ( 3240000 1520000 ) ( * 1400000 ) VIA23
    NEW M2 ( 3240000 1400000 ) VIA12
    NEW M1 ( 3240000 1400000 ) ( 3110000 * )
    NEW M1 ( 3110000 1400000 ) ( * 1410000 0 )
 ;
- net123
  ( AND2T_124_N034 q ) ( Split_140_N023_N036 a )
  + ROUTED  M1 ( 2510000 1710000 0 ) ( 2430000 * ) VIA12
    NEW M2 ( 2430000 1710000 ) VIA23
    NEW M3 ( 2430000 1710000 ) ( * 1670000 )
    NEW M3 ( 2430000 1670000 ) ( 2420000 * 0 )
 ;
- net124
  ( AND2T_125_N056 q ) ( Split_141_N052_read_from_reg3_2 a )
  + ROUTED  M1 ( 2530000 1870000 0 ) ( 2470000 * ) VIA12
    NEW M2 ( 2470000 1870000 ) VIA23
    NEW M3 ( 2470000 1870000 ) ( * 1730000 ) VIA23
    NEW M2 ( 2470000 1730000 ) VIA12
    NEW M1 ( 2470000 1730000 ) ( 2380000 * ) VIA12
    NEW M2 ( 2380000 1730000 ) VIA23
    NEW M3 ( 2380000 1730000 ) ( * 1680000 ) VIA23
    NEW M2 ( 2380000 1680000 ) VIA12
    NEW M1 ( 2380000 1680000 ) ( 2260000 * )
    NEW M1 ( 2260000 1680000 ) ( * 1670000 0 )
 ;
- net125
  ( AND2T_126_N077 q ) ( Split_142_N068_N079 a )
  + ROUTED  M1 ( 1270000 1710000 0 ) ( 1320000 * ) VIA12
    NEW M2 ( 1320000 1710000 ) VIA23
    NEW M3 ( 1320000 1710000 ) ( * 1660000 ) VIA23
    NEW M2 ( 1320000 1660000 ) VIA12
    NEW M1 ( 1320000 1660000 ) ( 1450000 * )
    NEW M1 ( 1450000 1660000 ) ( * 1670000 0 )
 ;
- net126
  ( AND2T_127_N095 q ) ( Split_143_N091_read_from_reg1_2 a )
  + ROUTED  M3 ( 1180000 1670000 0 ) ( * 1690000 )
    NEW M3 ( 1180000 1690000 ) ( 1190000 * )
    NEW M3 ( 1190000 1690000 ) ( * 1720000 )
    NEW M3 ( 1190000 1720000 ) ( 1170000 * ) VIA23
    NEW M2 ( 1170000 1720000 ) VIA12
    NEW M1 ( 1170000 1720000 ) ( 1000000 * )
    NEW M1 ( 1000000 1720000 ) ( * 1710000 0 )
 ;
- net127
  ( AND2T_128_N121 q ) ( Split_144_N114_read_from_reg4_6 a )
  + ROUTED  M1 ( 2940000 380000 0 ) ( 2910000 * ) VIA12
    NEW M2 ( 2910000 380000 ) VIA23
    NEW M3 ( 2910000 380000 ) ( * 560000 ) VIA23
    NEW M2 ( 2910000 560000 ) VIA12
    NEW M1 ( 2910000 560000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 560000 ) VIA23
    NEW M3 ( 2680000 560000 ) ( * 800000 ) VIA23
    NEW M2 ( 2680000 800000 ) VIA12
    NEW M1 ( 2680000 800000 ) ( 2640000 * 0 )
 ;
- net128
  ( AND2T_129_N139 q ) ( Split_145_N135_N145 a )
  + ROUTED  M3 ( 2240000 380000 0 ) ( * 410000 )
    NEW M3 ( 2240000 410000 ) ( 2230000 * )
    NEW M3 ( 2230000 410000 ) ( * 530000 ) VIA23
    NEW M2 ( 2230000 530000 ) VIA12
    NEW M1 ( 2230000 530000 ) ( 1970000 * ) VIA12
    NEW M2 ( 1970000 530000 ) VIA23
    NEW M3 ( 1970000 530000 ) ( * 800000 )
    NEW M3 ( 1970000 800000 ) ( 1940000 * 0 )
 ;
- net129
  ( AND2T_130_N160 q ) ( Split_146_N155_read_from_reg2_6 a )
  + ROUTED  M1 ( 2650000 420000 0 ) ( 2580000 * ) VIA12
    NEW M2 ( 2580000 420000 ) VIA23
    NEW M3 ( 2580000 420000 ) ( * 380000 )
    NEW M3 ( 2580000 380000 ) ( 2560000 * 0 )
 ;
- net130
  ( AND2T_131_N183 q ) ( Split_147_N174_N189 a )
  + ROUTED  M1 ( 2460000 620000 0 ) ( 2560000 * )
    NEW M1 ( 2560000 620000 ) ( * 630000 )
    NEW M1 ( 2560000 630000 ) ( 2580000 * ) VIA12
    NEW M2 ( 2580000 630000 ) VIA23
    NEW M3 ( 2580000 630000 ) ( * 450000 ) VIA23
    NEW M2 ( 2580000 450000 ) VIA12
    NEW M1 ( 2580000 450000 ) ( 2320000 * ) VIA12
    NEW M2 ( 2320000 450000 ) VIA23
    NEW M3 ( 2320000 450000 ) ( * 390000 ) VIA23
    NEW M2 ( 2320000 390000 ) VIA12
    NEW M1 ( 2320000 390000 ) ( 2400000 * )
    NEW M1 ( 2400000 390000 ) ( * 380000 0 )
 ;
- net131
  ( Split_132_reg1_data3_N140 q0 ) ( AND2T_247_P076 a )
  + ROUTED  M1 ( 420000 1220000 0 ) ( 430000 * )
    NEW M1 ( 430000 1220000 ) ( * 1210000 )
    NEW M1 ( 430000 1210000 ) ( 670000 * )
    NEW M1 ( 670000 1210000 ) ( * 1230000 0 )
 ;
- net132
  ( Split_133_write_to_Reg1_bit3_N129 q0 ) ( Split_215_P048_N004 a )
  + ROUTED  M1 ( 310000 1220000 0 ) ( 320000 * )
    NEW M1 ( 320000 1220000 ) ( * 1230000 )
    NEW M1 ( 320000 1230000 ) ( 410000 * ) VIA12
    NEW M2 ( 410000 1230000 ) VIA23
    NEW M3 ( 410000 1230000 ) ( * 1490000 ) VIA23
    NEW M2 ( 410000 1490000 ) VIA12
    NEW M1 ( 410000 1490000 ) ( 740000 * ) VIA12
    NEW M2 ( 740000 1490000 ) VIA23
    NEW M3 ( 740000 1490000 ) ( * 1280000 ) VIA23
    NEW M2 ( 740000 1280000 ) VIA12
    NEW M1 ( 740000 1280000 ) ( 830000 * )
    NEW M1 ( 830000 1280000 ) ( * 1270000 0 )
 ;
- net133
  ( Split_134_reg2_data3_N141 q0 ) ( AND2T_261_P083 a )
  + ROUTED  M1 ( 1010000 1360000 0 ) ( 850000 * )
    NEW M1 ( 850000 1360000 ) ( * 1370000 0 )
 ;
- net134
  ( Split_135_write_to_Reg2_bit3_N130 q0 ) ( Split_222_P055_N049 a )
  + ROUTED  M1 ( 560000 1410000 0 ) ( 480000 * ) VIA12
    NEW M2 ( 480000 1410000 ) VIA23
    NEW M3 ( 480000 1410000 ) ( * 1350000 )
    NEW M3 ( 480000 1350000 ) ( 460000 * )
    NEW M3 ( 460000 1350000 ) ( * 1360000 )
    NEW M3 ( 460000 1360000 ) ( 450000 * 0 )
 ;
- net135
  ( Split_136_reg3_data3_N142 q0 ) ( AND2T_275_P090 a )
  + ROUTED  M1 ( 1690000 1370000 0 ) ( 1580000 * )
    NEW M1 ( 1580000 1370000 ) ( * 1360000 0 )
 ;
- net136
  ( Split_137_write_to_Reg3_bit3_N131 q0 ) ( Split_229_P062_N163 a )
  + ROUTED  M1 ( 2140000 1360000 0 ) ( 2060000 * )
    NEW M1 ( 2060000 1360000 ) ( * 1380000 )
    NEW M1 ( 2060000 1380000 ) ( 2050000 * )
    NEW M1 ( 2050000 1380000 ) ( * 1390000 )
    NEW M1 ( 2050000 1390000 ) ( 2030000 * )
    NEW M1 ( 2030000 1390000 ) ( * 1410000 0 )
 ;
- net137
  ( Split_138_reg4_data3_N143 q0 ) ( AND2T_289_P097 a )
  + ROUTED  M1 ( 2730000 1370000 0 ) ( 2790000 * )
    NEW M1 ( 2790000 1370000 ) ( * 1380000 )
    NEW M1 ( 2790000 1380000 ) ( 3000000 * )
    NEW M1 ( 3000000 1380000 ) ( * 1360000 0 )
 ;
- net138
  ( Split_139_write_to_Reg4_bit3_N132 q0 ) ( Split_236_P069_N214 a )
  + ROUTED  M1 ( 2890000 1410000 0 ) ( 2900000 * )
    NEW M1 ( 2900000 1410000 ) ( * 1400000 )
    NEW M1 ( 2900000 1400000 ) ( 2930000 * ) VIA12
    NEW M2 ( 2930000 1400000 ) VIA23
    NEW M3 ( 2930000 1400000 ) ( * 1350000 ) VIA23
    NEW M2 ( 2930000 1350000 ) VIA12
    NEW M1 ( 2930000 1350000 ) ( 3110000 * )
    NEW M1 ( 3110000 1350000 ) ( * 1360000 0 )
 ;
- net139
  ( Split_140_N023_N036 q0 ) ( Split_149_read_from_reg4_2_read_from_reg4_3 a )
  + ROUTED  M1 ( 2510000 1660000 0 ) ( 2520000 * )
    NEW M1 ( 2520000 1660000 ) ( * 1650000 )
    NEW M1 ( 2520000 1650000 ) ( 2650000 * ) VIA12
    NEW M2 ( 2650000 1650000 ) VIA23
    NEW M3 ( 2650000 1650000 ) ( * 1570000 0 )
 ;
- net140
  ( Split_141_N052_read_from_reg3_2 q0 ) ( AND2T_306_N080 b )
  + ROUTED  M3 ( 2530000 1820000 0 ) ( * 1810000 )
    NEW M3 ( 2530000 1810000 ) ( 2560000 * )
    NEW M3 ( 2560000 1810000 ) ( * 1860000 ) VIA23
    NEW M2 ( 2560000 1860000 ) VIA12
    NEW M1 ( 2560000 1860000 ) ( 2710000 * )
    NEW M1 ( 2710000 1860000 ) ( * 1870000 0 )
 ;
- net141
  ( Split_142_N068_N079 q0 ) ( Split_152_read_from_reg2_2_read_from_reg2_3 a )
  + ROUTED  M3 ( 1270000 1660000 0 ) ( * 1640000 )
    NEW M3 ( 1270000 1640000 ) ( 1290000 * )
    NEW M3 ( 1290000 1640000 ) ( * 1580000 ) VIA23
    NEW M2 ( 1290000 1580000 ) VIA12
    NEW M1 ( 1290000 1580000 ) ( 1400000 * )
    NEW M1 ( 1400000 1580000 ) ( * 1570000 0 )
 ;
- net142
  ( Split_143_N091_read_from_reg1_2 q0 ) ( AND2T_304_N053 b )
  + ROUTED  M1 ( 1000000 1660000 0 ) ( 900000 * ) VIA12
    NEW M2 ( 900000 1660000 ) VIA23
    NEW M3 ( 900000 1660000 ) ( * 1710000 )
    NEW M3 ( 900000 1710000 ) ( 910000 * 0 )
 ;
- net143
  ( Split_144_N114_read_from_reg4_6 q0 ) ( AND2T_323_N215 a )
  + ROUTED  M1 ( 2750000 760000 0 ) ( 2640000 * )
    NEW M1 ( 2640000 760000 ) ( * 750000 0 )
 ;
- net144
  ( Split_145_N135_N145 q0 ) ( Split_156_read_from_reg3_5_read_from_reg3_6 a )
  + ROUTED  M1 ( 1940000 750000 0 ) ( 1860000 * ) VIA12
    NEW M2 ( 1860000 750000 ) VIA23
    NEW M3 ( 1860000 750000 ) ( * 800000 )
    NEW M3 ( 1860000 800000 ) ( 1830000 * 0 )
 ;
- net145
  ( Split_146_N155_read_from_reg2_6 q0 ) ( AND2T_321_N210 a )
  + ROUTED  M1 ( 1620000 380000 0 ) ( 1630000 * )
    NEW M1 ( 1630000 380000 ) ( * 390000 )
    NEW M1 ( 1630000 390000 ) ( 1680000 * )
    NEW M1 ( 1680000 390000 ) ( * 400000 )
    NEW M1 ( 1680000 400000 ) ( 1700000 * ) VIA12
    NEW M2 ( 1700000 400000 ) VIA23
    NEW M3 ( 1700000 400000 ) ( * 250000 ) VIA23
    NEW M2 ( 1700000 250000 ) VIA12
    NEW M1 ( 1700000 250000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 250000 ) VIA23
    NEW M3 ( 2680000 250000 ) ( * 380000 )
    NEW M3 ( 2680000 380000 ) ( 2660000 * )
    NEW M3 ( 2660000 380000 ) ( * 370000 )
    NEW M3 ( 2660000 370000 ) ( 2650000 * 0 )
 ;
- net146
  ( Split_147_N174_N189 q0 ) ( Split_159_read_from_reg1_5_read_from_reg1_6 a )
  + ROUTED  M1 ( 2460000 570000 0 ) ( 2380000 * ) VIA12
    NEW M2 ( 2380000 570000 ) VIA23
    NEW M3 ( 2380000 570000 ) ( * 620000 )
    NEW M3 ( 2380000 620000 ) ( 2350000 * 0 )
 ;
- net147
  ( Split_148_read_from_reg4_0_read_from_reg4_1 q0 ) ( AND2T_303_N025 b )
  + ROUTED  M1 ( 2960000 2030000 0 ) ( 2920000 * )
    NEW M1 ( 2920000 2030000 ) ( * 2020000 )
    NEW M1 ( 2920000 2020000 ) ( 2820000 * )
    NEW M1 ( 2820000 2020000 ) ( * 2010000 )
    NEW M1 ( 2820000 2010000 ) ( 2640000 * )
    NEW M1 ( 2640000 2010000 ) ( * 2000000 )
    NEW M1 ( 2640000 2000000 ) ( 2620000 * )
    NEW M1 ( 2620000 2000000 ) ( * 1980000 0 )
 ;
- net148
  ( Split_149_read_from_reg4_2_read_from_reg4_3 q0 ) ( AND2T_311_N127 b )
  + ROUTED  M1 ( 2460000 1410000 0 ) ( 2540000 * )
    NEW M1 ( 2540000 1410000 ) ( * 1400000 )
    NEW M1 ( 2540000 1400000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 1400000 ) VIA23
    NEW M3 ( 2680000 1400000 ) ( * 1510000 ) VIA23
    NEW M2 ( 2680000 1510000 ) VIA12
    NEW M1 ( 2680000 1510000 ) ( 2650000 * )
    NEW M1 ( 2650000 1510000 ) ( * 1520000 0 )
 ;
- net149
  ( Split_150_read_from_reg3_0_read_from_reg3_1 q0 ) ( AND2T_302_N020 a )
  + ROUTED  M1 ( 2460000 1990000 0 ) ( 2350000 * )
    NEW M1 ( 2350000 1990000 ) ( * 1980000 0 )
 ;
- net150
  ( Split_151_read_from_reg2_0_read_from_reg2_1 q0 ) ( AND2T_301_N017 b )
  + ROUTED  M1 ( 1960000 2030000 0 ) ( 1900000 * ) VIA12
    NEW M2 ( 1900000 2030000 ) VIA23
    NEW M3 ( 1900000 2030000 ) ( * 2010000 )
    NEW M3 ( 1900000 2010000 ) ( 1890000 * )
    NEW M3 ( 1890000 2010000 ) ( * 2000000 )
    NEW M3 ( 1890000 2000000 ) ( 1880000 * )
    NEW M3 ( 1880000 2000000 ) ( * 1970000 ) VIA23
    NEW M2 ( 1880000 1970000 ) VIA12
    NEW M1 ( 1880000 1970000 ) ( 1600000 * )
    NEW M1 ( 1600000 1970000 ) ( * 1980000 0 )
 ;
- net151
  ( Split_152_read_from_reg2_2_read_from_reg2_3 q0 ) ( AND2T_309_N107 b )
  + ROUTED  M1 ( 1190000 1410000 0 ) ( 1130000 * ) VIA12
    NEW M2 ( 1130000 1410000 ) VIA23
    NEW M3 ( 1130000 1410000 ) ( * 1430000 )
    NEW M3 ( 1130000 1430000 ) ( 1120000 * )
    NEW M3 ( 1120000 1430000 ) ( * 1510000 ) VIA23
    NEW M2 ( 1120000 1510000 ) VIA12
    NEW M1 ( 1120000 1510000 ) ( 1400000 * )
    NEW M1 ( 1400000 1510000 ) ( * 1520000 0 )
 ;
- net152
  ( Split_153_read_from_reg1_0_read_from_reg1_1 q0 ) ( AND2T_300_N014 a )
  + ROUTED  M1 ( 1000000 1980000 0 ) ( 840000 * )
    NEW M1 ( 840000 1980000 ) ( * 1990000 0 )
 ;
- net153
  ( Split_154_read_from_reg4_4_read_from_reg4_5 q0 ) ( AND2T_319_N205 a )
  + ROUTED  M1 ( 2480000 760000 0 ) ( 2370000 * )
    NEW M1 ( 2370000 760000 ) ( * 750000 0 )
 ;
- net154
  ( Split_155_read_from_reg3_3_read_from_reg3_4 q0 ) ( AND2T_314_N172 a )
  + ROUTED  M1 ( 1920000 940000 0 ) ( 1810000 * )
    NEW M1 ( 1810000 940000 ) ( * 930000 0 )
 ;
- net155
  ( Split_156_read_from_reg3_5_read_from_reg3_6 q0 ) ( AND2T_322_N213 b )
  + ROUTED  M1 ( 1830000 750000 0 ) ( 1630000 * ) VIA12
    NEW M2 ( 1630000 750000 ) VIA23
    NEW M3 ( 1630000 750000 ) ( * 780000 ) VIA23
    NEW M2 ( 1630000 780000 ) VIA12
    NEW M1 ( 1630000 780000 ) ( 1000000 * )
    NEW M1 ( 1000000 780000 ) ( * 790000 )
    NEW M1 ( 1000000 790000 ) ( 940000 * )
    NEW M1 ( 940000 790000 ) ( * 800000 0 )
 ;
- net156
  ( Split_157_read_from_reg2_4_read_from_reg2_5 q0 ) ( AND2T_317_N197 a )
  + ROUTED  M1 ( 2760000 370000 0 ) ( * 360000 )
    NEW M1 ( 2760000 360000 ) ( 2670000 * )
    NEW M1 ( 2670000 360000 ) ( * 350000 )
    NEW M1 ( 2670000 350000 ) ( 1910000 * )
    NEW M1 ( 1910000 350000 ) ( * 340000 )
    NEW M1 ( 1910000 340000 ) ( 1220000 * ) VIA12
    NEW M2 ( 1220000 340000 ) VIA23
    NEW M3 ( 1220000 340000 ) ( * 380000 ) VIA23
    NEW M2 ( 1220000 380000 ) VIA12
    NEW M1 ( 1220000 380000 ) ( 1170000 * 0 )
 ;
- net157
  ( Split_158_read_from_reg1_3_read_from_reg1_4 q0 ) ( AND2T_312_N151 a )
  + ROUTED  M1 ( 870000 940000 0 ) ( 930000 * ) VIA12
    NEW M2 ( 930000 940000 ) VIA23
    NEW M3 ( 930000 940000 ) ( * 930000 )
    NEW M3 ( 930000 930000 ) ( 950000 * ) VIA23
    NEW M2 ( 950000 930000 ) VIA12
    NEW M1 ( 950000 930000 ) ( 1030000 * 0 )
 ;
- net158
  ( Split_159_read_from_reg1_5_read_from_reg1_6 q0 ) ( AND2T_320_N208 b )
  + ROUTED  M1 ( 2350000 570000 0 ) ( 2250000 * ) VIA12
    NEW M2 ( 2250000 570000 ) VIA23
    NEW M3 ( 2250000 570000 ) ( * 620000 )
    NEW M3 ( 2250000 620000 ) ( 2260000 * 0 )
 ;
- net159
  ( DFFT_160_P025 q ) ( Split_172_reg1_data4_N175 a )
  + ROUTED  M1 ( 580000 1230000 0 ) ( 540000 * ) VIA12
    NEW M2 ( 540000 1230000 ) VIA23
    NEW M3 ( 540000 1230000 ) ( * 1110000 ) VIA23
    NEW M2 ( 540000 1110000 ) VIA12
    NEW M1 ( 540000 1110000 ) ( 420000 * )
    NEW M1 ( 420000 1110000 ) ( * 1120000 0 )
 ;
- net160
  ( DFFT_161_P026 q ) ( DFFT_162_N147 a )
  + ROUTED  M3 ( 170000 1080000 0 ) ( * 1100000 )
    NEW M3 ( 170000 1100000 ) ( 160000 * )
    NEW M3 ( 160000 1100000 ) ( * 1240000 ) VIA23
    NEW M2 ( 160000 1240000 ) VIA12
    NEW M1 ( 160000 1240000 ) ( 220000 * )
    NEW M1 ( 220000 1240000 ) ( * 1230000 0 )
 ;
- net161
  ( DFFT_162_N147 q ) ( Split_173_write_to_Reg1_bit4_N168 a )
  + ROUTED  M1 ( 310000 1120000 0 ) ( 220000 * ) VIA12
    NEW M2 ( 220000 1120000 ) VIA23
    NEW M3 ( 220000 1120000 ) ( * 1080000 0 )
 ;
- net162
  ( DFFT_163_P027 q ) ( Split_174_reg2_data4_N176 a )
  + ROUTED  M1 ( 1920000 620000 0 ) ( 1870000 * ) VIA12
    NEW M2 ( 1870000 620000 ) VIA23
    NEW M3 ( 1870000 620000 ) ( * 1020000 ) VIA23
    NEW M2 ( 1870000 1020000 ) VIA12
    NEW M1 ( 1870000 1020000 ) ( 1710000 * ) VIA12
    NEW M2 ( 1710000 1020000 ) VIA23
    NEW M3 ( 1710000 1020000 ) ( * 1230000 ) VIA23
    NEW M2 ( 1710000 1230000 ) VIA12
    NEW M1 ( 1710000 1230000 ) ( 1650000 * 0 )
 ;
- net163
  ( DFFT_164_P028 q ) ( DFFT_165_N148 a )
  + ROUTED  M1 ( 1740000 1230000 0 ) ( 1730000 * )
    NEW M1 ( 1730000 1230000 ) ( * 1240000 )
    NEW M1 ( 1730000 1240000 ) ( 1270000 * ) VIA12
    NEW M2 ( 1270000 1240000 ) VIA23
    NEW M3 ( 1270000 1240000 ) ( * 1360000 ) VIA23
    NEW M2 ( 1270000 1360000 ) VIA12
    NEW M1 ( 1270000 1360000 ) ( 1330000 * )
    NEW M1 ( 1330000 1360000 ) ( * 1370000 0 )
 ;
- net164
  ( DFFT_165_N148 q ) ( Split_175_write_to_Reg2_bit4_N169 a )
  + ROUTED  M1 ( 1790000 1230000 0 ) ( 1750000 * )
    NEW M1 ( 1750000 1230000 ) ( * 1240000 )
    NEW M1 ( 1750000 1240000 ) ( 1740000 * )
    NEW M1 ( 1740000 1240000 ) ( * 1250000 )
    NEW M1 ( 1740000 1250000 ) ( 1670000 * ) VIA12
    NEW M2 ( 1670000 1250000 ) VIA23
    NEW M3 ( 1670000 1250000 ) ( * 1150000 ) VIA23
    NEW M2 ( 1670000 1150000 ) VIA12
    NEW M1 ( 1670000 1150000 ) ( 1490000 * ) VIA12
    NEW M2 ( 1490000 1150000 ) VIA23
    NEW M3 ( 1490000 1150000 ) ( * 540000 ) VIA23
    NEW M2 ( 1490000 540000 ) VIA12
    NEW M1 ( 1490000 540000 ) ( 2920000 * ) VIA12
    NEW M2 ( 2920000 540000 ) VIA23
    NEW M3 ( 2920000 540000 ) ( * 630000 ) VIA23
    NEW M2 ( 2920000 630000 ) VIA12
    NEW M1 ( 2920000 630000 ) ( 3180000 * )
    NEW M1 ( 3180000 630000 ) ( * 620000 0 )
 ;
- net165
  ( DFFT_166_P029 q ) ( Split_176_reg3_data4_N177 a )
  + ROUTED  M1 ( 1930000 1230000 0 ) ( 1890000 * )
    NEW M1 ( 1890000 1230000 ) ( * 1240000 )
    NEW M1 ( 1890000 1240000 ) ( 1860000 * ) VIA12
    NEW M2 ( 1860000 1240000 ) VIA23
    NEW M3 ( 1860000 1240000 ) ( * 1130000 ) VIA23
    NEW M2 ( 1860000 1130000 ) VIA12
    NEW M1 ( 1860000 1130000 ) ( 1680000 * ) VIA12
    NEW M2 ( 1680000 1130000 ) VIA23
    NEW M3 ( 1680000 1130000 ) ( 1660000 * ) VIA23
    NEW M2 ( 1660000 1130000 ) VIA12
    NEW M1 ( 1660000 1130000 ) ( 1400000 * )
    NEW M1 ( 1400000 1130000 ) ( * 1120000 0 )
 ;
- net166
  ( DFFT_167_P030 q ) ( DFFT_168_N149 a )
  + ROUTED  M1 ( 2180000 1230000 0 ) ( 2220000 * )
    NEW M1 ( 2220000 1230000 ) ( * 1240000 )
    NEW M1 ( 2220000 1240000 ) ( 2370000 * )
    NEW M1 ( 2370000 1240000 ) ( * 1230000 0 )
 ;
- net167
  ( DFFT_168_N149 q ) ( Split_177_write_to_Reg3_bit4_N170 a )
  + ROUTED  M1 ( 1670000 1120000 0 ) ( * 1140000 )
    NEW M1 ( 1670000 1140000 ) ( 1810000 * ) VIA12
    NEW M2 ( 1810000 1140000 ) VIA23
    NEW M3 ( 1810000 1140000 ) ( * 1250000 ) VIA23
    NEW M2 ( 1810000 1250000 ) VIA12
    NEW M1 ( 1810000 1250000 ) ( 2170000 * )
    NEW M1 ( 2170000 1250000 ) ( * 1220000 )
    NEW M1 ( 2170000 1220000 ) ( 2230000 * )
    NEW M1 ( 2230000 1220000 ) ( * 1230000 0 )
 ;
- net168
  ( DFFT_169_P031 q ) ( Split_178_reg4_data4_N178 a )
  + ROUTED  M1 ( 2770000 1120000 0 ) ( 2870000 * )
    NEW M1 ( 2870000 1120000 ) ( * 1110000 )
    NEW M1 ( 2870000 1110000 ) ( 3180000 * ) VIA12
    NEW M2 ( 3180000 1110000 ) VIA23
    NEW M3 ( 3180000 1110000 ) ( * 1250000 ) VIA23
    NEW M2 ( 3180000 1250000 ) VIA12
    NEW M1 ( 3180000 1250000 ) ( 3240000 * )
    NEW M1 ( 3240000 1250000 ) ( * 1230000 0 )
 ;
- net169
  ( DFFT_170_P032 q ) ( DFFT_171_N150 a )
  + ROUTED  M1 ( 3270000 1370000 0 ) ( 3230000 * )
    NEW M1 ( 3230000 1370000 ) ( * 1380000 )
    NEW M1 ( 3230000 1380000 ) ( 3210000 * ) VIA12
    NEW M2 ( 3210000 1380000 ) VIA23
    NEW M3 ( 3210000 1380000 ) ( * 1220000 ) VIA23
    NEW M2 ( 3210000 1220000 ) VIA12
    NEW M1 ( 3210000 1220000 ) ( 3330000 * )
    NEW M1 ( 3330000 1220000 ) ( * 1230000 0 )
 ;
- net170
  ( DFFT_171_N150 q ) ( Split_179_write_to_Reg4_bit4_N171 a )
  + ROUTED  M1 ( 3160000 1120000 0 ) ( 3370000 * ) VIA12
    NEW M2 ( 3370000 1120000 ) VIA23
    NEW M3 ( 3370000 1120000 ) ( * 1230000 )
    NEW M3 ( 3370000 1230000 ) ( 3380000 * 0 )
 ;
- net171
  ( Split_172_reg1_data4_N175 q0 ) ( AND2T_249_P077 a )
  + ROUTED  M1 ( 640000 1080000 0 ) ( 420000 * )
    NEW M1 ( 420000 1080000 ) ( * 1070000 0 )
 ;
- net172
  ( Split_173_write_to_Reg1_bit4_N168 q0 ) ( Split_216_P049_N005 a )
  + ROUTED  M1 ( 310000 1070000 0 ) ( 320000 * )
    NEW M1 ( 320000 1070000 ) ( * 1080000 )
    NEW M1 ( 320000 1080000 ) ( 350000 * )
    NEW M1 ( 350000 1080000 ) ( * 1120000 )
    NEW M1 ( 350000 1120000 ) ( 410000 * )
    NEW M1 ( 410000 1120000 ) ( * 1130000 )
    NEW M1 ( 410000 1130000 ) ( 530000 * )
    NEW M1 ( 530000 1130000 ) ( * 1120000 0 )
 ;
- net173
  ( Split_174_reg2_data4_N176 q0 ) ( AND2T_263_P084 a )
  + ROUTED  M1 ( 2910000 580000 0 ) ( 2830000 * ) VIA12
    NEW M2 ( 2830000 580000 ) VIA23
    NEW M3 ( 2830000 580000 ) ( * 640000 ) VIA23
    NEW M2 ( 2830000 640000 ) VIA12
    NEW M1 ( 2830000 640000 ) ( 2600000 * ) VIA12
    NEW M2 ( 2600000 640000 ) VIA23
    NEW M3 ( 2600000 640000 ) ( * 600000 ) VIA23
    NEW M2 ( 2600000 600000 ) VIA12
    NEW M1 ( 2600000 600000 ) ( 2170000 * ) VIA12
    NEW M2 ( 2170000 600000 ) VIA23
    NEW M3 ( 2170000 600000 ) ( * 520000 ) VIA23
    NEW M2 ( 2170000 520000 ) VIA12
    NEW M1 ( 2170000 520000 ) ( 1920000 * ) VIA12
    NEW M2 ( 1920000 520000 ) VIA23
    NEW M3 ( 1920000 520000 ) ( * 570000 0 )
 ;
- net174
  ( Split_175_write_to_Reg2_bit4_N169 q0 ) ( Split_223_P056_N065 a )
  + ROUTED  M1 ( 3180000 570000 0 ) ( 3100000 * )
    NEW M1 ( 3100000 570000 ) ( * 590000 )
    NEW M1 ( 3100000 590000 ) ( 3090000 * )
    NEW M1 ( 3090000 590000 ) ( * 600000 )
    NEW M1 ( 3090000 600000 ) ( 3070000 * )
    NEW M1 ( 3070000 600000 ) ( * 620000 0 )
 ;
- net175
  ( Split_176_reg3_data4_N177 q0 ) ( AND2T_277_P091 a )
  + ROUTED  M1 ( 1510000 1080000 0 ) ( 1400000 * )
    NEW M1 ( 1400000 1080000 ) ( * 1070000 0 )
 ;
- net176
  ( Split_177_write_to_Reg3_bit4_N170 q0 ) ( Split_230_P063_N181 a )
  + ROUTED  M1 ( 1780000 1120000 0 ) ( 1700000 * ) VIA12
    NEW M2 ( 1700000 1120000 ) VIA23
    NEW M3 ( 1700000 1120000 ) ( * 1060000 )
    NEW M3 ( 1700000 1060000 ) ( 1680000 * )
    NEW M3 ( 1680000 1060000 ) ( * 1070000 )
    NEW M3 ( 1680000 1070000 ) ( 1670000 * 0 )
 ;
- net177
  ( Split_178_reg4_data4_N178 q0 ) ( AND2T_291_P098 a )
  + ROUTED  M3 ( 2770000 1070000 0 ) ( * 1060000 )
    NEW M3 ( 2770000 1060000 ) ( 2790000 * )
    NEW M3 ( 2790000 1060000 ) ( * 670000 )
    NEW M3 ( 2790000 670000 ) ( 2800000 * )
    NEW M3 ( 2800000 670000 ) ( * 650000 ) VIA23
    NEW M2 ( 2800000 650000 ) VIA12
    NEW M1 ( 2800000 650000 ) ( 2500000 * ) VIA12
    NEW M2 ( 2500000 650000 ) VIA23
    NEW M3 ( 2500000 650000 ) ( * 1070000 ) VIA23
    NEW M2 ( 2500000 1070000 ) VIA12
    NEW M1 ( 2500000 1070000 ) ( 2360000 * )
    NEW M1 ( 2360000 1070000 ) ( * 1080000 0 )
 ;
- net178
  ( Split_179_write_to_Reg4_bit4_N171 q0 ) ( Split_237_P070_N216 a )
  + ROUTED  M1 ( 2250000 1120000 0 ) ( 2350000 * ) VIA12
    NEW M2 ( 2350000 1120000 ) VIA23
    NEW M3 ( 2350000 1120000 ) ( * 1030000 ) VIA23
    NEW M2 ( 2350000 1030000 ) VIA12
    NEW M1 ( 2350000 1030000 ) ( 2800000 * )
    NEW M1 ( 2800000 1030000 ) ( * 1020000 )
    NEW M1 ( 2800000 1020000 ) ( 3110000 * ) VIA12
    NEW M2 ( 3110000 1020000 ) VIA23
    NEW M3 ( 3110000 1020000 ) ( * 1070000 ) VIA23
    NEW M2 ( 3110000 1070000 ) VIA12
    NEW M1 ( 3110000 1070000 ) ( 3160000 * 0 )
 ;
- net179
  ( DFFT_180_P033 q ) ( Split_192_reg1_data5_N199 a )
  + ROUTED  M1 ( 360000 940000 0 ) ( 430000 * ) VIA12
    NEW M2 ( 430000 940000 ) VIA23
    NEW M3 ( 430000 940000 ) ( * 790000 ) VIA23
    NEW M2 ( 430000 790000 ) VIA12
    NEW M1 ( 430000 790000 ) ( 310000 * )
    NEW M1 ( 310000 790000 ) ( * 800000 0 )
 ;
- net180
  ( DFFT_181_P034 q ) ( DFFT_182_N184 a )
  + ROUTED  M3 ( 220000 940000 0 ) ( * 770000 ) VIA23
    NEW M2 ( 220000 770000 ) VIA12
    NEW M1 ( 220000 770000 ) ( 170000 * )
    NEW M1 ( 170000 770000 ) ( * 760000 0 )
 ;
- net181
  ( DFFT_182_N184 q ) ( Split_193_write_to_Reg1_bit5_N192 a )
  + ROUTED  M3 ( 220000 760000 0 ) ( * 610000 ) VIA23
    NEW M2 ( 220000 610000 ) VIA12
    NEW M1 ( 220000 610000 ) ( 170000 * )
    NEW M1 ( 170000 610000 ) ( * 620000 0 )
 ;
- net182
  ( DFFT_183_P035 q ) ( Split_194_reg2_data5_N200 a )
  + ROUTED  M3 ( 780000 380000 0 ) ( * 350000 ) VIA23
    NEW M2 ( 780000 350000 ) VIA12
    NEW M1 ( 780000 350000 ) ( 630000 * ) VIA12
    NEW M2 ( 630000 350000 ) VIA23
    NEW M3 ( 630000 350000 ) ( * 420000 )
    NEW M3 ( 630000 420000 ) ( 620000 * 0 )
 ;
- net183
  ( DFFT_184_P036 q ) ( DFFT_185_N185 a )
  + ROUTED  M1 ( 3340000 580000 0 ) ( 3300000 * )
    NEW M1 ( 3300000 580000 ) ( * 570000 )
    NEW M1 ( 3300000 570000 ) ( 3210000 * ) VIA12
    NEW M2 ( 3210000 570000 ) VIA23
    NEW M3 ( 3210000 570000 ) ( * 390000 ) VIA23
    NEW M2 ( 3210000 390000 ) VIA12
    NEW M1 ( 3210000 390000 ) ( 3140000 * )
    NEW M1 ( 3140000 390000 ) ( * 380000 0 )
 ;
- net184
  ( DFFT_185_N185 q ) ( Split_195_write_to_Reg2_bit5_N193 a )
  + ROUTED  M1 ( 3190000 380000 0 ) ( 3150000 * ) VIA12
    NEW M2 ( 3150000 380000 ) VIA23
    NEW M3 ( 3150000 380000 ) ( * 400000 ) VIA23
    NEW M2 ( 3150000 400000 ) VIA12
    NEW M1 ( 3150000 400000 ) ( 3040000 * )
    NEW M1 ( 3040000 400000 ) ( * 390000 )
    NEW M1 ( 3040000 390000 ) ( 2630000 * ) VIA12
    NEW M2 ( 2630000 390000 ) VIA23
    NEW M3 ( 2630000 390000 ) ( * 330000 ) VIA23
    NEW M2 ( 2630000 330000 ) VIA12
    NEW M1 ( 2630000 330000 ) ( 2140000 * ) VIA12
    NEW M2 ( 2140000 330000 ) VIA23
    NEW M3 ( 2140000 330000 ) ( * 420000 ) VIA23
    NEW M2 ( 2140000 420000 ) VIA12
    NEW M1 ( 2140000 420000 ) ( 2060000 * 0 )
 ;
- net185
  ( DFFT_186_P037 q ) ( Split_196_reg3_data5_N201 a )
  + ROUTED  M3 ( 1250000 980000 0 ) ( * 1070000 ) VIA23
    NEW M2 ( 1250000 1070000 ) VIA12
    NEW M1 ( 1250000 1070000 ) ( 1310000 * )
    NEW M1 ( 1310000 1070000 ) ( * 1080000 0 )
 ;
- net186
  ( DFFT_187_P038 q ) ( DFFT_188_N186 a )
  + ROUTED  M1 ( 980000 1080000 0 ) ( 1020000 * )
    NEW M1 ( 1020000 1080000 ) ( * 1090000 )
    NEW M1 ( 1020000 1090000 ) ( 1170000 * )
    NEW M1 ( 1170000 1090000 ) ( * 1080000 0 )
 ;
- net187
  ( DFFT_188_N186 q ) ( Split_197_write_to_Reg3_bit5_N194 a )
  + ROUTED  M3 ( 1140000 980000 0 ) ( * 1070000 ) VIA23
    NEW M2 ( 1140000 1070000 ) VIA12
    NEW M1 ( 1140000 1070000 ) ( 1030000 * )
    NEW M1 ( 1030000 1070000 ) ( * 1080000 0 )
 ;
- net188
  ( DFFT_189_P039 q ) ( Split_198_reg4_data5_N202 a )
  + ROUTED  M1 ( 2850000 980000 0 ) ( 2770000 * )
    NEW M1 ( 2770000 980000 ) ( * 990000 )
    NEW M1 ( 2770000 990000 ) ( 2730000 * ) VIA12
    NEW M2 ( 2730000 990000 ) VIA23
    NEW M3 ( 2730000 990000 ) ( * 1090000 ) VIA23
    NEW M2 ( 2730000 1090000 ) VIA12
    NEW M1 ( 2730000 1090000 ) ( 2570000 * )
    NEW M1 ( 2570000 1090000 ) ( * 1080000 0 )
 ;
- net189
  ( DFFT_190_P040 q ) ( DFFT_191_N187 a )
  + ROUTED  M1 ( 2880000 1080000 0 ) ( 2920000 * )
    NEW M1 ( 2920000 1080000 ) ( * 1090000 )
    NEW M1 ( 2920000 1090000 ) ( 3070000 * )
    NEW M1 ( 3070000 1090000 ) ( * 1080000 0 )
 ;
- net190
  ( DFFT_191_N187 q ) ( Split_199_write_to_Reg4_bit5_N195 a )
  + ROUTED  M1 ( 2930000 1080000 0 ) ( * 1070000 )
    NEW M1 ( 2930000 1070000 ) ( 2880000 * ) VIA12
    NEW M2 ( 2880000 1070000 ) VIA23
    NEW M3 ( 2880000 1070000 ) ( * 970000 ) VIA23
    NEW M2 ( 2880000 970000 ) VIA12
    NEW M1 ( 2880000 970000 ) ( 3100000 * )
    NEW M1 ( 3100000 970000 ) ( * 980000 0 )
 ;
- net191
  ( Split_192_reg1_data5_N199 q0 ) ( AND2T_251_P078 a )
  + ROUTED  M1 ( 390000 580000 0 ) ( 330000 * ) VIA12
    NEW M2 ( 330000 580000 ) VIA23
    NEW M3 ( 330000 580000 ) ( * 740000 )
    NEW M3 ( 330000 740000 ) ( 320000 * )
    NEW M3 ( 320000 740000 ) ( * 750000 )
    NEW M3 ( 320000 750000 ) ( 310000 * 0 )
 ;
- net192
  ( Split_193_write_to_Reg1_bit5_N192 q0 ) ( Split_217_P050_N009 a )
  + ROUTED  M1 ( 280000 620000 0 ) ( 200000 * ) VIA12
    NEW M2 ( 200000 620000 ) VIA23
    NEW M3 ( 200000 620000 ) ( * 560000 )
    NEW M3 ( 200000 560000 ) ( 180000 * )
    NEW M3 ( 180000 560000 ) ( * 570000 )
    NEW M3 ( 180000 570000 ) ( 170000 * 0 )
 ;
- net193
  ( Split_194_reg2_data5_N200 q0 ) ( AND2T_265_P085 a )
  + ROUTED  M1 ( 620000 370000 0 ) ( 460000 * )
    NEW M1 ( 460000 370000 ) ( * 380000 0 )
 ;
- net194
  ( Split_195_write_to_Reg2_bit5_N193 q0 ) ( Split_224_P057_N085 a )
  + ROUTED  M1 ( 2060000 370000 0 ) ( 1990000 * )
    NEW M1 ( 1990000 370000 ) ( * 400000 )
    NEW M1 ( 1990000 400000 ) ( 1720000 * ) VIA12
    NEW M2 ( 1720000 400000 ) VIA23
    NEW M3 ( 1720000 400000 ) ( * 350000 ) VIA23
    NEW M2 ( 1720000 350000 ) VIA12
    NEW M1 ( 1720000 350000 ) ( 1340000 * ) VIA12
    NEW M2 ( 1340000 350000 ) VIA23
    NEW M3 ( 1340000 350000 ) ( * 450000 ) VIA23
    NEW M2 ( 1340000 450000 ) VIA12
    NEW M1 ( 1340000 450000 ) ( 260000 * )
    NEW M1 ( 260000 450000 ) ( * 430000 )
    NEW M1 ( 260000 430000 ) ( 170000 * )
    NEW M1 ( 170000 430000 ) ( * 420000 0 )
 ;
- net195
  ( Split_196_reg3_data5_N201 q0 ) ( AND2T_279_P092 a )
  + ROUTED  M3 ( 1250000 930000 0 ) ( * 940000 )
    NEW M3 ( 1250000 940000 ) ( 1280000 * ) VIA23
    NEW M2 ( 1280000 940000 ) VIA12
    NEW M1 ( 1280000 940000 ) ( 1360000 * 0 )
 ;
- net196
  ( Split_197_write_to_Reg3_bit5_N194 q0 ) ( Split_231_P064_N190 a )
  + ROUTED  M1 ( 1140000 930000 0 ) ( * 920000 )
    NEW M1 ( 1140000 920000 ) ( 1530000 * ) VIA12
    NEW M2 ( 1530000 920000 ) VIA23
    NEW M3 ( 1530000 920000 ) ( * 980000 )
    NEW M3 ( 1530000 980000 ) ( 1520000 * 0 )
 ;
- net197
  ( Split_198_reg4_data5_N202 q0 ) ( AND2T_293_P099 a )
  + ROUTED  M1 ( 2850000 930000 0 ) ( 2690000 * )
    NEW M1 ( 2690000 930000 ) ( * 940000 0 )
 ;
- net198
  ( Split_199_write_to_Reg4_bit5_N195 q0 ) ( Split_238_P071_N217 a )
  + ROUTED  M1 ( 2580000 980000 0 ) ( 2630000 * ) VIA12
    NEW M2 ( 2630000 980000 ) VIA23
    NEW M3 ( 2630000 980000 ) ( * 920000 ) VIA23
    NEW M2 ( 2630000 920000 ) VIA12
    NEW M1 ( 2630000 920000 ) ( 3100000 * )
    NEW M1 ( 3100000 920000 ) ( * 930000 0 )
 ;
- net199
  ( DFFT_200_reg1_data6 q ) ( AND2T_253_P079 a )
  + ROUTED  M1 ( 920000 580000 0 ) ( 990000 * )
    NEW M1 ( 990000 580000 ) ( * 590000 )
    NEW M1 ( 990000 590000 ) ( 1050000 * )
    NEW M1 ( 1050000 590000 ) ( * 600000 )
    NEW M1 ( 1050000 600000 ) ( 1260000 * )
    NEW M1 ( 1260000 600000 ) ( * 580000 0 )
 ;
- net200
  ( DFFT_201_P041 q ) ( DFFT_202_write_to_Reg1_bit6 a )
  + ROUTED  M1 ( 780000 580000 0 ) ( 860000 * )
    NEW M1 ( 860000 580000 ) ( * 570000 )
    NEW M1 ( 860000 570000 ) ( 1010000 * )
    NEW M1 ( 1010000 570000 ) ( * 580000 0 )
 ;
- net201
  ( DFFT_202_write_to_Reg1_bit6 q ) ( Split_218_P051_N012 a )
  + ROUTED  M1 ( 1150000 620000 0 ) ( 1060000 * ) VIA12
    NEW M2 ( 1060000 620000 ) VIA23
    NEW M3 ( 1060000 620000 ) ( * 580000 0 )
 ;
- net202
  ( DFFT_203_reg2_data6 q ) ( AND2T_267_P086 a )
  + ROUTED  M1 ( 920000 380000 0 ) ( 1010000 * 0 )
 ;
- net203
  ( DFFT_204_P042 q ) ( DFFT_205_write_to_Reg2_bit6 a )
  + ROUTED  M1 ( 1780000 380000 0 ) ( 1820000 * )
    NEW M1 ( 1820000 380000 ) ( * 390000 )
    NEW M1 ( 1820000 390000 ) ( 1970000 * )
    NEW M1 ( 1970000 390000 ) ( * 380000 0 )
 ;
- net204
  ( DFFT_205_write_to_Reg2_bit6 q ) ( Split_225_P058_N092 a )
  + ROUTED  M1 ( 1510000 420000 0 ) ( * 410000 )
    NEW M1 ( 1510000 410000 ) ( 1570000 * )
    NEW M1 ( 1570000 410000 ) ( * 380000 )
    NEW M1 ( 1570000 380000 ) ( 1610000 * )
    NEW M1 ( 1610000 380000 ) ( * 370000 )
    NEW M1 ( 1610000 370000 ) ( 1830000 * )
    NEW M1 ( 1830000 370000 ) ( * 380000 0 )
 ;
- net205
  ( DFFT_206_reg3_data6 q ) ( AND2T_281_P093 a )
  + ROUTED  M1 ( 780000 940000 0 ) ( 740000 * )
    NEW M1 ( 740000 940000 ) ( * 950000 )
    NEW M1 ( 740000 950000 ) ( 620000 * ) VIA12
    NEW M2 ( 620000 950000 ) VIA23
    NEW M3 ( 620000 950000 ) ( * 780000 ) VIA23
    NEW M2 ( 620000 780000 ) VIA12
    NEW M1 ( 620000 780000 ) ( 530000 * )
    NEW M1 ( 530000 780000 ) ( * 760000 0 )
 ;
- net206
  ( DFFT_207_P043 q ) ( DFFT_208_write_to_Reg3_bit6 a )
  + ROUTED  M1 ( 450000 940000 0 ) ( 490000 * )
    NEW M1 ( 490000 940000 ) ( * 930000 )
    NEW M1 ( 490000 930000 ) ( 640000 * )
    NEW M1 ( 640000 930000 ) ( * 940000 0 )
 ;
- net207
  ( DFFT_208_write_to_Reg3_bit6 q ) ( Split_232_P065_N198 a )
  + ROUTED  M1 ( 420000 800000 0 ) ( 320000 * )
    NEW M1 ( 320000 800000 ) ( * 810000 )
    NEW M1 ( 320000 810000 ) ( 300000 * ) VIA12
    NEW M2 ( 300000 810000 ) VIA23
    NEW M3 ( 300000 810000 ) ( * 950000 ) VIA23
    NEW M2 ( 300000 950000 ) VIA12
    NEW M1 ( 300000 950000 ) ( 500000 * )
    NEW M1 ( 500000 950000 ) ( * 940000 0 )
 ;
- net208
  ( DFFT_209_reg4_data6 q ) ( AND2T_295_P100 a )
  + ROUTED  M1 ( 3010000 940000 0 ) ( 2970000 * )
    NEW M1 ( 2970000 940000 ) ( * 930000 )
    NEW M1 ( 2970000 930000 ) ( 2900000 * ) VIA12
    NEW M2 ( 2900000 930000 ) VIA23
    NEW M3 ( 2900000 930000 ) ( * 780000 ) VIA23
    NEW M2 ( 2900000 780000 ) VIA12
    NEW M1 ( 2900000 780000 ) ( 3090000 * )
    NEW M1 ( 3090000 780000 ) ( * 760000 0 )
 ;
- net209
  ( DFFT_210_P044 q ) ( DFFT_211_write_to_Reg4_bit6 a )
  + ROUTED  M1 ( 3360000 760000 0 ) ( 3210000 * ) VIA12
    NEW M2 ( 3210000 760000 ) VIA23
    NEW M3 ( 3210000 760000 ) ( * 930000 ) VIA23
    NEW M2 ( 3210000 930000 ) VIA12
    NEW M1 ( 3210000 930000 ) ( 3260000 * )
    NEW M1 ( 3260000 930000 ) ( * 940000 0 )
 ;
- net210
  ( DFFT_211_write_to_Reg4_bit6 q ) ( Split_239_P072_N218 a )
  + ROUTED  M1 ( 3250000 800000 0 ) ( 3290000 * )
    NEW M1 ( 3290000 800000 ) ( * 790000 )
    NEW M1 ( 3290000 790000 ) ( 3410000 * )
    NEW M1 ( 3410000 790000 ) ( * 760000 0 )
 ;
- net211
  ( Split_212_P045_N001 q0 ) ( AND2T_241_P073 b )
  + ROUTED  M3 ( 440000 2290000 0 ) ( * 2330000 ) VIA23
    NEW M2 ( 440000 2330000 ) VIA12
    NEW M1 ( 440000 2330000 ) ( 350000 * )
    NEW M1 ( 350000 2330000 ) ( * 2340000 0 )
 ;
- net212
  ( Split_213_P046_N002 q0 ) ( AND2T_243_P074 b )
  + ROUTED  M1 ( 570000 2030000 0 ) ( 530000 * )
    NEW M1 ( 530000 2030000 ) ( * 2020000 )
    NEW M1 ( 530000 2020000 ) ( 400000 * ) VIA12
    NEW M2 ( 400000 2020000 ) VIA23
    NEW M3 ( 400000 2020000 ) ( * 1980000 )
    NEW M3 ( 400000 1980000 ) ( 390000 * 0 )
 ;
- net213
  ( Split_214_P047_N003 q0 ) ( AND2T_245_P075 b )
  + ROUTED  M1 ( 570000 1710000 0 ) ( 510000 * )
    NEW M1 ( 510000 1710000 ) ( * 1700000 )
    NEW M1 ( 510000 1700000 ) ( 500000 * )
    NEW M1 ( 500000 1700000 ) ( * 1690000 )
    NEW M1 ( 500000 1690000 ) ( 480000 * ) VIA12
    NEW M2 ( 480000 1690000 ) VIA23
    NEW M3 ( 480000 1690000 ) ( * 1670000 ) VIA23
    NEW M2 ( 480000 1670000 ) VIA12
    NEW M1 ( 480000 1670000 ) ( 400000 * )
    NEW M1 ( 400000 1670000 ) ( * 1660000 )
    NEW M1 ( 400000 1660000 ) ( 390000 * 0 )
 ;
- net214
  ( Split_215_P048_N004 q0 ) ( AND2T_247_P076 b )
  + ROUTED  M1 ( 830000 1220000 0 ) ( 730000 * ) VIA12
    NEW M2 ( 730000 1220000 ) VIA23
    NEW M3 ( 730000 1220000 ) ( * 1270000 )
    NEW M3 ( 730000 1270000 ) ( 740000 * 0 )
 ;
- net215
  ( Split_216_P049_N005 q0 ) ( AND2T_249_P077 b )
  + ROUTED  M3 ( 530000 1070000 0 ) ( * 1080000 )
    NEW M3 ( 530000 1080000 ) ( 550000 * )
    NEW M3 ( 550000 1080000 ) ( * 1130000 ) VIA23
    NEW M2 ( 550000 1130000 ) VIA12
    NEW M1 ( 550000 1130000 ) ( 710000 * )
    NEW M1 ( 710000 1130000 ) ( * 1120000 0 )
 ;
- net216
  ( Split_217_P050_N009 q0 ) ( AND2T_251_P078 b )
  + ROUTED  M3 ( 280000 570000 0 ) ( * 580000 )
    NEW M3 ( 280000 580000 ) ( 300000 * )
    NEW M3 ( 300000 580000 ) ( * 590000 )
    NEW M3 ( 300000 590000 ) ( 310000 * )
    NEW M3 ( 310000 590000 ) ( * 610000 ) VIA23
    NEW M2 ( 310000 610000 ) VIA12
    NEW M1 ( 310000 610000 ) ( 460000 * )
    NEW M1 ( 460000 610000 ) ( * 620000 0 )
 ;
- net217
  ( Split_218_P051_N012 q0 ) ( AND2T_253_P079 b )
  + ROUTED  M3 ( 1150000 570000 0 ) ( * 580000 )
    NEW M3 ( 1150000 580000 ) ( 1170000 * )
    NEW M3 ( 1170000 580000 ) ( * 610000 ) VIA23
    NEW M2 ( 1170000 610000 ) VIA12
    NEW M1 ( 1170000 610000 ) ( 1330000 * )
    NEW M1 ( 1330000 610000 ) ( * 620000 0 )
 ;
- net218
  ( Split_219_P052_N015 q0 ) ( AND2T_255_P080 b )
  + ROUTED  M3 ( 770000 2290000 0 ) ( * 2320000 ) VIA23
    NEW M2 ( 770000 2320000 ) VIA12
    NEW M1 ( 770000 2320000 ) ( 920000 * )
    NEW M1 ( 920000 2320000 ) ( * 2330000 )
    NEW M1 ( 920000 2330000 ) ( 950000 * )
    NEW M1 ( 950000 2330000 ) ( * 2340000 0 )
 ;
- net219
  ( Split_220_P053_N018 q0 ) ( AND2T_257_P081 b )
  + ROUTED  M1 ( 1490000 1980000 0 ) ( 1410000 * ) VIA12
    NEW M2 ( 1410000 1980000 ) VIA23
    NEW M3 ( 1410000 1980000 ) ( * 2030000 )
    NEW M3 ( 1410000 2030000 ) ( 1400000 * 0 )
 ;
- net220
  ( Split_221_P054_N030 q0 ) ( AND2T_259_P082 b )
  + ROUTED  M3 ( 950000 1520000 0 ) ( * 1530000 )
    NEW M3 ( 950000 1530000 ) ( 970000 * )
    NEW M3 ( 970000 1530000 ) ( * 1580000 ) VIA23
    NEW M2 ( 970000 1580000 ) VIA12
    NEW M1 ( 970000 1580000 ) ( 1130000 * )
    NEW M1 ( 1130000 1580000 ) ( * 1570000 0 )
 ;
- net221
  ( Split_222_P055_N049 q0 ) ( AND2T_261_P083 b )
  + ROUTED  M1 ( 560000 1360000 0 ) ( 570000 * )
    NEW M1 ( 570000 1360000 ) ( * 1350000 )
    NEW M1 ( 570000 1350000 ) ( 1020000 * ) VIA12
    NEW M2 ( 1020000 1350000 ) VIA23
    NEW M3 ( 1020000 1350000 ) ( * 1420000 ) VIA23
    NEW M2 ( 1020000 1420000 ) VIA12
    NEW M1 ( 1020000 1420000 ) ( 920000 * )
    NEW M1 ( 920000 1420000 ) ( * 1410000 0 )
 ;
- net222
  ( Split_223_P056_N065 q0 ) ( AND2T_263_P084 b )
  + ROUTED  M1 ( 3070000 570000 0 ) ( 2970000 * ) VIA12
    NEW M2 ( 2970000 570000 ) VIA23
    NEW M3 ( 2970000 570000 ) ( * 610000 )
    NEW M3 ( 2970000 610000 ) ( 2980000 * )
    NEW M3 ( 2980000 610000 ) ( * 620000 0 )
 ;
- net223
  ( Split_224_P057_N085 q0 ) ( AND2T_265_P085 b )
  + ROUTED  M1 ( 170000 370000 0 ) ( 180000 * )
    NEW M1 ( 180000 370000 ) ( * 360000 )
    NEW M1 ( 180000 360000 ) ( 540000 * ) VIA12
    NEW M2 ( 540000 360000 ) VIA23
    NEW M3 ( 540000 360000 ) ( * 420000 )
    NEW M3 ( 540000 420000 ) ( 530000 * 0 )
 ;
- net224
  ( Split_225_P058_N092 q0 ) ( AND2T_267_P086 b )
  + ROUTED  M1 ( 1080000 420000 0 ) ( 1020000 * )
    NEW M1 ( 1020000 420000 ) ( * 430000 )
    NEW M1 ( 1020000 430000 ) ( 1000000 * ) VIA12
    NEW M2 ( 1000000 430000 ) VIA23
    NEW M3 ( 1000000 430000 ) ( * 360000 ) VIA23
    NEW M2 ( 1000000 360000 ) VIA12
    NEW M1 ( 1000000 360000 ) ( 1510000 * )
    NEW M1 ( 1510000 360000 ) ( * 370000 0 )
 ;
- net225
  ( Split_226_P059_N120 q0 ) ( AND2T_269_P087 b )
  + ROUTED  M1 ( 1560000 2290000 0 ) ( 1460000 * ) VIA12
    NEW M2 ( 1460000 2290000 ) VIA23
    NEW M3 ( 1460000 2290000 ) ( * 2340000 )
    NEW M3 ( 1460000 2340000 ) ( 1470000 * 0 )
 ;
- net226
  ( Split_227_P060_N136 q0 ) ( AND2T_271_P088 b )
  + ROUTED  M1 ( 2550000 2130000 0 ) ( 2450000 * ) VIA12
    NEW M2 ( 2450000 2130000 ) VIA23
    NEW M3 ( 2450000 2130000 ) ( * 2180000 )
    NEW M3 ( 2450000 2180000 ) ( 2460000 * 0 )
 ;
- net227
  ( Split_228_P061_N152 q0 ) ( AND2T_273_P089 b )
  + ROUTED  M1 ( 1900000 1870000 0 ) ( 1980000 * )
    NEW M1 ( 1980000 1870000 ) ( * 1860000 )
    NEW M1 ( 1980000 1860000 ) ( 2130000 * ) VIA12
    NEW M2 ( 2130000 1860000 ) VIA23
    NEW M3 ( 2130000 1860000 ) ( * 1810000 )
    NEW M3 ( 2130000 1810000 ) ( 2110000 * )
    NEW M3 ( 2110000 1810000 ) ( * 1820000 )
    NEW M3 ( 2110000 1820000 ) ( 2100000 * 0 )
 ;
- net228
  ( Split_229_P062_N163 q0 ) ( AND2T_275_P090 b )
  + ROUTED  M1 ( 2030000 1360000 0 ) ( 1960000 * ) VIA12
    NEW M2 ( 1960000 1360000 ) VIA23
    NEW M3 ( 1960000 1360000 ) ( * 1400000 ) VIA23
    NEW M2 ( 1960000 1400000 ) VIA12
    NEW M1 ( 1960000 1400000 ) ( 1760000 * )
    NEW M1 ( 1760000 1400000 ) ( * 1410000 0 )
 ;
- net229
  ( Split_230_P063_N181 q0 ) ( AND2T_277_P091 b )
  + ROUTED  M1 ( 1580000 1120000 0 ) ( 1660000 * )
    NEW M1 ( 1660000 1120000 ) ( * 1110000 )
    NEW M1 ( 1660000 1110000 ) ( 1810000 * ) VIA12
    NEW M2 ( 1810000 1110000 ) VIA23
    NEW M3 ( 1810000 1110000 ) ( * 1060000 ) VIA23
    NEW M2 ( 1810000 1060000 ) VIA12
    NEW M1 ( 1810000 1060000 ) ( 1780000 * )
    NEW M1 ( 1780000 1060000 ) ( * 1070000 0 )
 ;
- net230
  ( Split_231_P064_N190 q0 ) ( AND2T_279_P092 b )
  + ROUTED  M1 ( 1520000 930000 0 ) ( 1420000 * ) VIA12
    NEW M2 ( 1420000 930000 ) VIA23
    NEW M3 ( 1420000 930000 ) ( * 980000 )
    NEW M3 ( 1420000 980000 ) ( 1430000 * 0 )
 ;
- net231
  ( Split_232_P065_N198 q0 ) ( AND2T_281_P093 b )
  + ROUTED  M1 ( 420000 750000 0 ) ( 430000 * )
    NEW M1 ( 430000 750000 ) ( * 760000 )
    NEW M1 ( 430000 760000 ) ( 460000 * )
    NEW M1 ( 460000 760000 ) ( * 780000 )
    NEW M1 ( 460000 780000 ) ( 520000 * )
    NEW M1 ( 520000 780000 ) ( * 790000 )
    NEW M1 ( 520000 790000 ) ( 600000 * )
    NEW M1 ( 600000 790000 ) ( * 800000 0 )
 ;
- net232
  ( Split_233_P066_N206 q0 ) ( AND2T_283_P094 b )
  + ROUTED  M3 ( 2420000 2290000 0 ) ( * 2310000 )
    NEW M3 ( 2420000 2310000 ) ( 2440000 * )
    NEW M3 ( 2440000 2310000 ) ( * 2330000 ) VIA23
    NEW M2 ( 2440000 2330000 ) VIA12
    NEW M1 ( 2440000 2330000 ) ( 2600000 * )
    NEW M1 ( 2600000 2330000 ) ( * 2340000 0 )
 ;
- net233
  ( Split_234_P067_N207 q0 ) ( AND2T_285_P095 b )
  + ROUTED  M3 ( 3140000 2130000 0 ) ( * 2150000 )
    NEW M3 ( 3140000 2150000 ) ( 3160000 * )
    NEW M3 ( 3160000 2150000 ) ( * 2170000 )
    NEW M3 ( 3160000 2170000 ) ( 3170000 * )
    NEW M3 ( 3170000 2170000 ) ( * 2190000 ) VIA23
    NEW M2 ( 3170000 2190000 ) VIA12
    NEW M1 ( 3170000 2190000 ) ( 3320000 * )
    NEW M1 ( 3320000 2190000 ) ( * 2180000 0 )
 ;
- net234
  ( Split_235_P068_N211 q0 ) ( AND2T_287_P096 b )
  + ROUTED  M1 ( 2960000 1660000 0 ) ( 2880000 * ) VIA12
    NEW M2 ( 2880000 1660000 ) VIA23
    NEW M3 ( 2880000 1660000 ) ( * 1710000 )
    NEW M3 ( 2880000 1710000 ) ( 2870000 * 0 )
 ;
- net235
  ( Split_236_P069_N214 q0 ) ( AND2T_289_P097 b )
  + ROUTED  M3 ( 2800000 1410000 0 ) ( * 1390000 )
    NEW M3 ( 2800000 1390000 ) ( 2790000 * )
    NEW M3 ( 2790000 1390000 ) ( * 1360000 )
    NEW M3 ( 2790000 1360000 ) ( 2810000 * ) VIA23
    NEW M2 ( 2810000 1360000 ) VIA12
    NEW M1 ( 2810000 1360000 ) ( 2890000 * 0 )
 ;
- net236
  ( Split_237_P070_N216 q0 ) ( AND2T_291_P098 b )
  + ROUTED  M3 ( 2250000 1070000 0 ) ( * 1100000 ) VIA23
    NEW M2 ( 2250000 1100000 ) VIA12
    NEW M1 ( 2250000 1100000 ) ( 2430000 * )
    NEW M1 ( 2430000 1100000 ) ( * 1120000 0 )
 ;
- net237
  ( Split_238_P071_N217 q0 ) ( AND2T_293_P099 b )
  + ROUTED  M3 ( 2580000 930000 0 ) ( * 940000 )
    NEW M3 ( 2580000 940000 ) ( 2600000 * )
    NEW M3 ( 2600000 940000 ) ( * 970000 ) VIA23
    NEW M2 ( 2600000 970000 ) VIA12
    NEW M1 ( 2600000 970000 ) ( 2760000 * )
    NEW M1 ( 2760000 970000 ) ( * 980000 0 )
 ;
- net238
  ( Split_239_P072_N218 q0 ) ( AND2T_295_P100 b )
  + ROUTED  M1 ( 3160000 800000 0 ) ( 3190000 * ) VIA12
    NEW M2 ( 3190000 800000 ) VIA23
    NEW M3 ( 3190000 800000 ) ( * 750000 ) VIA23
    NEW M2 ( 3190000 750000 ) VIA12
    NEW M1 ( 3190000 750000 ) ( 3250000 * 0 )
 ;
- net239
  ( NDROT_240_reg1_0ut0 a ) ( AND2T_241_P073 q )
  + ROUTED  M1 ( 590000 2180000 0 ) ( 500000 * ) VIA12
    NEW M2 ( 500000 2180000 ) VIA23
    NEW M3 ( 500000 2180000 ) ( * 2300000 ) VIA23
    NEW M2 ( 500000 2300000 ) VIA12
    NEW M1 ( 500000 2300000 ) ( 350000 * 0 )
 ;
- net240
  ( NDROT_240_reg1_0ut0 q ) ( AND2T_296_N006 a )
  + ROUTED  M1 ( 680000 2140000 0 ) ( 770000 * 0 )
 ;
- net241
  ( NDROT_242_reg1_0ut1 a ) ( AND2T_243_P074 q )
  + ROUTED  M3 ( 570000 1990000 0 ) ( * 2020000 ) VIA23
    NEW M2 ( 570000 2020000 ) VIA12
    NEW M1 ( 570000 2020000 ) ( 660000 * )
    NEW M1 ( 660000 2020000 ) ( * 2030000 0 )
 ;
- net242
  ( NDROT_242_reg1_0ut1 q ) ( AND2T_300_N014 b )
  + ROUTED  M1 ( 750000 1990000 0 ) ( 820000 * ) VIA12
    NEW M2 ( 820000 1990000 ) VIA23
    NEW M3 ( 820000 1990000 ) ( * 2020000 ) VIA23
    NEW M2 ( 820000 2020000 ) VIA12
    NEW M1 ( 820000 2020000 ) ( 910000 * )
    NEW M1 ( 910000 2020000 ) ( * 2030000 0 )
 ;
- net243
  ( NDROT_244_reg1_0ut2 a ) ( AND2T_245_P075 q )
  + ROUTED  M1 ( 660000 1710000 0 ) ( 580000 * )
    NEW M1 ( 580000 1710000 ) ( * 1700000 )
    NEW M1 ( 580000 1700000 ) ( 570000 * )
    NEW M1 ( 570000 1700000 ) ( * 1670000 0 )
 ;
- net244
  ( NDROT_244_reg1_0ut2 q ) ( AND2T_304_N053 a )
  + ROUTED  M1 ( 750000 1670000 0 ) ( 840000 * 0 )
 ;
- net245
  ( NDROT_246_reg1_0ut3 a ) ( AND2T_247_P076 q )
  + ROUTED  M1 ( 740000 1230000 0 ) ( 790000 * )
    NEW M1 ( 790000 1230000 ) ( * 1250000 )
    NEW M1 ( 790000 1250000 ) ( 940000 * )
    NEW M1 ( 940000 1250000 ) ( * 1270000 0 )
 ;
- net246
  ( NDROT_246_reg1_0ut3 q ) ( AND2T_308_N101 b )
  + ROUTED  M1 ( 1190000 1270000 0 ) ( 1130000 * ) VIA12
    NEW M2 ( 1130000 1270000 ) VIA23
    NEW M3 ( 1130000 1270000 ) ( * 1220000 ) VIA23
    NEW M2 ( 1130000 1220000 ) VIA12
    NEW M1 ( 1130000 1220000 ) ( 1030000 * )
    NEW M1 ( 1030000 1220000 ) ( * 1230000 0 )
 ;
- net247
  ( NDROT_248_reg1_0ut4 a ) ( AND2T_249_P077 q )
  + ROUTED  M1 ( 800000 1120000 0 ) ( 720000 * ) VIA12
    NEW M2 ( 720000 1120000 ) VIA23
    NEW M3 ( 720000 1120000 ) ( * 1090000 )
    NEW M3 ( 720000 1090000 ) ( 710000 * )
    NEW M3 ( 710000 1090000 ) ( * 1080000 0 )
 ;
- net248
  ( NDROT_248_reg1_0ut4 q ) ( AND2T_312_N151 b )
  + ROUTED  M1 ( 940000 980000 0 ) ( 980000 * ) VIA12
    NEW M2 ( 980000 980000 ) VIA23
    NEW M3 ( 980000 980000 ) ( * 1070000 ) VIA23
    NEW M2 ( 980000 1070000 ) VIA12
    NEW M1 ( 980000 1070000 ) ( 890000 * )
    NEW M1 ( 890000 1070000 ) ( * 1080000 0 )
 ;
- net249
  ( NDROT_250_reg1_0ut5 a ) ( AND2T_251_P078 q )
  + ROUTED  M1 ( 550000 620000 0 ) ( 470000 * ) VIA12
    NEW M2 ( 470000 620000 ) VIA23
    NEW M3 ( 470000 620000 ) ( * 590000 )
    NEW M3 ( 470000 590000 ) ( 460000 * )
    NEW M3 ( 460000 590000 ) ( * 580000 0 )
 ;
- net250
  ( NDROT_250_reg1_0ut5 q ) ( AND2T_316_N191 a )
  + ROUTED  M1 ( 1760000 580000 0 ) ( 1820000 * )
    NEW M1 ( 1820000 580000 ) ( * 590000 )
    NEW M1 ( 1820000 590000 ) ( 2080000 * ) VIA12
    NEW M2 ( 2080000 590000 ) VIA23
    NEW M3 ( 2080000 590000 ) ( * 870000 ) VIA23
    NEW M2 ( 2080000 870000 ) VIA12
    NEW M1 ( 2080000 870000 ) ( 740000 * ) VIA12
    NEW M2 ( 740000 870000 ) VIA23
    NEW M3 ( 740000 870000 ) ( * 570000 ) VIA23
    NEW M2 ( 740000 570000 ) VIA12
    NEW M1 ( 740000 570000 ) ( 640000 * )
    NEW M1 ( 640000 570000 ) ( * 580000 0 )
 ;
- net251
  ( NDROT_252_reg1_0ut6 a ) ( AND2T_253_P079 q )
  + ROUTED  M1 ( 1420000 620000 0 ) ( 1340000 * ) VIA12
    NEW M2 ( 1340000 620000 ) VIA23
    NEW M3 ( 1340000 620000 ) ( * 580000 )
    NEW M3 ( 1340000 580000 ) ( 1330000 * 0 )
 ;
- net252
  ( NDROT_252_reg1_0ut6 q ) ( AND2T_320_N208 a )
  + ROUTED  M1 ( 1510000 580000 0 ) ( 1430000 * )
    NEW M1 ( 1430000 580000 ) ( * 590000 )
    NEW M1 ( 1430000 590000 ) ( 1410000 * ) VIA12
    NEW M2 ( 1410000 590000 ) VIA23
    NEW M3 ( 1410000 590000 ) ( * 500000 ) VIA23
    NEW M2 ( 1410000 500000 ) VIA12
    NEW M1 ( 1410000 500000 ) ( 2090000 * ) VIA12
    NEW M2 ( 2090000 500000 ) VIA23
    NEW M3 ( 2090000 500000 ) ( * 590000 )
    NEW M3 ( 2090000 590000 ) ( 2110000 * ) VIA23
    NEW M2 ( 2110000 590000 ) VIA12
    NEW M1 ( 2110000 590000 ) ( 2190000 * )
    NEW M1 ( 2190000 590000 ) ( * 580000 0 )
 ;
- net253
  ( NDROT_254_reg2_0ut0 a ) ( AND2T_255_P080 q )
  + ROUTED  M1 ( 1210000 2180000 0 ) ( 1130000 * ) VIA12
    NEW M2 ( 1130000 2180000 ) VIA23
    NEW M3 ( 1130000 2180000 ) ( * 2300000 ) VIA23
    NEW M2 ( 1130000 2300000 ) VIA12
    NEW M1 ( 1130000 2300000 ) ( 950000 * 0 )
 ;
- net254
  ( NDROT_254_reg2_0ut0 q ) ( AND2T_297_N008 b )
  + ROUTED  M1 ( 1300000 2140000 0 ) ( 1380000 * )
    NEW M1 ( 1380000 2140000 ) ( * 2130000 )
    NEW M1 ( 1380000 2130000 ) ( 1520000 * ) VIA12
    NEW M2 ( 1520000 2130000 ) VIA23
    NEW M3 ( 1520000 2130000 ) ( * 2190000 ) VIA23
    NEW M2 ( 1520000 2190000 ) VIA12
    NEW M1 ( 1520000 2190000 ) ( 1600000 * )
    NEW M1 ( 1600000 2190000 ) ( * 2180000 0 )
 ;
- net255
  ( NDROT_256_reg2_0ut1 a ) ( AND2T_257_P081 q )
  + ROUTED  M1 ( 1400000 1990000 0 ) ( 1500000 * )
    NEW M1 ( 1500000 1990000 ) ( * 2000000 )
    NEW M1 ( 1500000 2000000 ) ( 1710000 * )
    NEW M1 ( 1710000 2000000 ) ( * 2030000 0 )
 ;
- net256
  ( NDROT_256_reg2_0ut1 q ) ( AND2T_301_N017 a )
  + ROUTED  M1 ( 1800000 1990000 0 ) ( 1890000 * 0 )
 ;
- net257
  ( NDROT_258_reg2_0ut2 a ) ( AND2T_259_P082 q )
  + ROUTED  M1 ( 1220000 1570000 0 ) ( 1140000 * ) VIA12
    NEW M2 ( 1140000 1570000 ) VIA23
    NEW M3 ( 1140000 1570000 ) ( * 1530000 )
    NEW M3 ( 1140000 1530000 ) ( 1130000 * 0 )
 ;
- net258
  ( NDROT_258_reg2_0ut2 q ) ( AND2T_305_N060 b )
  + ROUTED  M1 ( 1310000 1530000 0 ) ( 1410000 * )
    NEW M1 ( 1410000 1530000 ) ( * 1540000 )
    NEW M1 ( 1410000 1540000 ) ( 1570000 * )
    NEW M1 ( 1570000 1540000 ) ( * 1550000 )
    NEW M1 ( 1570000 1550000 ) ( 1580000 * )
    NEW M1 ( 1580000 1550000 ) ( * 1570000 0 )
 ;
- net259
  ( NDROT_260_reg2_0ut3 a ) ( AND2T_261_P083 q )
  + ROUTED  M1 ( 670000 1410000 0 ) ( 750000 * )
    NEW M1 ( 750000 1410000 ) ( * 1400000 )
    NEW M1 ( 750000 1400000 ) ( 780000 * )
    NEW M1 ( 780000 1400000 ) ( * 1390000 )
    NEW M1 ( 780000 1390000 ) ( 920000 * )
    NEW M1 ( 920000 1390000 ) ( * 1370000 0 )
 ;
- net260
  ( NDROT_260_reg2_0ut3 q ) ( AND2T_309_N107 a )
  + ROUTED  M1 ( 1120000 1370000 0 ) ( 930000 * ) VIA12
    NEW M2 ( 930000 1370000 ) VIA23
    NEW M3 ( 930000 1370000 ) ( * 1450000 ) VIA23
    NEW M2 ( 930000 1450000 ) VIA12
    NEW M1 ( 930000 1450000 ) ( 650000 * ) VIA12
    NEW M2 ( 650000 1450000 ) VIA23
    NEW M3 ( 650000 1450000 ) ( * 1380000 ) VIA23
    NEW M2 ( 650000 1380000 ) VIA12
    NEW M1 ( 650000 1380000 ) ( 760000 * )
    NEW M1 ( 760000 1380000 ) ( * 1370000 0 )
 ;
- net261
  ( NDROT_262_reg2_0ut4 a ) ( AND2T_263_P084 q )
  + ROUTED  M1 ( 2730000 620000 0 ) ( 2780000 * ) VIA12
    NEW M2 ( 2780000 620000 ) VIA23
    NEW M3 ( 2780000 620000 ) ( * 590000 ) VIA23
    NEW M2 ( 2780000 590000 ) VIA12
    NEW M1 ( 2780000 590000 ) ( 2980000 * )
    NEW M1 ( 2980000 590000 ) ( * 580000 0 )
 ;
- net262
  ( NDROT_262_reg2_0ut4 q ) ( AND2T_313_N161 a )
  + ROUTED  M1 ( 2820000 580000 0 ) ( 2740000 * )
    NEW M1 ( 2740000 580000 ) ( * 570000 )
    NEW M1 ( 2740000 570000 ) ( 2650000 * )
    NEW M1 ( 2650000 570000 ) ( * 550000 )
    NEW M1 ( 2650000 550000 ) ( 2610000 * ) VIA12
    NEW M2 ( 2610000 550000 ) VIA23
    NEW M3 ( 2610000 550000 ) ( * 580000 ) VIA23
    NEW M2 ( 2610000 580000 ) VIA12
    NEW M1 ( 2610000 580000 ) ( 2570000 * 0 )
 ;
- net263
  ( NDROT_264_reg2_0ut5 a ) ( AND2T_265_P085 q )
  + ROUTED  M1 ( 280000 420000 0 ) ( 360000 * )
    NEW M1 ( 360000 420000 ) ( * 430000 )
    NEW M1 ( 360000 430000 ) ( 520000 * ) VIA12
    NEW M2 ( 520000 430000 ) VIA23
    NEW M3 ( 520000 430000 ) ( * 380000 )
    NEW M3 ( 520000 380000 ) ( 530000 * 0 )
 ;
- net264
  ( NDROT_264_reg2_0ut5 q ) ( AND2T_317_N197 b )
  + ROUTED  M1 ( 1240000 420000 0 ) ( 1180000 * ) VIA12
    NEW M2 ( 1180000 420000 ) VIA23
    NEW M3 ( 1180000 420000 ) ( * 400000 ) VIA23
    NEW M2 ( 1180000 400000 ) VIA12
    NEW M1 ( 1180000 400000 ) ( 440000 * )
    NEW M1 ( 440000 400000 ) ( * 390000 )
    NEW M1 ( 440000 390000 ) ( 370000 * )
    NEW M1 ( 370000 390000 ) ( * 380000 0 )
 ;
- net265
  ( NDROT_266_reg2_0ut6 a ) ( AND2T_267_P086 q )
  + ROUTED  M1 ( 1080000 380000 0 ) ( 1160000 * )
    NEW M1 ( 1160000 380000 ) ( * 390000 )
    NEW M1 ( 1160000 390000 ) ( 1320000 * )
    NEW M1 ( 1320000 390000 ) ( * 400000 )
    NEW M1 ( 1320000 400000 ) ( 1330000 * )
    NEW M1 ( 1330000 400000 ) ( * 420000 0 )
 ;
- net266
  ( NDROT_266_reg2_0ut6 q ) ( AND2T_321_N210 b )
  + ROUTED  M1 ( 1420000 380000 0 ) ( 1450000 * ) VIA12
    NEW M2 ( 1450000 380000 ) VIA23
    NEW M3 ( 1450000 380000 ) ( * 430000 ) VIA23
    NEW M2 ( 1450000 430000 ) VIA12
    NEW M1 ( 1450000 430000 ) ( 1690000 * )
    NEW M1 ( 1690000 430000 ) ( * 420000 0 )
 ;
- net267
  ( NDROT_268_reg3_0ut0 a ) ( AND2T_269_P087 q )
  + ROUTED  M1 ( 1470000 2300000 0 ) ( 1570000 * )
    NEW M1 ( 1570000 2300000 ) ( * 2310000 )
    NEW M1 ( 1570000 2310000 ) ( 1660000 * ) VIA12
    NEW M2 ( 1660000 2310000 ) VIA23
    NEW M3 ( 1660000 2310000 ) ( * 2340000 )
    NEW M3 ( 1660000 2340000 ) ( 1670000 * 0 )
 ;
- net268
  ( NDROT_268_reg3_0ut0 q ) ( AND2T_298_N011 a )
  + ROUTED  M1 ( 1760000 2300000 0 ) ( 1840000 * )
    NEW M1 ( 1840000 2300000 ) ( * 2290000 )
    NEW M1 ( 1840000 2290000 ) ( 1870000 * ) VIA12
    NEW M2 ( 1870000 2290000 ) VIA23
    NEW M3 ( 1870000 2290000 ) ( * 2170000 )
    NEW M3 ( 1870000 2170000 ) ( 1880000 * )
    NEW M3 ( 1880000 2170000 ) ( * 2150000 ) VIA23
    NEW M2 ( 1880000 2150000 ) VIA12
    NEW M1 ( 1880000 2150000 ) ( 1960000 * )
    NEW M1 ( 1960000 2150000 ) ( * 2140000 0 )
 ;
- net269
  ( NDROT_270_reg3_0ut1 a ) ( AND2T_271_P088 q )
  + ROUTED  M1 ( 2460000 2140000 0 ) ( 2560000 * )
    NEW M1 ( 2560000 2140000 ) ( * 2150000 )
    NEW M1 ( 2560000 2150000 ) ( 2660000 * )
    NEW M1 ( 2660000 2150000 ) ( * 2180000 0 )
 ;
- net270
  ( NDROT_270_reg3_0ut1 q ) ( AND2T_302_N020 b )
  + ROUTED  M1 ( 2750000 2140000 0 ) ( 2730000 * ) VIA12
    NEW M2 ( 2730000 2140000 ) VIA23
    NEW M3 ( 2730000 2140000 ) ( * 2080000 ) VIA23
    NEW M2 ( 2730000 2080000 ) VIA12
    NEW M1 ( 2730000 2080000 ) ( 2450000 * ) VIA12
    NEW M2 ( 2450000 2080000 ) VIA23
    NEW M3 ( 2450000 2080000 ) ( * 2020000 ) VIA23
    NEW M2 ( 2450000 2020000 ) VIA12
    NEW M1 ( 2450000 2020000 ) ( 2530000 * )
    NEW M1 ( 2530000 2020000 ) ( * 2030000 0 )
 ;
- net271
  ( NDROT_272_reg3_0ut2 a ) ( AND2T_273_P089 q )
  + ROUTED  M3 ( 1900000 1830000 0 ) ( * 1720000 ) VIA23
    NEW M2 ( 1900000 1720000 ) VIA12
    NEW M1 ( 1900000 1720000 ) ( 2090000 * ) VIA12
    NEW M2 ( 2090000 1720000 ) VIA23
    NEW M3 ( 2090000 1720000 ) ( * 2360000 ) VIA23
    NEW M2 ( 2090000 2360000 ) VIA12
    NEW M1 ( 2090000 2360000 ) ( 2540000 * ) VIA12
    NEW M2 ( 2540000 2360000 ) VIA23
    NEW M3 ( 2540000 2360000 ) ( * 1860000 ) VIA23
    NEW M2 ( 2540000 1860000 ) VIA12
    NEW M1 ( 2540000 1860000 ) ( 2210000 * )
    NEW M1 ( 2210000 1860000 ) ( * 1870000 0 )
 ;
- net272
  ( NDROT_272_reg3_0ut2 q ) ( AND2T_306_N080 a )
  + ROUTED  M1 ( 2640000 1830000 0 ) ( 2450000 * )
    NEW M1 ( 2450000 1830000 ) ( * 1820000 )
    NEW M1 ( 2450000 1820000 ) ( 2300000 * )
    NEW M1 ( 2300000 1820000 ) ( * 1830000 0 )
 ;
- net273
  ( NDROT_274_reg3_0ut3 a ) ( AND2T_275_P090 q )
  + ROUTED  M1 ( 1850000 1410000 0 ) ( 1770000 * ) VIA12
    NEW M2 ( 1770000 1410000 ) VIA23
    NEW M3 ( 1770000 1410000 ) ( * 1370000 )
    NEW M3 ( 1770000 1370000 ) ( 1760000 * 0 )
 ;
- net274
  ( NDROT_274_reg3_0ut3 q ) ( AND2T_310_N123 b )
  + ROUTED  M1 ( 1940000 1370000 0 ) ( 1860000 * )
    NEW M1 ( 1860000 1370000 ) ( * 1380000 )
    NEW M1 ( 1860000 1380000 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 1380000 ) VIA23
    NEW M3 ( 1840000 1380000 ) ( * 1260000 ) VIA23
    NEW M2 ( 1840000 1260000 ) VIA12
    NEW M1 ( 1840000 1260000 ) ( 2090000 * )
    NEW M1 ( 2090000 1260000 ) ( * 1270000 0 )
 ;
- net275
  ( NDROT_276_reg3_0ut4 a ) ( AND2T_277_P091 q )
  + ROUTED  M1 ( 1580000 1080000 0 ) ( * 1090000 )
    NEW M1 ( 1580000 1090000 ) ( 1880000 * ) VIA12
    NEW M2 ( 1880000 1090000 ) VIA23
    NEW M3 ( 1880000 1090000 ) ( * 1120000 )
    NEW M3 ( 1880000 1120000 ) ( 1890000 * 0 )
 ;
- net276
  ( NDROT_276_reg3_0ut4 q ) ( AND2T_314_N172 b )
  + ROUTED  M3 ( 1980000 1080000 0 ) ( * 990000 )
    NEW M3 ( 1980000 990000 ) ( 1990000 * )
    NEW M3 ( 1990000 990000 ) ( * 980000 0 )
 ;
- net277
  ( NDROT_278_reg3_0ut5 a ) ( AND2T_279_P092 q )
  + ROUTED  M1 ( 1430000 940000 0 ) ( 1530000 * )
    NEW M1 ( 1530000 940000 ) ( * 950000 )
    NEW M1 ( 1530000 950000 ) ( 1630000 * )
    NEW M1 ( 1630000 950000 ) ( * 980000 0 )
 ;
- net278
  ( NDROT_278_reg3_0ut5 q ) ( AND2T_318_N204 a )
  + ROUTED  M1 ( 1720000 940000 0 ) ( 1640000 * )
    NEW M1 ( 1640000 940000 ) ( * 930000 )
    NEW M1 ( 1640000 930000 ) ( 1620000 * ) VIA12
    NEW M2 ( 1620000 930000 ) VIA23
    NEW M3 ( 1620000 930000 ) ( * 750000 ) VIA23
    NEW M2 ( 1620000 750000 ) VIA12
    NEW M1 ( 1620000 750000 ) ( 1510000 * )
    NEW M1 ( 1510000 750000 ) ( * 760000 0 )
 ;
- net279
  ( NDROT_280_reg3_0ut6 a ) ( AND2T_281_P093 q )
  + ROUTED  M1 ( 690000 800000 0 ) ( 610000 * ) VIA12
    NEW M2 ( 610000 800000 ) VIA23
    NEW M3 ( 610000 800000 ) ( * 760000 )
    NEW M3 ( 610000 760000 ) ( 600000 * 0 )
 ;
- net280
  ( NDROT_280_reg3_0ut6 q ) ( AND2T_322_N213 a )
  + ROUTED  M1 ( 780000 760000 0 ) ( 870000 * 0 )
 ;
- net281
  ( NDROT_282_reg4_0ut0 a ) ( AND2T_283_P094 q )
  + ROUTED  M1 ( 2600000 2300000 0 ) ( * 2310000 )
    NEW M1 ( 2600000 2310000 ) ( 2340000 * ) VIA12
    NEW M2 ( 2340000 2310000 ) VIA23
    NEW M3 ( 2340000 2310000 ) ( * 2320000 )
    NEW M3 ( 2340000 2320000 ) ( 2300000 * )
    NEW M3 ( 2300000 2320000 ) ( * 2350000 ) VIA23
    NEW M2 ( 2300000 2350000 ) VIA12
    NEW M1 ( 2300000 2350000 ) ( 2240000 * )
    NEW M1 ( 2240000 2350000 ) ( * 2340000 0 )
 ;
- net282
  ( NDROT_282_reg4_0ut0 q ) ( AND2T_299_N013 b )
  + ROUTED  M1 ( 2330000 2300000 0 ) ( * 2320000 )
    NEW M1 ( 2330000 2320000 ) ( 2430000 * ) VIA12
    NEW M2 ( 2430000 2320000 ) VIA23
    NEW M3 ( 2430000 2320000 ) ( * 2500000 ) VIA23
    NEW M2 ( 2430000 2500000 ) VIA12
    NEW M1 ( 2430000 2500000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 2500000 ) VIA23
    NEW M3 ( 2680000 2500000 ) ( * 2170000 ) VIA23
    NEW M2 ( 2680000 2170000 ) VIA12
    NEW M1 ( 2680000 2170000 ) ( 2910000 * )
    NEW M1 ( 2910000 2170000 ) ( * 2180000 0 )
 ;
- net283
  ( NDROT_284_reg4_0ut1 a ) ( AND2T_285_P095 q )
  + ROUTED  M1 ( 3160000 2030000 0 ) ( 3190000 * )
    NEW M1 ( 3190000 2030000 ) ( * 2040000 )
    NEW M1 ( 3190000 2040000 ) ( 3220000 * ) VIA12
    NEW M2 ( 3220000 2040000 ) VIA23
    NEW M3 ( 3220000 2040000 ) ( * 2150000 ) VIA23
    NEW M2 ( 3220000 2150000 ) VIA12
    NEW M1 ( 3220000 2150000 ) ( 3320000 * )
    NEW M1 ( 3320000 2150000 ) ( * 2140000 0 )
 ;
- net284
  ( NDROT_284_reg4_0ut1 q ) ( AND2T_303_N025 a )
  + ROUTED  M1 ( 2890000 1990000 0 ) ( 2950000 * )
    NEW M1 ( 2950000 1990000 ) ( * 1980000 )
    NEW M1 ( 2950000 1980000 ) ( 2980000 * )
    NEW M1 ( 2980000 1980000 ) ( * 1990000 )
    NEW M1 ( 2980000 1990000 ) ( 3150000 * )
    NEW M1 ( 3150000 1990000 ) ( * 2000000 )
    NEW M1 ( 3150000 2000000 ) ( 3250000 * )
    NEW M1 ( 3250000 2000000 ) ( * 1990000 0 )
 ;
- net285
  ( NDROT_286_reg4_0ut2 a ) ( AND2T_287_P096 q )
  + ROUTED  M1 ( 2620000 1710000 0 ) ( 2700000 * )
    NEW M1 ( 2700000 1710000 ) ( * 1700000 )
    NEW M1 ( 2700000 1700000 ) ( 2860000 * ) VIA12
    NEW M2 ( 2860000 1700000 ) VIA23
    NEW M3 ( 2860000 1700000 ) ( * 1670000 )
    NEW M3 ( 2860000 1670000 ) ( 2870000 * 0 )
 ;
- net286
  ( NDROT_286_reg4_0ut2 q ) ( AND2T_307_N087 b )
  + ROUTED  M1 ( 2710000 1670000 0 ) ( 2750000 * ) VIA12
    NEW M2 ( 2750000 1670000 ) VIA23
    NEW M3 ( 2750000 1670000 ) ( * 1560000 ) VIA23
    NEW M2 ( 2750000 1560000 ) VIA12
    NEW M1 ( 2750000 1560000 ) ( 2830000 * )
    NEW M1 ( 2830000 1560000 ) ( * 1570000 0 )
 ;
- net287
  ( NDROT_288_reg4_0ut3 a ) ( AND2T_289_P097 q )
  + ROUTED  M1 ( 2550000 1410000 0 ) ( 2630000 * )
    NEW M1 ( 2630000 1410000 ) ( * 1420000 )
    NEW M1 ( 2630000 1420000 ) ( 2660000 * ) VIA12
    NEW M2 ( 2660000 1420000 ) VIA23
    NEW M3 ( 2660000 1420000 ) ( * 1360000 ) VIA23
    NEW M2 ( 2660000 1360000 ) VIA12
    NEW M1 ( 2660000 1360000 ) ( 2800000 * )
    NEW M1 ( 2800000 1360000 ) ( * 1370000 0 )
 ;
- net288
  ( NDROT_288_reg4_0ut3 q ) ( AND2T_311_N127 a )
  + ROUTED  M1 ( 2390000 1370000 0 ) ( 2400000 * )
    NEW M1 ( 2400000 1370000 ) ( * 1360000 )
    NEW M1 ( 2400000 1360000 ) ( 2640000 * )
    NEW M1 ( 2640000 1360000 ) ( * 1370000 0 )
 ;
- net289
  ( NDROT_290_reg4_0ut4 a ) ( AND2T_291_P098 q )
  + ROUTED  M1 ( 2070000 1120000 0 ) ( 2150000 * )
    NEW M1 ( 2150000 1120000 ) ( * 1110000 )
    NEW M1 ( 2150000 1110000 ) ( 2420000 * ) VIA12
    NEW M2 ( 2420000 1110000 ) VIA23
    NEW M3 ( 2420000 1110000 ) ( * 1080000 )
    NEW M3 ( 2420000 1080000 ) ( 2430000 * 0 )
 ;
- net290
  ( NDROT_290_reg4_0ut4 q ) ( AND2T_315_N180 b )
  + ROUTED  M1 ( 2310000 980000 0 ) ( 2250000 * )
    NEW M1 ( 2250000 980000 ) ( * 970000 )
    NEW M1 ( 2250000 970000 ) ( 2180000 * ) VIA12
    NEW M2 ( 2180000 970000 ) VIA23
    NEW M3 ( 2180000 970000 ) ( * 1080000 )
    NEW M3 ( 2180000 1080000 ) ( 2160000 * 0 )
 ;
- net291
  ( NDROT_292_reg4_0ut5 a ) ( AND2T_293_P099 q )
  + ROUTED  M1 ( 2400000 980000 0 ) ( 2480000 * )
    NEW M1 ( 2480000 980000 ) ( * 970000 )
    NEW M1 ( 2480000 970000 ) ( 2590000 * ) VIA12
    NEW M2 ( 2590000 970000 ) VIA23
    NEW M3 ( 2590000 970000 ) ( * 1040000 ) VIA23
    NEW M2 ( 2590000 1040000 ) VIA12
    NEW M1 ( 2590000 1040000 ) ( 2680000 * ) VIA12
    NEW M2 ( 2680000 1040000 ) VIA23
    NEW M3 ( 2680000 1040000 ) ( * 950000 ) VIA23
    NEW M2 ( 2680000 950000 ) VIA12
    NEW M1 ( 2680000 950000 ) ( 2760000 * )
    NEW M1 ( 2760000 950000 ) ( * 940000 0 )
 ;
- net292
  ( NDROT_292_reg4_0ut5 q ) ( AND2T_319_N205 b )
  + ROUTED  M3 ( 2490000 940000 0 ) ( * 920000 )
    NEW M3 ( 2490000 920000 ) ( 2480000 * )
    NEW M3 ( 2480000 920000 ) ( * 840000 )
    NEW M3 ( 2480000 840000 ) ( 2470000 * )
    NEW M3 ( 2470000 840000 ) ( * 790000 ) VIA23
    NEW M2 ( 2470000 790000 ) VIA12
    NEW M1 ( 2470000 790000 ) ( 2550000 * )
    NEW M1 ( 2550000 790000 ) ( * 800000 0 )
 ;
- net293
  ( NDROT_294_reg4_0ut6 a ) ( AND2T_295_P100 q )
  + ROUTED  M1 ( 2910000 800000 0 ) ( 2940000 * )
    NEW M1 ( 2940000 800000 ) ( * 790000 )
    NEW M1 ( 2940000 790000 ) ( 2960000 * ) VIA12
    NEW M2 ( 2960000 790000 ) VIA23
    NEW M3 ( 2960000 790000 ) ( * 750000 ) VIA23
    NEW M2 ( 2960000 750000 ) VIA12
    NEW M1 ( 2960000 750000 ) ( 3160000 * )
    NEW M1 ( 3160000 750000 ) ( * 760000 0 )
 ;
- net294
  ( NDROT_294_reg4_0ut6 q ) ( AND2T_323_N215 b )
  + ROUTED  M1 ( 2820000 800000 0 ) ( 2900000 * )
    NEW M1 ( 2900000 800000 ) ( * 810000 )
    NEW M1 ( 2900000 810000 ) ( 2990000 * ) VIA12
    NEW M2 ( 2990000 810000 ) VIA23
    NEW M3 ( 2990000 810000 ) ( * 760000 )
    NEW M3 ( 2990000 760000 ) ( 3000000 * 0 )
 ;
- net295
  ( AND2T_296_N006 q ) ( OR2T_324_N007 a )
  + ROUTED  M1 ( 1690000 2140000 0 ) ( 1750000 * )
    NEW M1 ( 1750000 2140000 ) ( * 2130000 )
    NEW M1 ( 1750000 2130000 ) ( 1770000 * )
    NEW M1 ( 1770000 2130000 ) ( * 2140000 )
    NEW M1 ( 1770000 2140000 ) ( 1790000 * ) VIA12
    NEW M2 ( 1790000 2140000 ) VIA23
    NEW M3 ( 1790000 2140000 ) ( * 2240000 ) VIA23
    NEW M2 ( 1790000 2240000 ) VIA12
    NEW M1 ( 1790000 2240000 ) ( 1050000 * ) VIA12
    NEW M2 ( 1050000 2240000 ) VIA23
    NEW M3 ( 1050000 2240000 ) ( * 2150000 ) VIA23
    NEW M2 ( 1050000 2150000 ) VIA12
    NEW M1 ( 1050000 2150000 ) ( 840000 * )
    NEW M1 ( 840000 2150000 ) ( * 2140000 0 )
 ;
- net296
  ( AND2T_297_N008 q ) ( OR2T_324_N007 b )
  + ROUTED  M1 ( 1690000 2180000 0 ) ( 1610000 * ) VIA12
    NEW M2 ( 1610000 2180000 ) VIA23
    NEW M3 ( 1610000 2180000 ) ( * 2140000 )
    NEW M3 ( 1610000 2140000 ) ( 1600000 * 0 )
 ;
- net297
  ( AND2T_298_N011 q ) ( OR2T_325_N010 a )
  + ROUTED  M1 ( 2030000 2140000 0 ) ( 2120000 * 0 )
 ;
- net298
  ( AND2T_299_N013 q ) ( OR2T_325_N010 b )
  + ROUTED  M1 ( 2910000 2140000 0 ) ( 2850000 * )
    NEW M1 ( 2850000 2140000 ) ( * 2150000 )
    NEW M1 ( 2850000 2150000 ) ( 2760000 * ) VIA12
    NEW M2 ( 2760000 2150000 ) VIA23
    NEW M3 ( 2760000 2150000 ) ( * 1930000 ) VIA23
    NEW M2 ( 2760000 1930000 ) VIA12
    NEW M1 ( 2760000 1930000 ) ( 2020000 * ) VIA12
    NEW M2 ( 2020000 1930000 ) VIA23
    NEW M3 ( 2020000 1930000 ) ( * 2170000 ) VIA23
    NEW M2 ( 2020000 2170000 ) VIA12
    NEW M1 ( 2020000 2170000 ) ( 2120000 * )
    NEW M1 ( 2120000 2170000 ) ( * 2180000 0 )
 ;
- net299
  ( AND2T_300_N014 q ) ( OR2T_326_N016 a )
  + ROUTED  M1 ( 1010000 1830000 0 ) ( 930000 * )
    NEW M1 ( 930000 1830000 ) ( * 1820000 )
    NEW M1 ( 930000 1820000 ) ( 890000 * ) VIA12
    NEW M2 ( 890000 1820000 ) VIA23
    NEW M3 ( 890000 1820000 ) ( * 1850000 ) VIA23
    NEW M2 ( 890000 1850000 ) VIA12
    NEW M1 ( 890000 1850000 ) ( 830000 * ) VIA12
    NEW M2 ( 830000 1850000 ) VIA23
    NEW M3 ( 830000 1850000 ) ( * 2000000 ) VIA23
    NEW M2 ( 830000 2000000 ) VIA12
    NEW M1 ( 830000 2000000 ) ( 910000 * )
    NEW M1 ( 910000 2000000 ) ( * 1990000 0 )
 ;
- net300
  ( AND2T_301_N017 q ) ( OR2T_326_N016 b )
  + ROUTED  M1 ( 1960000 1990000 0 ) ( 1950000 * )
    NEW M1 ( 1950000 1990000 ) ( * 2000000 )
    NEW M1 ( 1950000 2000000 ) ( 1870000 * ) VIA12
    NEW M2 ( 1870000 2000000 ) VIA23
    NEW M3 ( 1870000 2000000 ) ( * 1620000 ) VIA23
    NEW M2 ( 1870000 1620000 ) VIA12
    NEW M1 ( 1870000 1620000 ) ( 860000 * ) VIA12
    NEW M2 ( 860000 1620000 ) VIA23
    NEW M3 ( 860000 1620000 ) ( * 1880000 ) VIA23
    NEW M2 ( 860000 1880000 ) VIA12
    NEW M1 ( 860000 1880000 ) ( 1010000 * )
    NEW M1 ( 1010000 1880000 ) ( * 1870000 0 )
 ;
- net301
  ( AND2T_302_N020 q ) ( OR2T_327_N019 a )
  + ROUTED  M1 ( 2530000 1990000 0 ) ( 2610000 * )
    NEW M1 ( 2610000 1990000 ) ( * 2010000 )
    NEW M1 ( 2610000 2010000 ) ( 2630000 * ) VIA12
    NEW M2 ( 2630000 2010000 ) VIA23
    NEW M3 ( 2630000 2010000 ) ( * 1990000 ) VIA23
    NEW M2 ( 2630000 1990000 ) VIA12
    NEW M1 ( 2630000 1990000 ) ( 2730000 * 0 )
 ;
- net302
  ( AND2T_303_N025 q ) ( OR2T_327_N019 b )
  + ROUTED  M1 ( 2730000 2030000 0 ) ( * 2020000 )
    NEW M1 ( 2730000 2020000 ) ( 2810000 * ) VIA12
    NEW M2 ( 2810000 2020000 ) VIA23
    NEW M3 ( 2810000 2020000 ) ( * 2000000 ) VIA23
    NEW M2 ( 2810000 2000000 ) VIA12
    NEW M1 ( 2810000 2000000 ) ( 2960000 * )
    NEW M1 ( 2960000 2000000 ) ( * 1990000 0 )
 ;
- net303
  ( AND2T_304_N053 q ) ( OR2T_328_N058 a )
  + ROUTED  M1 ( 910000 1670000 0 ) ( 850000 * )
    NEW M1 ( 850000 1670000 ) ( * 1680000 )
    NEW M1 ( 850000 1680000 ) ( 830000 * ) VIA12
    NEW M2 ( 830000 1680000 ) VIA23
    NEW M3 ( 830000 1680000 ) ( * 1470000 ) VIA23
    NEW M2 ( 830000 1470000 ) VIA12
    NEW M1 ( 830000 1470000 ) ( 1580000 * )
    NEW M1 ( 1580000 1470000 ) ( * 1510000 )
    NEW M1 ( 1580000 1510000 ) ( 1670000 * )
    NEW M1 ( 1670000 1510000 ) ( * 1530000 0 )
 ;
- net304
  ( AND2T_305_N060 q ) ( OR2T_328_N058 b )
  + ROUTED  M1 ( 1670000 1570000 0 ) ( 1590000 * ) VIA12
    NEW M2 ( 1590000 1570000 ) VIA23
    NEW M3 ( 1590000 1570000 ) ( * 1530000 )
    NEW M3 ( 1590000 1530000 ) ( 1580000 * 0 )
 ;
- net305
  ( AND2T_306_N080 q ) ( OR2T_329_N075 a )
  + ROUTED  M1 ( 2490000 1530000 0 ) ( 2500000 * )
    NEW M1 ( 2500000 1530000 ) ( * 1520000 )
    NEW M1 ( 2500000 1520000 ) ( 2590000 * ) VIA12
    NEW M2 ( 2590000 1520000 ) VIA23
    NEW M3 ( 2590000 1520000 ) ( * 2320000 ) VIA23
    NEW M2 ( 2590000 2320000 ) VIA12
    NEW M1 ( 2590000 2320000 ) ( 2950000 * ) VIA12
    NEW M2 ( 2950000 2320000 ) VIA23
    NEW M3 ( 2950000 2320000 ) ( * 1820000 ) VIA23
    NEW M2 ( 2950000 1820000 ) VIA12
    NEW M1 ( 2950000 1820000 ) ( 2710000 * )
    NEW M1 ( 2710000 1820000 ) ( * 1830000 0 )
 ;
- net306
  ( AND2T_307_N087 q ) ( OR2T_329_N075 b )
  + ROUTED  M1 ( 2830000 1530000 0 ) ( 2770000 * )
    NEW M1 ( 2770000 1530000 ) ( * 1520000 )
    NEW M1 ( 2770000 1520000 ) ( 2730000 * ) VIA12
    NEW M2 ( 2730000 1520000 ) VIA23
    NEW M3 ( 2730000 1520000 ) ( * 1560000 ) VIA23
    NEW M2 ( 2730000 1560000 ) VIA12
    NEW M1 ( 2730000 1560000 ) ( 2490000 * )
    NEW M1 ( 2490000 1560000 ) ( * 1570000 0 )
 ;
- net307
  ( AND2T_308_N101 q ) ( OR2T_330_N106 a )
  + ROUTED  M1 ( 1190000 1230000 0 ) ( 1280000 * 0 )
 ;
- net308
  ( AND2T_309_N107 q ) ( OR2T_330_N106 b )
  + ROUTED  M3 ( 1280000 1270000 0 ) ( * 1360000 )
    NEW M3 ( 1280000 1360000 ) ( 1290000 * )
    NEW M3 ( 1290000 1360000 ) ( * 1380000 )
    NEW M3 ( 1290000 1380000 ) ( 1270000 * )
    NEW M3 ( 1270000 1380000 ) ( * 1370000 ) VIA23
    NEW M2 ( 1270000 1370000 ) VIA12
    NEW M1 ( 1270000 1370000 ) ( 1190000 * 0 )
 ;
- net309
  ( AND2T_310_N123 q ) ( OR2T_331_N119 a )
  + ROUTED  M1 ( 1420000 1370000 0 ) ( 1430000 * )
    NEW M1 ( 1430000 1370000 ) ( * 1380000 )
    NEW M1 ( 1430000 1380000 ) ( 1830000 * )
    NEW M1 ( 1830000 1380000 ) ( * 1390000 )
    NEW M1 ( 1830000 1390000 ) ( 2010000 * ) VIA12
    NEW M2 ( 2010000 1390000 ) VIA23
    NEW M3 ( 2010000 1390000 ) ( * 1220000 ) VIA23
    NEW M2 ( 2010000 1220000 ) VIA12
    NEW M1 ( 2010000 1220000 ) ( 2090000 * )
    NEW M1 ( 2090000 1220000 ) ( * 1230000 0 )
 ;
- net310
  ( AND2T_311_N127 q ) ( OR2T_331_N119 b )
  + ROUTED  M1 ( 1420000 1410000 0 ) ( 1480000 * ) VIA12
    NEW M2 ( 1480000 1410000 ) VIA23
    NEW M3 ( 1480000 1410000 ) ( * 1460000 ) VIA23
    NEW M2 ( 1480000 1460000 ) VIA12
    NEW M1 ( 1480000 1460000 ) ( 2180000 * )
    NEW M1 ( 2180000 1460000 ) ( * 1470000 )
    NEW M1 ( 2180000 1470000 ) ( 2430000 * ) VIA12
    NEW M2 ( 2430000 1470000 ) VIA23
    NEW M3 ( 2430000 1470000 ) ( * 1380000 ) VIA23
    NEW M2 ( 2430000 1380000 ) VIA12
    NEW M1 ( 2430000 1380000 ) ( 2460000 * )
    NEW M1 ( 2460000 1380000 ) ( * 1370000 0 )
 ;
- net311
  ( AND2T_312_N151 q ) ( OR2T_332_N158 a )
  + ROUTED  M1 ( 2050000 760000 0 ) ( 2110000 * )
    NEW M1 ( 2110000 760000 ) ( * 750000 )
    NEW M1 ( 2110000 750000 ) ( 2130000 * ) VIA12
    NEW M2 ( 2130000 750000 ) VIA23
    NEW M3 ( 2130000 750000 ) ( * 860000 ) VIA23
    NEW M2 ( 2130000 860000 ) VIA12
    NEW M1 ( 2130000 860000 ) ( 870000 * ) VIA12
    NEW M2 ( 870000 860000 ) VIA23
    NEW M3 ( 870000 860000 ) ( * 930000 ) VIA23
    NEW M2 ( 870000 930000 ) VIA12
    NEW M1 ( 870000 930000 ) ( 940000 * )
    NEW M1 ( 940000 930000 ) ( * 940000 0 )
 ;
- net312
  ( AND2T_313_N161 q ) ( OR2T_332_N158 b )
  + ROUTED  M1 ( 2640000 580000 0 ) ( 2630000 * )
    NEW M1 ( 2630000 580000 ) ( * 570000 )
    NEW M1 ( 2630000 570000 ) ( 2500000 * )
    NEW M1 ( 2500000 570000 ) ( * 580000 )
    NEW M1 ( 2500000 580000 ) ( 2470000 * ) VIA12
    NEW M2 ( 2470000 580000 ) VIA23
    NEW M3 ( 2470000 580000 ) ( * 230000 ) VIA23
    NEW M2 ( 2470000 230000 ) VIA12
    NEW M1 ( 2470000 230000 ) ( 1930000 * ) VIA12
    NEW M2 ( 1930000 230000 ) VIA23
    NEW M3 ( 1930000 230000 ) ( * 790000 ) VIA23
    NEW M2 ( 1930000 790000 ) VIA12
    NEW M1 ( 1930000 790000 ) ( 2050000 * )
    NEW M1 ( 2050000 790000 ) ( * 800000 0 )
 ;
- net313
  ( AND2T_314_N172 q ) ( OR2T_333_N167 a )
  + ROUTED  M1 ( 1990000 940000 0 ) ( 2080000 * 0 )
 ;
- net314
  ( AND2T_315_N180 q ) ( OR2T_333_N167 b )
  + ROUTED  M1 ( 2080000 980000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 980000 ) ( * 970000 )
    NEW M1 ( 2090000 970000 ) ( 2170000 * )
    NEW M1 ( 2170000 970000 ) ( * 960000 )
    NEW M1 ( 2170000 960000 ) ( 2310000 * )
    NEW M1 ( 2310000 960000 ) ( * 940000 0 )
 ;
- net315
  ( AND2T_316_N191 q ) ( OR2T_334_N196 a )
  + ROUTED  M1 ( 1600000 580000 0 ) ( 1660000 * )
    NEW M1 ( 1660000 580000 ) ( * 570000 )
    NEW M1 ( 1660000 570000 ) ( 1830000 * )
    NEW M1 ( 1830000 570000 ) ( * 580000 0 )
 ;
- net316
  ( AND2T_317_N197 q ) ( OR2T_334_N196 b )
  + ROUTED  M1 ( 1600000 620000 0 ) ( 1660000 * )
    NEW M1 ( 1660000 620000 ) ( * 610000 )
    NEW M1 ( 1660000 610000 ) ( 1680000 * ) VIA12
    NEW M2 ( 1680000 610000 ) VIA23
    NEW M3 ( 1680000 610000 ) ( * 320000 ) VIA23
    NEW M2 ( 1680000 320000 ) VIA12
    NEW M1 ( 1680000 320000 ) ( 1170000 * ) VIA12
    NEW M2 ( 1170000 320000 ) VIA23
    NEW M3 ( 1170000 320000 ) ( * 370000 ) VIA23
    NEW M2 ( 1170000 370000 ) VIA12
    NEW M1 ( 1170000 370000 ) ( 1240000 * )
    NEW M1 ( 1240000 370000 ) ( * 380000 0 )
 ;
- net317
  ( AND2T_318_N204 q ) ( OR2T_335_N203 a )
  + ROUTED  M1 ( 1580000 760000 0 ) ( 1670000 * 0 )
 ;
- net318
  ( AND2T_319_N205 q ) ( OR2T_335_N203 b )
  + ROUTED  M3 ( 1670000 800000 0 ) ( * 790000 )
    NEW M3 ( 1670000 790000 ) ( 1690000 * )
    NEW M3 ( 1690000 790000 ) ( * 780000 ) VIA23
    NEW M2 ( 1690000 780000 ) VIA12
    NEW M1 ( 1690000 780000 ) ( 2470000 * )
    NEW M1 ( 2470000 780000 ) ( * 770000 )
    NEW M1 ( 2470000 770000 ) ( 2550000 * )
    NEW M1 ( 2550000 770000 ) ( * 760000 0 )
 ;
- net319
  ( AND2T_320_N208 q ) ( OR2T_336_N209 a )
  + ROUTED  M1 ( 2030000 580000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 580000 ) ( * 570000 )
    NEW M1 ( 2090000 570000 ) ( 2240000 * )
    NEW M1 ( 2240000 570000 ) ( * 580000 )
    NEW M1 ( 2240000 580000 ) ( 2260000 * 0 )
 ;
- net320
  ( AND2T_321_N210 q ) ( OR2T_336_N209 b )
  + ROUTED  M1 ( 2030000 620000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 620000 ) ( * 610000 )
    NEW M1 ( 2090000 610000 ) ( 2110000 * ) VIA12
    NEW M2 ( 2110000 610000 ) VIA23
    NEW M3 ( 2110000 610000 ) ( * 1100000 ) VIA23
    NEW M2 ( 2110000 1100000 ) VIA12
    NEW M1 ( 2110000 1100000 ) ( 1610000 * ) VIA12
    NEW M2 ( 1610000 1100000 ) VIA23
    NEW M3 ( 1610000 1100000 ) ( * 410000 ) VIA23
    NEW M2 ( 1610000 410000 ) VIA12
    NEW M1 ( 1610000 410000 ) ( 1710000 * )
    NEW M1 ( 1710000 410000 ) ( * 390000 )
    NEW M1 ( 1710000 390000 ) ( 1700000 * )
    NEW M1 ( 1700000 390000 ) ( * 380000 )
    NEW M1 ( 1700000 380000 ) ( 1690000 * 0 )
 ;
- net321
  ( AND2T_322_N213 q ) ( OR2T_337_N212 a )
  + ROUTED  M1 ( 940000 760000 0 ) ( 1020000 * )
    NEW M1 ( 1020000 760000 ) ( * 770000 )
    NEW M1 ( 1020000 770000 ) ( 1190000 * )
    NEW M1 ( 1190000 770000 ) ( * 760000 0 )
 ;
- net322
  ( AND2T_323_N215 q ) ( OR2T_337_N212 b )
  + ROUTED  M1 ( 1190000 800000 0 ) ( 1250000 * )
    NEW M1 ( 1250000 800000 ) ( * 810000 )
    NEW M1 ( 1250000 810000 ) ( 1330000 * ) VIA12
    NEW M2 ( 1330000 810000 ) VIA23
    NEW M3 ( 1330000 810000 ) ( * 680000 ) VIA23
    NEW M2 ( 1330000 680000 ) VIA12
    NEW M1 ( 1330000 680000 ) ( 1440000 * ) VIA12
    NEW M2 ( 1440000 680000 ) VIA23
    NEW M3 ( 1440000 680000 ) ( * 490000 ) VIA23
    NEW M2 ( 1440000 490000 ) VIA12
    NEW M1 ( 1440000 490000 ) ( 2750000 * ) VIA12
    NEW M2 ( 2750000 490000 ) VIA23
    NEW M3 ( 2750000 490000 ) ( * 750000 ) VIA23
    NEW M2 ( 2750000 750000 ) VIA12
    NEW M1 ( 2750000 750000 ) ( 2820000 * )
    NEW M1 ( 2820000 750000 ) ( * 760000 0 )
 ;
- net323
  ( OR2T_324_N007 q ) ( OR2T_338_bit_out0 a )
  + ROUTED  M1 ( 1760000 2140000 0 ) ( * 2150000 )
    NEW M1 ( 1760000 2150000 ) ( 1680000 * ) VIA12
    NEW M2 ( 1680000 2150000 ) VIA23
    NEW M3 ( 1680000 2150000 ) ( * 1980000 ) VIA23
    NEW M2 ( 1680000 1980000 ) VIA12
    NEW M1 ( 1680000 1980000 ) ( 2050000 * )
    NEW M1 ( 2050000 1980000 ) ( * 1990000 0 )
 ;
- net324
  ( OR2T_325_N010 q ) ( OR2T_338_bit_out0 b )
  + ROUTED  M1 ( 2050000 2030000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 2030000 ) ( * 2040000 )
    NEW M1 ( 2090000 2040000 ) ( 2110000 * ) VIA12
    NEW M2 ( 2110000 2040000 ) VIA23
    NEW M3 ( 2110000 2040000 ) ( * 2150000 ) VIA23
    NEW M2 ( 2110000 2150000 ) VIA12
    NEW M1 ( 2110000 2150000 ) ( 2190000 * )
    NEW M1 ( 2190000 2150000 ) ( * 2140000 0 )
 ;
- net325
  ( OR2T_326_N016 q ) ( OR2T_339_bit_out1 a )
  + ROUTED  M3 ( 1080000 1830000 0 ) ( * 1760000 ) VIA23
    NEW M2 ( 1080000 1760000 ) VIA12
    NEW M1 ( 1080000 1760000 ) ( 2700000 * ) VIA12
    NEW M2 ( 2700000 1760000 ) VIA23
    NEW M3 ( 2700000 1760000 ) ( * 1840000 ) VIA23
    NEW M2 ( 2700000 1840000 ) VIA12
    NEW M1 ( 2700000 1840000 ) ( 2800000 * )
    NEW M1 ( 2800000 1840000 ) ( * 1830000 0 )
 ;
- net326
  ( OR2T_327_N019 q ) ( OR2T_339_bit_out1 b )
  + ROUTED  M1 ( 2800000 1870000 0 ) ( 2730000 * ) VIA12
    NEW M2 ( 2730000 1870000 ) VIA23
    NEW M3 ( 2730000 1870000 ) ( * 1980000 ) VIA23
    NEW M2 ( 2730000 1980000 ) VIA12
    NEW M1 ( 2730000 1980000 ) ( 2800000 * )
    NEW M1 ( 2800000 1980000 ) ( * 1990000 0 )
 ;
- net327
  ( OR2T_328_N058 q ) ( OR2T_340_bit_out2 a )
  + ROUTED  M1 ( 1740000 1530000 0 ) ( 1810000 * ) VIA12
    NEW M2 ( 1810000 1530000 ) VIA23
    NEW M3 ( 1810000 1530000 ) ( * 1510000 ) VIA23
    NEW M2 ( 1810000 1510000 ) VIA12
    NEW M1 ( 1810000 1510000 ) ( 2090000 * )
    NEW M1 ( 2090000 1510000 ) ( * 1500000 )
    NEW M1 ( 2090000 1500000 ) ( 2270000 * )
    NEW M1 ( 2270000 1500000 ) ( * 1510000 )
    NEW M1 ( 2270000 1510000 ) ( 2330000 * ) VIA12
    NEW M2 ( 2330000 1510000 ) VIA23
    NEW M3 ( 2330000 1510000 ) ( * 1530000 0 )
 ;
- net328
  ( OR2T_329_N075 q ) ( OR2T_340_bit_out2 b )
  + ROUTED  M3 ( 2330000 1570000 0 ) ( 2350000 * )
    NEW M3 ( 2350000 1570000 ) ( * 1540000 ) VIA23
    NEW M2 ( 2350000 1540000 ) VIA12
    NEW M1 ( 2350000 1540000 ) ( 2560000 * )
    NEW M1 ( 2560000 1540000 ) ( * 1530000 0 )
 ;
- net329
  ( OR2T_330_N106 q ) ( OR2T_341_bit_out3 a )
  + ROUTED  M1 ( 1440000 1230000 0 ) ( 1400000 * ) VIA12
    NEW M2 ( 1400000 1230000 ) VIA23
    NEW M3 ( 1400000 1230000 ) ( * 1220000 )
    NEW M3 ( 1400000 1220000 ) ( 1380000 * )
    NEW M3 ( 1380000 1220000 ) ( * 1230000 ) VIA23
    NEW M2 ( 1380000 1230000 ) VIA12
    NEW M1 ( 1380000 1230000 ) ( 1350000 * 0 )
 ;
- net330
  ( OR2T_331_N119 q ) ( OR2T_341_bit_out3 b )
  + ROUTED  M1 ( 1490000 1370000 0 ) ( 1520000 * ) VIA12
    NEW M2 ( 1520000 1370000 ) VIA23
    NEW M3 ( 1520000 1370000 ) ( * 1260000 ) VIA23
    NEW M2 ( 1520000 1260000 ) VIA12
    NEW M1 ( 1520000 1260000 ) ( 1440000 * )
    NEW M1 ( 1440000 1260000 ) ( * 1270000 0 )
 ;
- net331
  ( OR2T_332_N158 q ) ( OR2T_342_bit_out4 a )
  + ROUTED  M1 ( 2120000 760000 0 ) ( 2210000 * 0 )
 ;
- net332
  ( OR2T_333_N167 q ) ( OR2T_342_bit_out4 b )
  + ROUTED  M1 ( 2150000 940000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 940000 ) ( * 950000 )
    NEW M1 ( 2090000 950000 ) ( 2070000 * ) VIA12
    NEW M2 ( 2070000 950000 ) VIA23
    NEW M3 ( 2070000 950000 ) ( * 790000 ) VIA23
    NEW M2 ( 2070000 790000 ) VIA12
    NEW M1 ( 2070000 790000 ) ( 2210000 * )
    NEW M1 ( 2210000 790000 ) ( * 800000 0 )
 ;
- net333
  ( OR2T_334_N196 q ) ( OR2T_343_bit_out5 a )
  + ROUTED  M1 ( 1670000 580000 0 ) ( * 590000 )
    NEW M1 ( 1670000 590000 ) ( 1590000 * ) VIA12
    NEW M2 ( 1590000 590000 ) VIA23
    NEW M3 ( 1590000 590000 ) ( * 960000 ) VIA23
    NEW M2 ( 1590000 960000 ) VIA12
    NEW M1 ( 1590000 960000 ) ( 1500000 * ) VIA12
    NEW M2 ( 1500000 960000 ) VIA23
    NEW M3 ( 1500000 960000 ) ( * 750000 ) VIA23
    NEW M2 ( 1500000 750000 ) VIA12
    NEW M1 ( 1500000 750000 ) ( 1350000 * )
    NEW M1 ( 1350000 750000 ) ( * 760000 0 )
 ;
- net334
  ( OR2T_335_N203 q ) ( OR2T_343_bit_out5 b )
  + ROUTED  M1 ( 1350000 800000 0 ) ( 1380000 * )
    NEW M1 ( 1380000 800000 ) ( * 810000 )
    NEW M1 ( 1380000 810000 ) ( 1410000 * ) VIA12
    NEW M2 ( 1410000 810000 ) VIA23
    NEW M3 ( 1410000 810000 ) ( * 770000 ) VIA23
    NEW M2 ( 1410000 770000 ) VIA12
    NEW M1 ( 1410000 770000 ) ( 1740000 * )
    NEW M1 ( 1740000 770000 ) ( * 760000 0 )
 ;
- net335
  ( OR2T_336_N209 q ) ( OR2T_344_bit_out6 a )
  + ROUTED  M1 ( 1030000 760000 0 ) ( * 750000 )
    NEW M1 ( 1030000 750000 ) ( 940000 * ) VIA12
    NEW M2 ( 940000 750000 ) VIA23
    NEW M3 ( 940000 750000 ) ( * 130000 ) VIA23
    NEW M2 ( 940000 130000 ) VIA12
    NEW M1 ( 940000 130000 ) ( 2020000 * ) VIA12
    NEW M2 ( 2020000 130000 ) VIA23
    NEW M3 ( 2020000 130000 ) ( * 600000 ) VIA23
    NEW M2 ( 2020000 600000 ) VIA12
    NEW M1 ( 2020000 600000 ) ( 2100000 * )
    NEW M1 ( 2100000 600000 ) ( * 580000 0 )
 ;
- net336
  ( OR2T_337_N212 q ) ( OR2T_344_bit_out6 b )
  + ROUTED  M1 ( 1030000 800000 0 ) ( 1090000 * )
    NEW M1 ( 1090000 800000 ) ( * 790000 )
    NEW M1 ( 1090000 790000 ) ( 1120000 * ) VIA12
    NEW M2 ( 1120000 790000 ) VIA23
    NEW M3 ( 1120000 790000 ) ( * 750000 ) VIA23
    NEW M2 ( 1120000 750000 ) VIA12
    NEW M1 ( 1120000 750000 ) ( 1260000 * )
    NEW M1 ( 1260000 750000 ) ( * 760000 0 )
 ;
- net337
  ( DFFT_41_P002 a ) ( Split_24_write_to_Reg1_bit0_N037 q1 )
  + ROUTED  M3 ( 570000 2290000 0 ) ( * 2240000 )
    NEW M3 ( 570000 2240000 ) ( 560000 * )
    NEW M3 ( 560000 2240000 ) ( * 2150000 ) VIA23
    NEW M2 ( 560000 2150000 ) VIA12
    NEW M1 ( 560000 2150000 ) ( 310000 * )
    NEW M1 ( 310000 2150000 ) ( * 2140000 0 )
 ;
- net338
  ( DFFT_40_P001 a ) ( Split_25_reg1_data0_N026 q1 )
  + ROUTED  M1 ( 190000 2290000 0 ) ( 400000 * ) VIA12
    NEW M2 ( 400000 2290000 ) VIA23
    NEW M3 ( 400000 2290000 ) ( * 2140000 ) VIA23
    NEW M2 ( 400000 2140000 ) VIA12
    NEW M1 ( 400000 2140000 ) ( 450000 * 0 )
 ;
- net339
  ( DFFT_44_P004 a ) ( Split_26_write_to_Reg2_bit0_N039 q1 )
  + ROUTED  M1 ( 930000 2140000 0 ) ( 850000 * ) VIA12
    NEW M2 ( 850000 2140000 ) VIA23
    NEW M3 ( 850000 2140000 ) ( * 2240000 ) VIA23
    NEW M2 ( 850000 2240000 ) VIA12
    NEW M1 ( 850000 2240000 ) ( 750000 * )
    NEW M1 ( 750000 2240000 ) ( * 2280000 )
    NEW M1 ( 750000 2280000 ) ( 680000 * )
    NEW M1 ( 680000 2280000 ) ( * 2290000 0 )
 ;
- net340
  ( DFFT_43_P003 a ) ( Split_27_reg2_data0_N027 q1 )
  + ROUTED  M3 ( 1060000 2290000 0 ) ( * 2270000 )
    NEW M3 ( 1060000 2270000 ) ( 1040000 * )
    NEW M3 ( 1040000 2270000 ) ( * 2160000 ) VIA23
    NEW M2 ( 1040000 2160000 ) VIA12
    NEW M1 ( 1040000 2160000 ) ( 1390000 * )
    NEW M1 ( 1390000 2160000 ) ( * 2140000 0 )
 ;
- net341
  ( DFFT_47_P006 a ) ( Split_28_write_to_Reg3_bit0_N041 q1 )
  + ROUTED  M1 ( 1990000 2300000 0 ) ( 2030000 * )
    NEW M1 ( 2030000 2300000 ) ( * 2290000 )
    NEW M1 ( 2030000 2290000 ) ( 2120000 * )
    NEW M1 ( 2120000 2290000 ) ( * 2280000 )
    NEW M1 ( 2120000 2280000 ) ( 2150000 * )
    NEW M1 ( 2150000 2280000 ) ( * 2290000 0 )
 ;
- net342
  ( DFFT_46_P005 a ) ( Split_29_reg3_data0_N028 q1 )
  + ROUTED  M1 ( 1150000 2300000 0 ) ( 1190000 * )
    NEW M1 ( 1190000 2300000 ) ( * 2290000 )
    NEW M1 ( 1190000 2290000 ) ( 1280000 * )
    NEW M1 ( 1280000 2290000 ) ( * 2280000 )
    NEW M1 ( 1280000 2280000 ) ( 1310000 * )
    NEW M1 ( 1310000 2280000 ) ( * 2290000 0 )
 ;
- net343
  ( DFFT_50_P008 a ) ( Split_30_write_to_Reg4_bit0_N043 q1 )
  + ROUTED  M1 ( 2800000 2300000 0 ) ( 2710000 * )
    NEW M1 ( 2710000 2300000 ) ( * 2290000 0 )
 ;
- net344
  ( DFFT_49_P007 a ) ( Split_31_reg4_data0_N029 q1 )
  + ROUTED  M1 ( 3050000 2300000 0 ) ( 2960000 * )
    NEW M1 ( 2960000 2300000 ) ( * 2290000 0 )
 ;
- net345
  ( DFFT_52_N032 a ) ( Split_32_N031_N045 q1 )
  + ROUTED  M1 ( 1170000 1830000 0 ) ( 1210000 * )
    NEW M1 ( 1210000 1830000 ) ( * 1820000 )
    NEW M1 ( 1210000 1820000 ) ( 1300000 * )
    NEW M1 ( 1300000 1820000 ) ( * 1810000 )
    NEW M1 ( 1300000 1810000 ) ( 1330000 * )
    NEW M1 ( 1330000 1810000 ) ( * 1820000 0 )
 ;
- net346
  ( DFFT_53_N089 a ) ( Split_33_N088_N090 q1 )
  + ROUTED  M3 ( 2680000 1070000 0 ) ( * 1100000 ) VIA23
    NEW M2 ( 2680000 1100000 ) VIA12
    NEW M1 ( 2680000 1100000 ) ( 3100000 * ) VIA12
    NEW M2 ( 3100000 1100000 ) VIA23
    NEW M3 ( 3100000 1100000 ) ( * 1220000 ) VIA23
    NEW M2 ( 3100000 1220000 ) VIA12
    NEW M1 ( 3100000 1220000 ) ( 3050000 * )
    NEW M1 ( 3050000 1220000 ) ( * 1230000 0 )
 ;
- net347
  ( OR2T_56_N057 b ) ( Split_34_N059_N067 q1 )
  + ROUTED  M1 ( 1770000 210000 0 ) ( 1800000 * )
    NEW M1 ( 1800000 210000 ) ( * 220000 )
    NEW M1 ( 1800000 220000 ) ( 2140000 * ) VIA12
    NEW M2 ( 2140000 220000 ) VIA23
    NEW M3 ( 2140000 220000 ) ( * 150000 )
    NEW M3 ( 2140000 150000 ) ( 2160000 * )
    NEW M3 ( 2160000 150000 ) ( * 160000 )
    NEW M3 ( 2160000 160000 ) ( 2170000 * 0 )
 ;
- net348
  ( OR2T_56_N057 a ) ( Split_35_N055_N066 q1 )
  + ROUTED  M1 ( 1770000 170000 0 ) ( 1830000 * )
    NEW M1 ( 1830000 170000 ) ( * 160000 )
    NEW M1 ( 1830000 160000 ) ( 1920000 * )
    NEW M1 ( 1920000 160000 ) ( * 150000 )
    NEW M1 ( 1920000 150000 ) ( 1950000 * )
    NEW M1 ( 1950000 150000 ) ( * 160000 0 )
 ;
- net349
  ( DFFT_54_N117 a ) ( Split_36_N116_N124 q1 )
  + ROUTED  M1 ( 3010000 170000 0 ) ( 3050000 * )
    NEW M1 ( 3050000 170000 ) ( * 180000 )
    NEW M1 ( 3050000 180000 ) ( 3080000 * ) VIA12
    NEW M2 ( 3080000 180000 ) VIA23
    NEW M3 ( 3080000 180000 ) ( * 360000 ) VIA23
    NEW M2 ( 3080000 360000 ) VIA12
    NEW M1 ( 3080000 360000 ) ( 3300000 * )
    NEW M1 ( 3300000 360000 ) ( * 370000 0 )
 ;
- net350
  ( DFFT_55_N166 a ) ( Split_37_N165_N173 q1 )
  + ROUTED  M1 ( 190000 160000 0 ) ( 440000 * )
    NEW M1 ( 440000 160000 ) ( * 170000 0 )
 ;
- net351
  ( OR2T_58_N144 b ) ( Split_38_N146_N154 q1 )
  + ROUTED  M1 ( 1300000 160000 0 ) ( 1380000 * ) VIA12
    NEW M2 ( 1380000 160000 ) VIA23
    NEW M3 ( 1380000 160000 ) ( * 210000 )
    NEW M3 ( 1380000 210000 ) ( 1390000 * 0 )
 ;
- net352
  ( OR2T_58_N144 a ) ( Split_39_N138_N153 q1 )
  + ROUTED  M3 ( 1030000 160000 0 ) ( * 170000 )
    NEW M3 ( 1030000 170000 ) ( 1000000 * )
    NEW M3 ( 1000000 170000 ) ( * 50000 ) VIA23
    NEW M2 ( 1000000 50000 ) VIA12
    NEW M1 ( 1000000 50000 ) ( 1470000 * ) VIA12
    NEW M2 ( 1470000 50000 ) VIA23
    NEW M3 ( 1470000 50000 ) ( * 160000 ) VIA23
    NEW M2 ( 1470000 160000 ) VIA12
    NEW M1 ( 1470000 160000 ) ( 1390000 * )
    NEW M1 ( 1390000 160000 ) ( * 170000 0 )
 ;
- net353
  ( DFFT_76_P009 a ) ( Split_64_reg1_data1_N069 q1 )
  + ROUTED  M1 ( 450000 1830000 0 ) ( 370000 * ) VIA12
    NEW M2 ( 370000 1830000 ) VIA23
    NEW M3 ( 370000 1830000 ) ( * 1980000 ) VIA23
    NEW M2 ( 370000 1980000 ) VIA12
    NEW M1 ( 370000 1980000 ) ( 300000 * 0 )
 ;
- net354
  ( DFFT_77_P010 a ) ( Split_65_write_to_Reg1_bit1_N061 q1 )
  + ROUTED  M1 ( 310000 1830000 0 ) ( 240000 * ) VIA12
    NEW M2 ( 240000 1830000 ) VIA23
    NEW M3 ( 240000 1830000 ) ( * 1980000 ) VIA23
    NEW M2 ( 240000 1980000 ) VIA12
    NEW M1 ( 240000 1980000 ) ( 190000 * 0 )
 ;
- net355
  ( DFFT_79_P011 a ) ( Split_66_reg2_data1_N070 q1 )
  + ROUTED  M1 ( 870000 1830000 0 ) ( 880000 * )
    NEW M1 ( 880000 1830000 ) ( * 1810000 )
    NEW M1 ( 880000 1810000 ) ( 940000 * ) VIA12
    NEW M2 ( 940000 1810000 ) VIA23
    NEW M3 ( 940000 1810000 ) ( * 2000000 ) VIA23
    NEW M2 ( 940000 2000000 ) VIA12
    NEW M1 ( 940000 2000000 ) ( 1240000 * ) VIA12
    NEW M2 ( 1240000 2000000 ) VIA23
    NEW M3 ( 1240000 2000000 ) ( * 1980000 0 )
 ;
- net356
  ( DFFT_80_P012 a ) ( Split_67_write_to_Reg2_bit1_N062 q1 )
  + ROUTED  M3 ( 1130000 1980000 0 ) ( * 2000000 )
    NEW M3 ( 1130000 2000000 ) ( 1110000 * )
    NEW M3 ( 1110000 2000000 ) ( * 2010000 ) VIA23
    NEW M2 ( 1110000 2010000 ) VIA12
    NEW M1 ( 1110000 2010000 ) ( 700000 * ) VIA12
    NEW M2 ( 700000 2010000 ) VIA23
    NEW M3 ( 700000 2010000 ) ( * 1820000 ) VIA23
    NEW M2 ( 700000 1820000 ) VIA12
    NEW M1 ( 700000 1820000 ) ( 730000 * )
    NEW M1 ( 730000 1820000 ) ( * 1830000 0 )
 ;
- net357
  ( DFFT_82_P013 a ) ( Split_68_reg3_data1_N071 q1 )
  + ROUTED  M1 ( 1580000 1830000 0 ) ( 1620000 * )
    NEW M1 ( 1620000 1830000 ) ( * 1820000 )
    NEW M1 ( 1620000 1820000 ) ( 1650000 * ) VIA12
    NEW M2 ( 1650000 1820000 ) VIA23
    NEW M3 ( 1650000 1820000 ) ( * 2160000 ) VIA23
    NEW M2 ( 1650000 2160000 ) VIA12
    NEW M1 ( 1650000 2160000 ) ( 1850000 * )
    NEW M1 ( 1850000 2160000 ) ( * 2150000 )
    NEW M1 ( 1850000 2150000 ) ( 1870000 * )
    NEW M1 ( 1870000 2150000 ) ( * 2130000 0 )
 ;
- net358
  ( DFFT_83_P014 a ) ( Split_69_write_to_Reg3_bit1_N063 q1 )
  + ROUTED  M1 ( 2210000 1990000 0 ) ( 2250000 * )
    NEW M1 ( 2250000 1990000 ) ( * 1980000 )
    NEW M1 ( 2250000 1980000 ) ( 2270000 * ) VIA12
    NEW M2 ( 2270000 1980000 ) VIA23
    NEW M3 ( 2270000 1980000 ) ( * 2120000 )
    NEW M3 ( 2270000 2120000 ) ( 2290000 * )
    NEW M3 ( 2290000 2120000 ) ( * 2130000 )
    NEW M3 ( 2290000 2130000 ) ( 2300000 * 0 )
 ;
- net359
  ( DFFT_85_P015 a ) ( Split_70_reg4_data1_N072 q1 )
  + ROUTED  M1 ( 3240000 1830000 0 ) ( 3280000 * )
    NEW M1 ( 3280000 1830000 ) ( * 1840000 )
    NEW M1 ( 3280000 1840000 ) ( 3310000 * ) VIA12
    NEW M2 ( 3310000 1840000 ) VIA23
    NEW M3 ( 3310000 1840000 ) ( * 2120000 ) VIA23
    NEW M2 ( 3310000 2120000 ) VIA12
    NEW M1 ( 3310000 2120000 ) ( 3430000 * )
    NEW M1 ( 3430000 2120000 ) ( * 2130000 0 )
 ;
- net360
  ( DFFT_86_P016 a ) ( Split_71_write_to_Reg4_bit1_N064 q1 )
  + ROUTED  M1 ( 2960000 1830000 0 ) ( 3000000 * )
    NEW M1 ( 3000000 1830000 ) ( * 1820000 )
    NEW M1 ( 3000000 1820000 ) ( 3040000 * ) VIA12
    NEW M2 ( 3040000 1820000 ) VIA23
    NEW M3 ( 3040000 1820000 ) ( * 1970000 ) VIA23
    NEW M2 ( 3040000 1970000 ) VIA12
    NEW M1 ( 3040000 1970000 ) ( 3070000 * )
    NEW M1 ( 3070000 1970000 ) ( * 1980000 0 )
 ;
- net361
  ( AND2T_88_N024 a ) ( Split_72_N021_N050 q1 )
  + ROUTED  M1 ( 1920000 1670000 0 ) ( 1830000 * )
    NEW M1 ( 1830000 1670000 ) ( * 1660000 0 )
 ;
- net362
  ( AND2T_90_N086 a ) ( Split_73_N073_N078 q1 )
  + ROUTED  M1 ( 2730000 1230000 0 ) ( 2650000 * )
    NEW M1 ( 2650000 1230000 ) ( * 1220000 )
    NEW M1 ( 2650000 1220000 ) ( 2480000 * 0 )
 ;
- net363
  ( AND2T_92_N115 a ) ( Split_74_N112_N133 q1 )
  + ROUTED  M1 ( 2530000 170000 0 ) ( 2440000 * )
    NEW M1 ( 2440000 170000 ) ( * 160000 0 )
 ;
- net364
  ( AND2T_94_N164 a ) ( Split_75_N156_N162 q1 )
  + ROUTED  M1 ( 920000 160000 0 ) ( 910000 * )
    NEW M1 ( 910000 160000 ) ( * 170000 )
    NEW M1 ( 910000 170000 ) ( 820000 * ) VIA12
    NEW M2 ( 820000 170000 ) VIA23
    NEW M3 ( 820000 170000 ) ( * 150000 ) VIA23
    NEW M2 ( 820000 150000 ) VIA12
    NEW M1 ( 820000 150000 ) ( 770000 * )
    NEW M1 ( 770000 150000 ) ( * 170000 )
    NEW M1 ( 770000 170000 ) ( 750000 * )
    NEW M1 ( 750000 170000 ) ( * 180000 )
    NEW M1 ( 750000 180000 ) ( 580000 * )
    NEW M1 ( 580000 180000 ) ( * 170000 0 )
 ;
- net365
  ( DFFT_112_P017 a ) ( Split_96_reg1_data2_N102 q1 )
  + ROUTED  M3 ( 310000 1370000 0 ) ( * 1380000 )
    NEW M3 ( 310000 1380000 ) ( 320000 * )
    NEW M3 ( 320000 1380000 ) ( * 1430000 )
    NEW M3 ( 320000 1430000 ) ( 330000 * )
    NEW M3 ( 330000 1430000 ) ( * 1660000 )
    NEW M3 ( 330000 1660000 ) ( 300000 * 0 )
 ;
- net366
  ( DFFT_113_P018 a ) ( Split_97_write_to_Reg1_bit2_N096 q1 )
  + ROUTED  M3 ( 170000 1530000 0 ) ( * 1560000 )
    NEW M3 ( 170000 1560000 ) ( 180000 * )
    NEW M3 ( 180000 1560000 ) ( * 1660000 )
    NEW M3 ( 180000 1660000 ) ( 190000 * 0 )
 ;
- net367
  ( DFFT_115_P019 a ) ( Split_98_reg2_data2_N103 q1 )
  + ROUTED  M1 ( 810000 1530000 0 ) ( 720000 * )
    NEW M1 ( 720000 1530000 ) ( * 1520000 0 )
 ;
- net368
  ( DFFT_116_P020 a ) ( Split_99_write_to_Reg2_bit2_N097 q1 )
  + ROUTED  M1 ( 450000 1530000 0 ) ( * 1520000 )
    NEW M1 ( 450000 1520000 ) ( 580000 * )
    NEW M1 ( 580000 1520000 ) ( * 1510000 )
    NEW M1 ( 580000 1510000 ) ( 610000 * )
    NEW M1 ( 610000 1510000 ) ( * 1520000 0 )
 ;
- net369
  ( DFFT_118_P021 a ) ( Split_100_reg3_data2_N104 q1 )
  + ROUTED  M3 ( 1740000 1820000 0 ) ( * 1790000 )
    NEW M3 ( 1740000 1790000 ) ( 1720000 * )
    NEW M3 ( 1720000 1790000 ) ( * 1720000 )
    NEW M3 ( 1720000 1720000 ) ( 1710000 * )
    NEW M3 ( 1710000 1720000 ) ( * 1520000 ) VIA23
    NEW M2 ( 1710000 1520000 ) VIA12
    NEW M1 ( 1710000 1520000 ) ( 1830000 * )
    NEW M1 ( 1830000 1520000 ) ( * 1530000 0 )
 ;
- net370
  ( DFFT_119_P022 a ) ( Split_101_write_to_Reg3_bit2_N098 q1 )
  + ROUTED  M1 ( 2010000 1820000 0 ) ( 2030000 * ) VIA12
    NEW M2 ( 2030000 1820000 ) VIA23
    NEW M3 ( 2030000 1820000 ) ( * 1520000 ) VIA23
    NEW M2 ( 2030000 1520000 ) VIA12
    NEW M1 ( 2030000 1520000 ) ( 1970000 * )
    NEW M1 ( 1970000 1520000 ) ( * 1530000 0 )
 ;
- net371
  ( DFFT_121_P023 a ) ( Split_102_reg4_data2_N105 q1 )
  + ROUTED  M1 ( 2920000 1530000 0 ) ( 2960000 * )
    NEW M1 ( 2960000 1530000 ) ( * 1540000 )
    NEW M1 ( 2960000 1540000 ) ( 2990000 * ) VIA12
    NEW M2 ( 2990000 1540000 ) VIA23
    NEW M3 ( 2990000 1540000 ) ( * 1640000 ) VIA23
    NEW M2 ( 2990000 1640000 ) VIA12
    NEW M1 ( 2990000 1640000 ) ( 3090000 * )
    NEW M1 ( 3090000 1640000 ) ( * 1660000 0 )
 ;
- net372
  ( DFFT_122_P024 a ) ( Split_103_write_to_Reg4_bit2_N099 q1 )
  + ROUTED  M1 ( 3060000 1530000 0 ) ( 3100000 * )
    NEW M1 ( 3100000 1530000 ) ( * 1540000 )
    NEW M1 ( 3100000 1540000 ) ( 3130000 * ) VIA12
    NEW M2 ( 3130000 1540000 ) VIA23
    NEW M3 ( 3130000 1540000 ) ( * 1650000 ) VIA23
    NEW M2 ( 3130000 1650000 ) VIA12
    NEW M1 ( 3130000 1650000 ) ( 3200000 * )
    NEW M1 ( 3200000 1650000 ) ( * 1660000 0 )
 ;
- net373
  ( AND2T_124_N034 a ) ( Split_104_N022_N033 q1 )
  + ROUTED  M1 ( 2350000 1670000 0 ) ( 2270000 * ) VIA12
    NEW M2 ( 2270000 1670000 ) VIA23
    NEW M3 ( 2270000 1670000 ) ( * 1680000 )
    NEW M3 ( 2270000 1680000 ) ( 2250000 * ) VIA23
    NEW M2 ( 2250000 1680000 ) VIA12
    NEW M1 ( 2250000 1680000 ) ( 2100000 * )
    NEW M1 ( 2100000 1680000 ) ( * 1660000 0 )
 ;
- net374
  ( AND2T_126_N077 b ) ( Split_105_N047_N051 q1 )
  + ROUTED  M3 ( 1560000 1660000 0 ) ( * 1720000 ) VIA23
    NEW M2 ( 1560000 1720000 ) VIA12
    NEW M1 ( 1560000 1720000 ) ( 1520000 * )
    NEW M1 ( 1520000 1720000 ) ( * 1710000 )
    NEW M1 ( 1520000 1710000 ) ( 1450000 * 0 )
 ;
- net375
  ( AND2T_124_N034 b ) ( Split_106_N035_N074 q1 )
  + ROUTED  M1 ( 2420000 1710000 0 ) ( 2390000 * ) VIA12
    NEW M2 ( 2390000 1710000 ) VIA23
    NEW M3 ( 2390000 1710000 ) ( * 1520000 ) VIA23
    NEW M2 ( 2390000 1520000 ) VIA12
    NEW M1 ( 2390000 1520000 ) ( 2240000 * 0 )
 ;
- net376
  ( AND2T_125_N056 a ) ( Split_107_N054_N100 q1 )
  + ROUTED  M1 ( 2130000 1520000 0 ) ( 2140000 * )
    NEW M1 ( 2140000 1520000 ) ( * 1540000 )
    NEW M1 ( 2140000 1540000 ) ( 2340000 * )
    NEW M1 ( 2340000 1540000 ) ( * 1550000 )
    NEW M1 ( 2340000 1550000 ) ( 2610000 * ) VIA12
    NEW M2 ( 2610000 1550000 ) VIA23
    NEW M3 ( 2610000 1550000 ) ( * 2160000 ) VIA23
    NEW M2 ( 2610000 2160000 ) VIA12
    NEW M1 ( 2610000 2160000 ) ( 2490000 * ) VIA12
    NEW M2 ( 2490000 2160000 ) VIA23
    NEW M3 ( 2490000 2160000 ) ( * 1660000 ) VIA23
    NEW M2 ( 2490000 1660000 ) VIA12
    NEW M1 ( 2490000 1660000 ) ( 2190000 * )
    NEW M1 ( 2190000 1660000 ) ( * 1670000 0 )
 ;
- net377
  ( AND2T_128_N121 a ) ( Split_108_N113_N118 q1 )
  + ROUTED  M1 ( 2870000 380000 0 ) ( 2900000 * )
    NEW M1 ( 2900000 380000 ) ( * 370000 )
    NEW M1 ( 2900000 370000 ) ( 3020000 * )
    NEW M1 ( 3020000 370000 ) ( * 360000 )
    NEW M1 ( 3020000 360000 ) ( 3050000 * )
    NEW M1 ( 3050000 360000 ) ( * 370000 0 )
 ;
- net378
  ( AND2T_130_N160 b ) ( Split_109_N126_N134 q1 )
  + ROUTED  M1 ( 2060000 160000 0 ) ( * 170000 )
    NEW M1 ( 2060000 170000 ) ( 2030000 * ) VIA12
    NEW M2 ( 2030000 170000 ) VIA23
    NEW M3 ( 2030000 170000 ) ( * 560000 ) VIA23
    NEW M2 ( 2030000 560000 ) VIA12
    NEW M1 ( 2030000 560000 ) ( 2480000 * ) VIA12
    NEW M2 ( 2480000 560000 ) VIA23
    NEW M3 ( 2480000 560000 ) ( * 430000 ) VIA23
    NEW M2 ( 2480000 430000 ) VIA12
    NEW M1 ( 2480000 430000 ) ( 2560000 * )
    NEW M1 ( 2560000 430000 ) ( * 420000 0 )
 ;
- net379
  ( AND2T_128_N121 b ) ( Split_110_N122_N157 q1 )
  + ROUTED  M1 ( 2940000 420000 0 ) ( 2880000 * ) VIA12
    NEW M2 ( 2880000 420000 ) VIA23
    NEW M3 ( 2880000 420000 ) ( * 340000 ) VIA23
    NEW M2 ( 2880000 340000 ) VIA12
    NEW M1 ( 2880000 340000 ) ( 2310000 * ) VIA12
    NEW M2 ( 2310000 340000 ) VIA23
    NEW M3 ( 2310000 340000 ) ( * 300000 ) VIA23
    NEW M2 ( 2310000 300000 ) VIA12
    NEW M1 ( 2310000 300000 ) ( 1740000 * ) VIA12
    NEW M2 ( 1740000 300000 ) VIA23
    NEW M3 ( 1740000 300000 ) ( * 160000 ) VIA23
    NEW M2 ( 1740000 160000 ) VIA12
    NEW M1 ( 1740000 160000 ) ( 1680000 * 0 )
 ;
- net380
  ( AND2T_129_N139 a ) ( Split_111_N137_N188 q1 )
  + ROUTED  M1 ( 1570000 160000 0 ) ( 1650000 * )
    NEW M1 ( 1650000 160000 ) ( * 150000 )
    NEW M1 ( 1650000 150000 ) ( 1730000 * ) VIA12
    NEW M2 ( 1730000 150000 ) VIA23
    NEW M3 ( 1730000 150000 ) ( * 240000 ) VIA23
    NEW M2 ( 1730000 240000 ) VIA12
    NEW M1 ( 1730000 240000 ) ( 2650000 * ) VIA12
    NEW M2 ( 2650000 240000 ) VIA23
    NEW M3 ( 2650000 240000 ) ( * 360000 ) VIA23
    NEW M2 ( 2650000 360000 ) VIA12
    NEW M1 ( 2650000 360000 ) ( 2170000 * )
    NEW M1 ( 2170000 360000 ) ( * 380000 0 )
 ;
- net381
  ( DFFT_160_P025 a ) ( Split_132_reg1_data3_N140 q1 )
  + ROUTED  M1 ( 530000 1230000 0 ) ( 440000 * )
    NEW M1 ( 440000 1230000 ) ( * 1220000 0 )
 ;
- net382
  ( DFFT_161_P026 a ) ( Split_133_write_to_Reg1_bit3_N129 q1 )
  + ROUTED  M1 ( 170000 1230000 0 ) ( 210000 * )
    NEW M1 ( 210000 1230000 ) ( * 1220000 )
    NEW M1 ( 210000 1220000 ) ( 300000 * )
    NEW M1 ( 300000 1220000 ) ( * 1210000 )
    NEW M1 ( 300000 1210000 ) ( 330000 * )
    NEW M1 ( 330000 1210000 ) ( * 1220000 0 )
 ;
- net383
  ( DFFT_163_P027 a ) ( Split_134_reg2_data3_N141 q1 )
  + ROUTED  M1 ( 1030000 1360000 0 ) ( 1100000 * )
    NEW M1 ( 1100000 1360000 ) ( * 1320000 )
    NEW M1 ( 1100000 1320000 ) ( 1650000 * ) VIA12
    NEW M2 ( 1650000 1320000 ) VIA23
    NEW M3 ( 1650000 1320000 ) ( * 1240000 )
    NEW M3 ( 1650000 1240000 ) ( 1660000 * )
    NEW M3 ( 1660000 1240000 ) ( * 1210000 ) VIA23
    NEW M2 ( 1660000 1210000 ) VIA12
    NEW M1 ( 1660000 1210000 ) ( 1600000 * )
    NEW M1 ( 1600000 1210000 ) ( * 1230000 0 )
 ;
- net384
  ( DFFT_164_P028 a ) ( Split_135_write_to_Reg2_bit3_N130 q1 )
  + ROUTED  M1 ( 1280000 1370000 0 ) ( 1290000 * )
    NEW M1 ( 1290000 1370000 ) ( * 1380000 )
    NEW M1 ( 1290000 1380000 ) ( 1340000 * ) VIA12
    NEW M2 ( 1340000 1380000 ) VIA23
    NEW M3 ( 1340000 1380000 ) ( * 1860000 ) VIA23
    NEW M2 ( 1340000 1860000 ) VIA12
    NEW M1 ( 1340000 1860000 ) ( 380000 * ) VIA12
    NEW M2 ( 380000 1860000 ) VIA23
    NEW M3 ( 380000 1860000 ) ( * 1370000 ) VIA23
    NEW M2 ( 380000 1370000 ) VIA12
    NEW M1 ( 380000 1370000 ) ( 470000 * )
    NEW M1 ( 470000 1370000 ) ( * 1360000 0 )
 ;
- net385
  ( DFFT_166_P029 a ) ( Split_136_reg3_data3_N142 q1 )
  + ROUTED  M1 ( 1880000 1230000 0 ) ( 1800000 * )
    NEW M1 ( 1800000 1230000 ) ( * 1220000 )
    NEW M1 ( 1800000 1220000 ) ( 1610000 * ) VIA12
    NEW M2 ( 1610000 1220000 ) VIA23
    NEW M3 ( 1610000 1220000 ) ( 1590000 * )
    NEW M3 ( 1590000 1220000 ) ( * 1230000 )
    NEW M3 ( 1590000 1230000 ) ( 1580000 * )
    NEW M3 ( 1580000 1230000 ) ( * 1350000 )
    NEW M3 ( 1580000 1350000 ) ( 1590000 * )
    NEW M3 ( 1590000 1350000 ) ( * 1360000 )
    NEW M3 ( 1590000 1360000 ) ( 1600000 * 0 )
 ;
- net386
  ( DFFT_167_P030 a ) ( Split_137_write_to_Reg3_bit3_N131 q1 )
  + ROUTED  M1 ( 2160000 1360000 0 ) ( 2220000 * ) VIA12
    NEW M2 ( 2220000 1360000 ) VIA23
    NEW M3 ( 2220000 1360000 ) ( * 1240000 )
    NEW M3 ( 2220000 1240000 ) ( 2240000 * )
    NEW M3 ( 2240000 1240000 ) ( * 1230000 ) VIA23
    NEW M2 ( 2240000 1230000 ) VIA12
    NEW M1 ( 2240000 1230000 ) ( 2320000 * 0 )
 ;
- net387
  ( DFFT_169_P031 a ) ( Split_138_reg4_data3_N143 q1 )
  + ROUTED  M3 ( 3020000 1360000 0 ) ( * 1350000 )
    NEW M3 ( 3020000 1350000 ) ( 3000000 * )
    NEW M3 ( 3000000 1350000 ) ( * 1310000 )
    NEW M3 ( 3000000 1310000 ) ( 2990000 * )
    NEW M3 ( 2990000 1310000 ) ( * 1240000 ) VIA23
    NEW M2 ( 2990000 1240000 ) VIA12
    NEW M1 ( 2990000 1240000 ) ( 3190000 * )
    NEW M1 ( 3190000 1240000 ) ( * 1230000 0 )
 ;
- net388
  ( DFFT_170_P032 a ) ( Split_139_write_to_Reg4_bit3_N132 q1 )
  + ROUTED  M1 ( 3220000 1370000 0 ) ( 3130000 * )
    NEW M1 ( 3130000 1370000 ) ( * 1360000 0 )
 ;
- net389
  ( Split_148_read_from_reg4_0_read_from_reg4_1 a ) ( Split_140_N023_N036 q1 )
  + ROUTED  M1 ( 2530000 1660000 0 ) ( * 1670000 )
    NEW M1 ( 2530000 1670000 ) ( 2430000 * )
    NEW M1 ( 2430000 1670000 ) ( * 1680000 )
    NEW M1 ( 2430000 1680000 ) ( 2410000 * ) VIA12
    NEW M2 ( 2410000 1680000 ) VIA23
    NEW M3 ( 2410000 1680000 ) ( * 2060000 ) VIA23
    NEW M2 ( 2410000 2060000 ) VIA12
    NEW M1 ( 2410000 2060000 ) ( 2530000 * )
    NEW M1 ( 2530000 2060000 ) ( * 2050000 )
    NEW M1 ( 2530000 2050000 ) ( 2620000 * )
    NEW M1 ( 2620000 2050000 ) ( * 2030000 0 )
 ;
- net390
  ( Split_150_read_from_reg3_0_read_from_reg3_1 a ) ( Split_141_N052_read_from_reg3_2 q1 )
  + ROUTED  M1 ( 2350000 2030000 0 ) ( 2440000 * ) VIA12
    NEW M2 ( 2440000 2030000 ) VIA23
    NEW M3 ( 2440000 2030000 ) ( * 1840000 ) VIA23
    NEW M2 ( 2440000 1840000 ) VIA12
    NEW M1 ( 2440000 1840000 ) ( 2550000 * ) VIA12
    NEW M2 ( 2550000 1840000 ) VIA23
    NEW M3 ( 2550000 1840000 ) ( * 1820000 0 )
 ;
- net391
  ( Split_151_read_from_reg2_0_read_from_reg2_1 a ) ( Split_142_N068_N079 q1 )
  + ROUTED  M1 ( 1290000 1660000 0 ) ( 1300000 * )
    NEW M1 ( 1300000 1660000 ) ( * 1670000 )
    NEW M1 ( 1300000 1670000 ) ( 1360000 * ) VIA12
    NEW M2 ( 1360000 1670000 ) VIA23
    NEW M3 ( 1360000 1670000 ) ( * 1840000 ) VIA23
    NEW M2 ( 1360000 1840000 ) VIA12
    NEW M1 ( 1360000 1840000 ) ( 1480000 * ) VIA12
    NEW M2 ( 1480000 1840000 ) VIA23
    NEW M3 ( 1480000 1840000 ) ( * 2020000 ) VIA23
    NEW M2 ( 1480000 2020000 ) VIA12
    NEW M1 ( 1480000 2020000 ) ( 1600000 * )
    NEW M1 ( 1600000 2020000 ) ( * 2030000 0 )
 ;
- net392
  ( Split_153_read_from_reg1_0_read_from_reg1_1 a ) ( Split_143_N091_read_from_reg1_2 q1 )
  + ROUTED  M3 ( 1000000 2030000 0 ) ( * 1990000 )
    NEW M3 ( 1000000 1990000 ) ( 990000 * )
    NEW M3 ( 990000 1990000 ) ( * 1650000 )
    NEW M3 ( 990000 1650000 ) ( 1010000 * )
    NEW M3 ( 1010000 1650000 ) ( * 1660000 )
    NEW M3 ( 1010000 1660000 ) ( 1020000 * 0 )
 ;
- net393
  ( Split_154_read_from_reg4_4_read_from_reg4_5 a ) ( Split_144_N114_read_from_reg4_6 q1 )
  + ROUTED  M1 ( 2370000 800000 0 ) ( 2460000 * ) VIA12
    NEW M2 ( 2460000 800000 ) VIA23
    NEW M3 ( 2460000 800000 ) ( * 780000 )
    NEW M3 ( 2460000 780000 ) ( 2480000 * ) VIA23
    NEW M2 ( 2480000 780000 ) VIA12
    NEW M1 ( 2480000 780000 ) ( 2650000 * ) VIA12
    NEW M2 ( 2650000 780000 ) VIA23
    NEW M3 ( 2650000 780000 ) ( * 750000 )
    NEW M3 ( 2650000 750000 ) ( 2660000 * 0 )
 ;
- net394
  ( Split_155_read_from_reg3_3_read_from_reg3_4 a ) ( Split_145_N135_N145 q1 )
  + ROUTED  M1 ( 1960000 750000 0 ) ( 1950000 * )
    NEW M1 ( 1950000 750000 ) ( * 740000 )
    NEW M1 ( 1950000 740000 ) ( 1710000 * ) VIA12
    NEW M2 ( 1710000 740000 ) VIA23
    NEW M3 ( 1710000 740000 ) ( * 970000 ) VIA23
    NEW M2 ( 1710000 970000 ) VIA12
    NEW M1 ( 1710000 970000 ) ( 1810000 * )
    NEW M1 ( 1810000 970000 ) ( * 980000 0 )
 ;
- net395
  ( Split_157_read_from_reg2_4_read_from_reg2_5 a ) ( Split_146_N155_read_from_reg2_6 q1 )
  + ROUTED  M1 ( 2670000 370000 0 ) ( 2750000 * ) VIA12
    NEW M2 ( 2750000 370000 ) VIA23
    NEW M3 ( 2750000 370000 ) ( * 420000 )
    NEW M3 ( 2750000 420000 ) ( 2760000 * 0 )
 ;
- net396
  ( Split_158_read_from_reg1_3_read_from_reg1_4 a ) ( Split_147_N174_N189 q1 )
  + ROUTED  M1 ( 2480000 570000 0 ) ( 2490000 * )
    NEW M1 ( 2490000 570000 ) ( * 550000 )
    NEW M1 ( 2490000 550000 ) ( 1300000 * ) VIA12
    NEW M2 ( 1300000 550000 ) VIA23
    NEW M3 ( 1300000 550000 ) ( * 970000 ) VIA23
    NEW M2 ( 1300000 970000 ) VIA12
    NEW M1 ( 1300000 970000 ) ( 1030000 * )
    NEW M1 ( 1030000 970000 ) ( * 980000 0 )
 ;
- net397
  ( AND2T_299_N013 a ) ( Split_148_read_from_reg4_0_read_from_reg4_1 q1 )
  + ROUTED  M1 ( 2640000 1980000 0 ) ( 2630000 * )
    NEW M1 ( 2630000 1980000 ) ( * 1970000 )
    NEW M1 ( 2630000 1970000 ) ( 2600000 * ) VIA12
    NEW M2 ( 2600000 1970000 ) VIA23
    NEW M3 ( 2600000 1970000 ) ( * 1810000 ) VIA23
    NEW M2 ( 2600000 1810000 ) VIA12
    NEW M1 ( 2600000 1810000 ) ( 2970000 * ) VIA12
    NEW M2 ( 2970000 1810000 ) VIA23
    NEW M3 ( 2970000 1810000 ) ( * 2130000 ) VIA23
    NEW M2 ( 2970000 2130000 ) VIA12
    NEW M1 ( 2970000 2130000 ) ( 2840000 * )
    NEW M1 ( 2840000 2130000 ) ( * 2140000 0 )
 ;
- net398
  ( AND2T_307_N087 a ) ( Split_149_read_from_reg4_2_read_from_reg4_3 q1 )
  + ROUTED  M1 ( 2760000 1530000 0 ) ( 2670000 * )
    NEW M1 ( 2670000 1530000 ) ( * 1520000 0 )
 ;
- net399
  ( AND2T_298_N011 b ) ( Split_150_read_from_reg3_0_read_from_reg3_1 q1 )
  + ROUTED  M3 ( 2030000 2180000 0 ) ( * 2150000 )
    NEW M3 ( 2030000 2150000 ) ( 2040000 * )
    NEW M3 ( 2040000 2150000 ) ( * 2010000 ) VIA23
    NEW M2 ( 2040000 2010000 ) VIA12
    NEW M1 ( 2040000 2010000 ) ( 2370000 * ) VIA12
    NEW M2 ( 2370000 2010000 ) VIA23
    NEW M3 ( 2370000 2010000 ) ( * 1980000 0 )
 ;
- net400
  ( AND2T_297_N008 a ) ( Split_151_read_from_reg2_0_read_from_reg2_1 q1 )
  + ROUTED  M3 ( 1620000 1980000 0 ) ( * 2130000 ) VIA23
    NEW M2 ( 1620000 2130000 ) VIA12
    NEW M1 ( 1620000 2130000 ) ( 1530000 * )
    NEW M1 ( 1530000 2130000 ) ( * 2140000 0 )
 ;
- net401
  ( AND2T_305_N060 a ) ( Split_152_read_from_reg2_2_read_from_reg2_3 q1 )
  + ROUTED  M1 ( 1510000 1530000 0 ) ( 1420000 * )
    NEW M1 ( 1420000 1530000 ) ( * 1520000 0 )
 ;
- net402
  ( AND2T_296_N006 b ) ( Split_153_read_from_reg1_0_read_from_reg1_1 q1 )
  + ROUTED  M1 ( 840000 2180000 0 ) ( 880000 * ) VIA12
    NEW M2 ( 880000 2180000 ) VIA23
    NEW M3 ( 880000 2180000 ) ( * 2080000 ) VIA23
    NEW M2 ( 880000 2080000 ) VIA12
    NEW M1 ( 880000 2080000 ) ( 1010000 * ) VIA12
    NEW M2 ( 1010000 2080000 ) VIA23
    NEW M3 ( 1010000 2080000 ) ( * 1980000 )
    NEW M3 ( 1010000 1980000 ) ( 1020000 * 0 )
 ;
- net403
  ( AND2T_315_N180 a ) ( Split_154_read_from_reg4_4_read_from_reg4_5 q1 )
  + ROUTED  M1 ( 2240000 940000 0 ) ( 2300000 * )
    NEW M1 ( 2300000 940000 ) ( * 930000 )
    NEW M1 ( 2300000 930000 ) ( 2380000 * ) VIA12
    NEW M2 ( 2380000 930000 ) VIA23
    NEW M3 ( 2380000 930000 ) ( * 750000 )
    NEW M3 ( 2380000 750000 ) ( 2390000 * 0 )
 ;
- net404
  ( AND2T_310_N123 a ) ( Split_155_read_from_reg3_3_read_from_reg3_4 q1 )
  + ROUTED  M1 ( 1830000 930000 0 ) ( 1960000 * ) VIA12
    NEW M2 ( 1960000 930000 ) VIA23
    NEW M3 ( 1960000 930000 ) ( * 1230000 ) VIA23
    NEW M2 ( 1960000 1230000 ) VIA12
    NEW M1 ( 1960000 1230000 ) ( 2020000 * 0 )
 ;
- net405
  ( AND2T_318_N204 b ) ( Split_156_read_from_reg3_5_read_from_reg3_6 q1 )
  + ROUTED  M3 ( 1850000 750000 0 ) ( * 770000 )
    NEW M3 ( 1850000 770000 ) ( 1830000 * )
    NEW M3 ( 1830000 770000 ) ( * 790000 ) VIA23
    NEW M2 ( 1830000 790000 ) VIA12
    NEW M1 ( 1830000 790000 ) ( 1580000 * )
    NEW M1 ( 1580000 790000 ) ( * 800000 0 )
 ;
- net406
  ( AND2T_313_N161 b ) ( Split_157_read_from_reg2_4_read_from_reg2_5 q1 )
  + ROUTED  M3 ( 2780000 370000 0 ) ( * 430000 ) VIA23
    NEW M2 ( 2780000 430000 ) VIA12
    NEW M1 ( 2780000 430000 ) ( 2630000 * ) VIA12
    NEW M2 ( 2630000 430000 ) VIA23
    NEW M3 ( 2630000 430000 ) ( * 460000 ) VIA23
    NEW M2 ( 2630000 460000 ) VIA12
    NEW M1 ( 2630000 460000 ) ( 2560000 * ) VIA12
    NEW M2 ( 2560000 460000 ) VIA23
    NEW M3 ( 2560000 460000 ) ( * 640000 ) VIA23
    NEW M2 ( 2560000 640000 ) VIA12
    NEW M1 ( 2560000 640000 ) ( 2590000 * )
    NEW M1 ( 2590000 640000 ) ( * 630000 )
    NEW M1 ( 2590000 630000 ) ( 2640000 * )
    NEW M1 ( 2640000 630000 ) ( * 620000 0 )
 ;
- net407
  ( AND2T_308_N101 a ) ( Split_158_read_from_reg1_3_read_from_reg1_4 q1 )
  + ROUTED  M3 ( 1050000 930000 0 ) ( * 940000 )
    NEW M3 ( 1050000 940000 ) ( 1030000 * )
    NEW M3 ( 1030000 940000 ) ( * 970000 )
    NEW M3 ( 1030000 970000 ) ( 1020000 * )
    NEW M3 ( 1020000 970000 ) ( * 1240000 ) VIA23
    NEW M2 ( 1020000 1240000 ) VIA12
    NEW M1 ( 1020000 1240000 ) ( 1120000 * )
    NEW M1 ( 1120000 1240000 ) ( * 1230000 0 )
 ;
- net408
  ( AND2T_316_N191 b ) ( Split_159_read_from_reg1_5_read_from_reg1_6 q1 )
  + ROUTED  M1 ( 1830000 620000 0 ) ( 1860000 * )
    NEW M1 ( 1860000 620000 ) ( * 630000 )
    NEW M1 ( 1860000 630000 ) ( 2090000 * ) VIA12
    NEW M2 ( 2090000 630000 ) VIA23
    NEW M3 ( 2090000 630000 ) ( * 680000 ) VIA23
    NEW M2 ( 2090000 680000 ) VIA12
    NEW M1 ( 2090000 680000 ) ( 2340000 * ) VIA12
    NEW M2 ( 2340000 680000 ) VIA23
    NEW M3 ( 2340000 680000 ) ( * 580000 )
    NEW M3 ( 2340000 580000 ) ( 2360000 * )
    NEW M3 ( 2360000 580000 ) ( * 570000 )
    NEW M3 ( 2360000 570000 ) ( 2370000 * 0 )
 ;
- net409
  ( DFFT_180_P033 a ) ( Split_172_reg1_data4_N175 q1 )
  + ROUTED  M1 ( 310000 940000 0 ) ( 350000 * )
    NEW M1 ( 350000 940000 ) ( * 930000 )
    NEW M1 ( 350000 930000 ) ( 420000 * ) VIA12
    NEW M2 ( 420000 930000 ) VIA23
    NEW M3 ( 420000 930000 ) ( * 1060000 )
    NEW M3 ( 420000 1060000 ) ( 430000 * )
    NEW M3 ( 430000 1060000 ) ( * 1070000 )
    NEW M3 ( 430000 1070000 ) ( 440000 * 0 )
 ;
- net410
  ( DFFT_181_P034 a ) ( Split_173_write_to_Reg1_bit4_N168 q1 )
  + ROUTED  M1 ( 170000 940000 0 ) ( 210000 * )
    NEW M1 ( 210000 940000 ) ( * 930000 )
    NEW M1 ( 210000 930000 ) ( 230000 * ) VIA12
    NEW M2 ( 230000 930000 ) VIA23
    NEW M3 ( 230000 930000 ) ( * 1090000 ) VIA23
    NEW M2 ( 230000 1090000 ) VIA12
    NEW M1 ( 230000 1090000 ) ( 330000 * ) VIA12
    NEW M2 ( 330000 1090000 ) VIA23
    NEW M3 ( 330000 1090000 ) ( * 1070000 0 )
 ;
- net411
  ( DFFT_183_P035 a ) ( Split_174_reg2_data4_N176 q1 )
  + ROUTED  M1 ( 730000 380000 0 ) ( 770000 * )
    NEW M1 ( 770000 380000 ) ( * 390000 )
    NEW M1 ( 770000 390000 ) ( 1070000 * ) VIA12
    NEW M2 ( 1070000 390000 ) VIA23
    NEW M3 ( 1070000 390000 ) ( * 440000 ) VIA23
    NEW M2 ( 1070000 440000 ) VIA12
    NEW M1 ( 1070000 440000 ) ( 1640000 * )
    NEW M1 ( 1640000 440000 ) ( * 450000 )
    NEW M1 ( 1640000 450000 ) ( 1940000 * ) VIA12
    NEW M2 ( 1940000 450000 ) VIA23
    NEW M3 ( 1940000 450000 ) ( * 570000 0 )
 ;
- net412
  ( DFFT_184_P036 a ) ( Split_175_write_to_Reg2_bit4_N169 q1 )
  + ROUTED  M1 ( 3290000 580000 0 ) ( 3200000 * )
    NEW M1 ( 3200000 580000 ) ( * 570000 0 )
 ;
- net413
  ( DFFT_186_P037 a ) ( Split_176_reg3_data4_N177 q1 )
  + ROUTED  M1 ( 1260000 1080000 0 ) ( 1300000 * )
    NEW M1 ( 1300000 1080000 ) ( * 1090000 )
    NEW M1 ( 1300000 1090000 ) ( 1330000 * )
    NEW M1 ( 1330000 1090000 ) ( * 1070000 )
    NEW M1 ( 1330000 1070000 ) ( 1390000 * )
    NEW M1 ( 1390000 1070000 ) ( * 1060000 )
    NEW M1 ( 1390000 1060000 ) ( 1420000 * )
    NEW M1 ( 1420000 1060000 ) ( * 1070000 0 )
 ;
- net414
  ( DFFT_187_P038 a ) ( Split_177_write_to_Reg3_bit4_N170 q1 )
  + ROUTED  M1 ( 1690000 1070000 0 ) ( 1680000 * )
    NEW M1 ( 1680000 1070000 ) ( * 1080000 )
    NEW M1 ( 1680000 1080000 ) ( 1590000 * ) VIA12
    NEW M2 ( 1590000 1080000 ) VIA23
    NEW M3 ( 1590000 1080000 ) ( * 1100000 ) VIA23
    NEW M2 ( 1590000 1100000 ) VIA12
    NEW M1 ( 1590000 1100000 ) ( 1140000 * ) VIA12
    NEW M2 ( 1140000 1100000 ) VIA23
    NEW M3 ( 1140000 1100000 ) ( * 1080000 )
    NEW M3 ( 1140000 1080000 ) ( 1120000 * 0 )
 ;
- net415
  ( DFFT_189_P039 a ) ( Split_178_reg4_data4_N178 q1 )
  + ROUTED  M1 ( 2520000 1080000 0 ) ( 2560000 * )
    NEW M1 ( 2560000 1080000 ) ( * 1070000 )
    NEW M1 ( 2560000 1070000 ) ( 2650000 * )
    NEW M1 ( 2650000 1070000 ) ( * 1060000 )
    NEW M1 ( 2650000 1060000 ) ( 2790000 * )
    NEW M1 ( 2790000 1060000 ) ( * 1070000 0 )
 ;
- net416
  ( DFFT_190_P040 a ) ( Split_179_write_to_Reg4_bit4_N171 q1 )
  + ROUTED  M1 ( 3020000 1080000 0 ) ( 3060000 * )
    NEW M1 ( 3060000 1080000 ) ( * 1070000 )
    NEW M1 ( 3060000 1070000 ) ( 3090000 * )
    NEW M1 ( 3090000 1070000 ) ( * 1060000 )
    NEW M1 ( 3090000 1060000 ) ( 3180000 * )
    NEW M1 ( 3180000 1060000 ) ( * 1070000 0 )
 ;
- net417
  ( DFFT_200_reg1_data6 a ) ( Split_192_reg1_data5_N199 q1 )
  + ROUTED  M3 ( 330000 750000 0 ) ( * 760000 )
    NEW M3 ( 330000 760000 ) ( 300000 * )
    NEW M3 ( 300000 760000 ) ( * 600000 ) VIA23
    NEW M2 ( 300000 600000 ) VIA12
    NEW M1 ( 300000 600000 ) ( 870000 * )
    NEW M1 ( 870000 600000 ) ( * 580000 0 )
 ;
- net418
  ( DFFT_201_P041 a ) ( Split_193_write_to_Reg1_bit5_N192 q1 )
  + ROUTED  M3 ( 190000 570000 0 ) ( * 580000 )
    NEW M3 ( 190000 580000 ) ( 160000 * )
    NEW M3 ( 160000 580000 ) ( * 80000 ) VIA23
    NEW M2 ( 160000 80000 ) VIA12
    NEW M1 ( 160000 80000 ) ( 790000 * ) VIA12
    NEW M2 ( 790000 80000 ) VIA23
    NEW M3 ( 790000 80000 ) ( * 590000 ) VIA23
    NEW M2 ( 790000 590000 ) VIA12
    NEW M1 ( 790000 590000 ) ( 730000 * )
    NEW M1 ( 730000 590000 ) ( * 580000 0 )
 ;
- net419
  ( DFFT_203_reg2_data6 a ) ( Split_194_reg2_data5_N200 q1 )
  + ROUTED  M1 ( 870000 380000 0 ) ( 790000 * )
    NEW M1 ( 790000 380000 ) ( * 370000 )
    NEW M1 ( 790000 370000 ) ( 640000 * 0 )
 ;
- net420
  ( DFFT_204_P042 a ) ( Split_195_write_to_Reg2_bit5_N193 q1 )
  + ROUTED  M1 ( 1920000 380000 0 ) ( 1960000 * )
    NEW M1 ( 1960000 380000 ) ( * 370000 )
    NEW M1 ( 1960000 370000 ) ( 1980000 * )
    NEW M1 ( 1980000 370000 ) ( * 360000 )
    NEW M1 ( 1980000 360000 ) ( 2080000 * )
    NEW M1 ( 2080000 360000 ) ( * 370000 0 )
 ;
- net421
  ( DFFT_206_reg3_data6 a ) ( Split_196_reg3_data5_N201 q1 )
  + ROUTED  M1 ( 1270000 930000 0 ) ( 1260000 * )
    NEW M1 ( 1260000 930000 ) ( * 940000 )
    NEW M1 ( 1260000 940000 ) ( 950000 * )
    NEW M1 ( 950000 940000 ) ( * 950000 )
    NEW M1 ( 950000 950000 ) ( 790000 * )
    NEW M1 ( 790000 950000 ) ( * 930000 )
    NEW M1 ( 790000 930000 ) ( 730000 * )
    NEW M1 ( 730000 930000 ) ( * 940000 0 )
 ;
- net422
  ( DFFT_207_P043 a ) ( Split_197_write_to_Reg3_bit5_N194 q1 )
  + ROUTED  M3 ( 1160000 930000 0 ) ( * 960000 ) VIA23
    NEW M2 ( 1160000 960000 ) VIA12
    NEW M1 ( 1160000 960000 ) ( 820000 * ) VIA12
    NEW M2 ( 820000 960000 ) VIA23
    NEW M3 ( 820000 960000 ) ( * 860000 ) VIA23
    NEW M2 ( 820000 860000 ) VIA12
    NEW M1 ( 820000 860000 ) ( 630000 * ) VIA12
    NEW M2 ( 630000 860000 ) VIA23
    NEW M3 ( 630000 860000 ) ( * 940000 ) VIA23
    NEW M2 ( 630000 940000 ) VIA12
    NEW M1 ( 630000 940000 ) ( 590000 * 0 )
 ;
- net423
  ( DFFT_209_reg4_data6 a ) ( Split_198_reg4_data5_N202 q1 )
  + ROUTED  M1 ( 2960000 940000 0 ) ( 2870000 * )
    NEW M1 ( 2870000 940000 ) ( * 930000 0 )
 ;
- net424
  ( DFFT_210_P044 a ) ( Split_199_write_to_Reg4_bit5_N195 q1 )
  + ROUTED  M1 ( 3210000 940000 0 ) ( 3120000 * )
    NEW M1 ( 3120000 940000 ) ( * 930000 0 )
 ;
- net425
  ( NDROT_240_reg1_0ut0 b ) ( Split_212_P045_N001 q1 )
  + ROUTED  M1 ( 460000 2290000 0 ) ( * 2280000 )
    NEW M1 ( 460000 2280000 ) ( 580000 * ) VIA12
    NEW M2 ( 580000 2280000 ) VIA23
    NEW M3 ( 580000 2280000 ) ( * 2140000 )
    NEW M3 ( 580000 2140000 ) ( 590000 * 0 )
 ;
- net426
  ( NDROT_242_reg1_0ut1 b ) ( Split_213_P046_N002 q1 )
  + ROUTED  M1 ( 660000 1990000 0 ) ( 580000 * )
    NEW M1 ( 580000 1990000 ) ( * 1980000 )
    NEW M1 ( 580000 1980000 ) ( 410000 * 0 )
 ;
- net427
  ( NDROT_244_reg1_0ut2 b ) ( Split_214_P047_N003 q1 )
  + ROUTED  M1 ( 410000 1660000 0 ) ( 590000 * )
    NEW M1 ( 590000 1660000 ) ( * 1670000 )
    NEW M1 ( 590000 1670000 ) ( 660000 * 0 )
 ;
- net428
  ( NDROT_246_reg1_0ut3 b ) ( Split_215_P048_N004 q1 )
  + ROUTED  M1 ( 940000 1230000 0 ) ( 850000 * )
    NEW M1 ( 850000 1230000 ) ( * 1220000 0 )
 ;
- net429
  ( NDROT_248_reg1_0ut4 b ) ( Split_216_P049_N005 q1 )
  + ROUTED  M1 ( 550000 1070000 0 ) ( 800000 * )
    NEW M1 ( 800000 1070000 ) ( * 1080000 0 )
 ;
- net430
  ( NDROT_250_reg1_0ut5 b ) ( Split_217_P050_N009 q1 )
  + ROUTED  M1 ( 300000 570000 0 ) ( 550000 * )
    NEW M1 ( 550000 570000 ) ( * 580000 0 )
 ;
- net431
  ( NDROT_252_reg1_0ut6 b ) ( Split_218_P051_N012 q1 )
  + ROUTED  M1 ( 1170000 570000 0 ) ( 1420000 * )
    NEW M1 ( 1420000 570000 ) ( * 580000 0 )
 ;
- net432
  ( NDROT_254_reg2_0ut0 b ) ( Split_219_P052_N015 q1 )
  + ROUTED  M1 ( 790000 2290000 0 ) ( 930000 * )
    NEW M1 ( 930000 2290000 ) ( * 2280000 )
    NEW M1 ( 930000 2280000 ) ( 980000 * ) VIA12
    NEW M2 ( 980000 2280000 ) VIA23
    NEW M3 ( 980000 2280000 ) ( * 2520000 ) VIA23
    NEW M2 ( 980000 2520000 ) VIA12
    NEW M1 ( 980000 2520000 ) ( 1360000 * ) VIA12
    NEW M2 ( 1360000 2520000 ) VIA23
    NEW M3 ( 1360000 2520000 ) ( * 2130000 ) VIA23
    NEW M2 ( 1360000 2130000 ) VIA12
    NEW M1 ( 1360000 2130000 ) ( 1210000 * )
    NEW M1 ( 1210000 2130000 ) ( * 2140000 0 )
 ;
- net433
  ( NDROT_256_reg2_0ut1 b ) ( Split_220_P053_N018 q1 )
  + ROUTED  M1 ( 1710000 1990000 0 ) ( 1510000 * )
    NEW M1 ( 1510000 1990000 ) ( * 1980000 0 )
 ;
- net434
  ( NDROT_258_reg2_0ut2 b ) ( Split_221_P054_N030 q1 )
  + ROUTED  M1 ( 970000 1520000 0 ) ( 1220000 * )
    NEW M1 ( 1220000 1520000 ) ( * 1530000 0 )
 ;
- net435
  ( NDROT_260_reg2_0ut3 b ) ( Split_222_P055_N049 q1 )
  + ROUTED  M1 ( 670000 1370000 0 ) ( 580000 * )
    NEW M1 ( 580000 1370000 ) ( * 1360000 0 )
 ;
- net436
  ( NDROT_262_reg2_0ut4 b ) ( Split_223_P056_N065 q1 )
  + ROUTED  M1 ( 3090000 570000 0 ) ( 3080000 * )
    NEW M1 ( 3080000 570000 ) ( * 580000 )
    NEW M1 ( 3080000 580000 ) ( 3050000 * )
    NEW M1 ( 3050000 580000 ) ( * 590000 )
    NEW M1 ( 3050000 590000 ) ( 2990000 * )
    NEW M1 ( 2990000 590000 ) ( * 600000 )
    NEW M1 ( 2990000 600000 ) ( 2730000 * )
    NEW M1 ( 2730000 600000 ) ( * 580000 0 )
 ;
- net437
  ( NDROT_264_reg2_0ut5 b ) ( Split_224_P057_N085 q1 )
  + ROUTED  M1 ( 280000 380000 0 ) ( 190000 * )
    NEW M1 ( 190000 380000 ) ( * 370000 0 )
 ;
- net438
  ( NDROT_266_reg2_0ut6 b ) ( Split_225_P058_N092 q1 )
  + ROUTED  M1 ( 1330000 380000 0 ) ( 1410000 * )
    NEW M1 ( 1410000 380000 ) ( * 390000 )
    NEW M1 ( 1410000 390000 ) ( 1530000 * )
    NEW M1 ( 1530000 390000 ) ( * 370000 0 )
 ;
- net439
  ( NDROT_268_reg3_0ut0 b ) ( Split_226_P059_N120 q1 )
  + ROUTED  M1 ( 1670000 2300000 0 ) ( 1580000 * )
    NEW M1 ( 1580000 2300000 ) ( * 2290000 0 )
 ;
- net440
  ( NDROT_270_reg3_0ut1 b ) ( Split_227_P060_N136 q1 )
  + ROUTED  M1 ( 2660000 2140000 0 ) ( 2570000 * )
    NEW M1 ( 2570000 2140000 ) ( * 2130000 0 )
 ;
- net441
  ( NDROT_272_reg3_0ut2 b ) ( Split_228_P061_N152 q1 )
  + ROUTED  M1 ( 2210000 1830000 0 ) ( 2120000 * )
    NEW M1 ( 2120000 1830000 ) ( * 1820000 0 )
 ;
- net442
  ( NDROT_274_reg3_0ut3 b ) ( Split_229_P062_N163 q1 )
  + ROUTED  M1 ( 1850000 1370000 0 ) ( * 1360000 )
    NEW M1 ( 1850000 1360000 ) ( 1950000 * )
    NEW M1 ( 1950000 1360000 ) ( * 1370000 )
    NEW M1 ( 1950000 1370000 ) ( 2050000 * )
    NEW M1 ( 2050000 1370000 ) ( * 1360000 0 )
 ;
- net443
  ( NDROT_276_reg3_0ut4 b ) ( Split_230_P063_N181 q1 )
  + ROUTED  M1 ( 1890000 1080000 0 ) ( 1800000 * )
    NEW M1 ( 1800000 1080000 ) ( * 1070000 0 )
 ;
- net444
  ( NDROT_278_reg3_0ut5 b ) ( Split_231_P064_N190 q1 )
  + ROUTED  M1 ( 1630000 940000 0 ) ( 1540000 * )
    NEW M1 ( 1540000 940000 ) ( * 930000 0 )
 ;
- net445
  ( NDROT_280_reg3_0ut6 b ) ( Split_232_P065_N198 q1 )
  + ROUTED  M1 ( 440000 750000 0 ) ( 690000 * )
    NEW M1 ( 690000 750000 ) ( * 760000 0 )
 ;
- net446
  ( NDROT_282_reg4_0ut0 b ) ( Split_233_P066_N206 q1 )
  + ROUTED  M1 ( 2240000 2300000 0 ) ( 2320000 * )
    NEW M1 ( 2320000 2300000 ) ( * 2290000 )
    NEW M1 ( 2320000 2290000 ) ( 2410000 * )
    NEW M1 ( 2410000 2290000 ) ( * 2280000 )
    NEW M1 ( 2410000 2280000 ) ( 2440000 * )
    NEW M1 ( 2440000 2280000 ) ( * 2290000 0 )
 ;
- net447
  ( NDROT_284_reg4_0ut1 b ) ( Split_234_P067_N207 q1 )
  + ROUTED  M1 ( 3160000 2130000 0 ) ( 3260000 * ) VIA12
    NEW M2 ( 3260000 2130000 ) VIA23
    NEW M3 ( 3260000 2130000 ) ( * 1980000 ) VIA23
    NEW M2 ( 3260000 1980000 ) VIA12
    NEW M1 ( 3260000 1980000 ) ( 3160000 * )
    NEW M1 ( 3160000 1980000 ) ( * 1990000 0 )
 ;
- net448
  ( NDROT_286_reg4_0ut2 b ) ( Split_235_P068_N211 q1 )
  + ROUTED  M1 ( 2980000 1660000 0 ) ( 2970000 * )
    NEW M1 ( 2970000 1660000 ) ( * 1670000 )
    NEW M1 ( 2970000 1670000 ) ( 2940000 * )
    NEW M1 ( 2940000 1670000 ) ( * 1680000 )
    NEW M1 ( 2940000 1680000 ) ( 2620000 * )
    NEW M1 ( 2620000 1680000 ) ( * 1670000 0 )
 ;
- net449
  ( NDROT_288_reg4_0ut3 b ) ( Split_236_P069_N214 q1 )
  + ROUTED  M1 ( 2910000 1360000 0 ) ( 2900000 * )
    NEW M1 ( 2900000 1360000 ) ( * 1370000 )
    NEW M1 ( 2900000 1370000 ) ( 2870000 * ) VIA12
    NEW M2 ( 2870000 1370000 ) VIA23
    NEW M3 ( 2870000 1370000 ) ( * 1390000 ) VIA23
    NEW M2 ( 2870000 1390000 ) VIA12
    NEW M1 ( 2870000 1390000 ) ( 2550000 * )
    NEW M1 ( 2550000 1390000 ) ( * 1370000 0 )
 ;
- net450
  ( NDROT_290_reg4_0ut4 b ) ( Split_237_P070_N216 q1 )
  + ROUTED  M1 ( 2070000 1080000 0 ) ( 2150000 * )
    NEW M1 ( 2150000 1080000 ) ( * 1090000 )
    NEW M1 ( 2150000 1090000 ) ( 2270000 * )
    NEW M1 ( 2270000 1090000 ) ( * 1070000 0 )
 ;
- net451
  ( NDROT_292_reg4_0ut5 b ) ( Split_238_P071_N217 q1 )
  + ROUTED  M1 ( 2400000 940000 0 ) ( 2480000 * )
    NEW M1 ( 2480000 940000 ) ( * 950000 )
    NEW M1 ( 2480000 950000 ) ( 2600000 * )
    NEW M1 ( 2600000 950000 ) ( * 930000 0 )
 ;
- net452
  ( NDROT_294_reg4_0ut6 b ) ( Split_239_P072_N218 q1 )
  + ROUTED  M3 ( 3270000 750000 0 ) ( * 760000 )
    NEW M3 ( 3270000 760000 ) ( 3250000 * )
    NEW M3 ( 3250000 760000 ) ( * 790000 )
    NEW M3 ( 3250000 790000 ) ( 3240000 * )
    NEW M3 ( 3240000 790000 ) ( * 1030000 ) VIA23
    NEW M2 ( 3240000 1030000 ) VIA12
    NEW M1 ( 3240000 1030000 ) ( 2810000 * ) VIA12
    NEW M2 ( 2810000 1030000 ) VIA23
    NEW M3 ( 2810000 1030000 ) ( * 770000 ) VIA23
    NEW M2 ( 2810000 770000 ) VIA12
    NEW M1 ( 2810000 770000 ) ( 2910000 * )
    NEW M1 ( 2910000 770000 ) ( * 760000 0 )
 ;
- net453
  ( SplitCLK_0_460 q0 ) ( SplitCLK_0_307 a )
  + ROUTED  M3 ( 1690000 1350000 0 ) ( * 1320000 ) VIA23
    NEW M2 ( 1690000 1320000 ) VIA12
    NEW M1 ( 1690000 1320000 ) ( 2220000 * )
    NEW M1 ( 2220000 1320000 ) ( * 1310000 )
    NEW M1 ( 2220000 1310000 ) ( 2400000 * )
    NEW M1 ( 2400000 1310000 ) ( * 1300000 0 )
 ;
- net454
  ( SplitCLK_0_460 q1 ) ( SplitCLK_2_408 a )
  + ROUTED  M1 ( 1670000 1350000 0 ) ( 1470000 * )
    NEW M1 ( 1470000 1350000 ) ( * 1360000 )
    NEW M1 ( 1470000 1360000 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 1360000 ) VIA23
    NEW M3 ( 1370000 1360000 ) ( * 1310000 ) VIA23
    NEW M2 ( 1370000 1310000 ) VIA12
    NEW M1 ( 1370000 1310000 ) ( 950000 * )
    NEW M1 ( 950000 1310000 ) ( * 1320000 )
    NEW M1 ( 950000 1320000 ) ( 870000 * )
    NEW M1 ( 870000 1320000 ) ( * 1340000 0 )
 ;
- net455
  ( SplitCLK_4_459 q0 ) ( OR2T_343_bit_out5 clk )
  + ROUTED  M1 ( 1420000 800000 0 ) ( 1390000 * ) VIA12
    NEW M2 ( 1390000 800000 ) VIA23
    NEW M3 ( 1390000 800000 ) ( * 830000 )
    NEW M3 ( 1390000 830000 ) ( 1370000 * )
    NEW M3 ( 1370000 830000 ) ( * 840000 )
    NEW M3 ( 1370000 840000 ) ( 1360000 * 0 )
 ;
- net456
  ( SplitCLK_2_458 q0 ) ( OR2T_338_bit_out0 clk )
  + ROUTED  M3 ( 2120000 2030000 0 ) ( 2100000 * )
    NEW M3 ( 2100000 2030000 ) ( * 2060000 ) VIA23
    NEW M2 ( 2100000 2060000 ) VIA12
    NEW M1 ( 2100000 2060000 ) ( 2080000 * 0 )
 ;
- net457
  ( SplitCLK_2_457 q0 ) ( OR2T_335_N203 clk )
  + ROUTED  M1 ( 1700000 840000 0 ) ( 1730000 * ) VIA12
    NEW M2 ( 1730000 840000 ) VIA23
    NEW M3 ( 1730000 840000 ) ( * 800000 )
    NEW M3 ( 1730000 800000 ) ( 1740000 * 0 )
 ;
- net458
  ( SplitCLK_2_456 q0 ) ( OR2T_333_N167 clk )
  + ROUTED  M1 ( 2160000 1000000 0 ) ( 2150000 * )
    NEW M1 ( 2150000 1000000 ) ( * 980000 0 )
 ;
- net459
  ( SplitCLK_2_455 q0 ) ( OR2T_329_N075 clk )
  + ROUTED  M1 ( 2560000 1570000 0 ) ( 2520000 * )
    NEW M1 ( 2520000 1570000 ) ( * 1590000 0 )
 ;
- net460
  ( SplitCLK_2_454 q0 ) ( OR2T_326_N016 clk )
  + ROUTED  M1 ( 1040000 1900000 0 ) ( 1080000 * )
    NEW M1 ( 1080000 1900000 ) ( * 1870000 0 )
 ;
- net461
  ( SplitCLK_2_453 q0 ) ( OR2T_324_N007 clk )
  + ROUTED  M1 ( 1720000 2210000 0 ) ( 1760000 * )
    NEW M1 ( 1760000 2210000 ) ( * 2180000 0 )
 ;
- net462
  ( SplitCLK_4_452 q0 ) ( AND2T_320_N208 clk )
  + ROUTED  M3 ( 2200000 660000 0 ) ( * 620000 )
    NEW M3 ( 2200000 620000 ) ( 2190000 * 0 )
 ;
- net463
  ( SplitCLK_4_451 q0 ) ( AND2T_306_N080 clk )
  + ROUTED  M3 ( 2650000 1900000 0 ) ( * 1870000 )
    NEW M3 ( 2650000 1870000 ) ( 2640000 * 0 )
 ;
- net464
  ( SplitCLK_2_450 q0 ) ( AND2T_303_N025 clk )
  + ROUTED  M3 ( 2920000 2060000 0 ) ( * 2030000 )
    NEW M3 ( 2920000 2030000 ) ( 2890000 * 0 )
 ;
- net465
  ( SplitCLK_2_449 q0 ) ( AND2T_300_N014 clk )
  + ROUTED  M3 ( 840000 2030000 0 ) ( * 2040000 )
    NEW M3 ( 840000 2040000 ) ( 860000 * )
    NEW M3 ( 860000 2040000 ) ( * 2060000 )
    NEW M3 ( 860000 2060000 ) ( 870000 * 0 )
 ;
- net466
  ( SplitCLK_4_448 q0 ) ( NDROT_294_reg4_0ut6 clk )
  + ROUTED  M1 ( 3000000 800000 0 ) ( 2950000 * ) VIA12
    NEW M2 ( 2950000 800000 ) VIA23
    NEW M3 ( 2950000 800000 ) ( * 830000 )
    NEW M3 ( 2950000 830000 ) ( 2930000 * )
    NEW M3 ( 2930000 830000 ) ( * 840000 )
    NEW M3 ( 2930000 840000 ) ( 2920000 * 0 )
 ;
- net467
  ( SplitCLK_2_447 q0 ) ( NDROT_286_reg4_0ut2 clk )
  + ROUTED  M1 ( 2650000 1740000 0 ) ( 2700000 * )
    NEW M1 ( 2700000 1740000 ) ( * 1730000 )
    NEW M1 ( 2700000 1730000 ) ( 2710000 * )
    NEW M1 ( 2710000 1730000 ) ( * 1710000 0 )
 ;
- net468
  ( SplitCLK_2_446 q0 ) ( AND2T_283_P094 clk )
  + ROUTED  M1 ( 2560000 2370000 0 ) ( 2550000 * )
    NEW M1 ( 2550000 2370000 ) ( * 2350000 )
    NEW M1 ( 2550000 2350000 ) ( 2530000 * )
    NEW M1 ( 2530000 2350000 ) ( * 2340000 0 )
 ;
- net469
  ( SplitCLK_2_445 q0 ) ( AND2T_281_P093 clk )
  + ROUTED  M3 ( 590000 840000 0 ) ( * 800000 ) VIA23
    NEW M2 ( 590000 800000 ) VIA12
    NEW M1 ( 590000 800000 ) ( 530000 * 0 )
 ;
- net470
  ( SplitCLK_2_444 q0 ) ( NDROT_280_reg3_0ut6 clk )
  + ROUTED  M1 ( 720000 840000 0 ) ( * 830000 )
    NEW M1 ( 720000 830000 ) ( 750000 * )
    NEW M1 ( 750000 830000 ) ( * 820000 )
    NEW M1 ( 750000 820000 ) ( 780000 * )
    NEW M1 ( 780000 820000 ) ( * 800000 0 )
 ;
- net471
  ( SplitCLK_2_443 q0 ) ( NDROT_276_reg3_0ut4 clk )
  + ROUTED  M1 ( 1920000 1150000 0 ) ( 1980000 * )
    NEW M1 ( 1980000 1150000 ) ( * 1120000 0 )
 ;
- net472
  ( SplitCLK_2_442 q0 ) ( AND2T_275_P090 clk )
  + ROUTED  M3 ( 1720000 1440000 0 ) ( * 1410000 )
    NEW M3 ( 1720000 1410000 ) ( 1690000 * 0 )
 ;
- net473
  ( SplitCLK_2_441 q0 ) ( AND2T_273_P089 clk )
  + ROUTED  M1 ( 1860000 1900000 0 ) ( 1850000 * )
    NEW M1 ( 1850000 1900000 ) ( * 1890000 )
    NEW M1 ( 1850000 1890000 ) ( 1830000 * )
    NEW M1 ( 1830000 1890000 ) ( * 1870000 0 )
 ;
- net474
  ( SplitCLK_2_440 q0 ) ( NDROT_268_reg3_0ut0 clk )
  + ROUTED  M1 ( 1700000 2370000 0 ) ( 1760000 * )
    NEW M1 ( 1760000 2370000 ) ( * 2340000 0 )
 ;
- net475
  ( SplitCLK_2_439 q0 ) ( NDROT_266_reg2_0ut6 clk )
  + ROUTED  M1 ( 1360000 470000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 470000 ) ( * 480000 )
    NEW M1 ( 1390000 480000 ) ( 1410000 * ) VIA12
    NEW M2 ( 1410000 480000 ) VIA23
    NEW M3 ( 1410000 480000 ) ( * 420000 )
    NEW M3 ( 1410000 420000 ) ( 1420000 * 0 )
 ;
- net476
  ( SplitCLK_2_438 q0 ) ( AND2T_261_P083 clk )
  + ROUTED  M3 ( 880000 1440000 0 ) ( * 1410000 )
    NEW M3 ( 880000 1410000 ) ( 850000 * 0 )
 ;
- net477
  ( SplitCLK_2_437 q0 ) ( NDROT_258_reg2_0ut2 clk )
  + ROUTED  M1 ( 1310000 1570000 0 ) ( 1260000 * )
    NEW M1 ( 1260000 1570000 ) ( * 1590000 0 )
 ;
- net478
  ( SplitCLK_2_436 q0 ) ( AND2T_257_P081 clk )
  + ROUTED  M3 ( 1360000 2060000 0 ) ( * 2030000 )
    NEW M3 ( 1360000 2030000 ) ( 1330000 * 0 )
 ;
- net479
  ( SplitCLK_2_435 q0 ) ( AND2T_255_P080 clk )
  + ROUTED  M1 ( 880000 2340000 0 ) ( 910000 * )
    NEW M1 ( 910000 2340000 ) ( * 2370000 0 )
 ;
- net480
  ( SplitCLK_2_434 q0 ) ( AND2T_251_P078 clk )
  + ROUTED  M3 ( 420000 660000 0 ) ( * 620000 )
    NEW M3 ( 420000 620000 ) ( 390000 * 0 )
 ;
- net481
  ( SplitCLK_2_433 q0 ) ( NDROT_246_reg1_0ut3 clk )
  + ROUTED  M1 ( 1030000 1270000 0 ) ( 970000 * )
    NEW M1 ( 970000 1270000 ) ( * 1290000 0 )
 ;
- net482
  ( SplitCLK_2_432 q0 ) ( NDROT_244_reg1_0ut2 clk )
  + ROUTED  M1 ( 690000 1740000 0 ) ( 750000 * )
    NEW M1 ( 750000 1740000 ) ( * 1710000 0 )
 ;
- net483
  ( SplitCLK_2_431 q0 ) ( AND2T_243_P074 clk )
  + ROUTED  M1 ( 500000 2030000 0 ) ( 520000 * )
    NEW M1 ( 520000 2030000 ) ( * 2040000 )
    NEW M1 ( 520000 2040000 ) ( 530000 * )
    NEW M1 ( 530000 2040000 ) ( * 2060000 0 )
 ;
- net484
  ( SplitCLK_2_430 q0 ) ( DFFT_203_reg2_data6 clk )
  + ROUTED  M3 ( 900000 470000 0 ) ( * 420000 )
    NEW M3 ( 900000 420000 ) ( 870000 * 0 )
 ;
- net485
  ( SplitCLK_2_429 q0 ) ( DFFT_202_write_to_Reg1_bit6 clk )
  + ROUTED  M3 ( 1040000 660000 0 ) ( * 620000 ) VIA23
    NEW M2 ( 1040000 620000 ) VIA12
    NEW M1 ( 1040000 620000 ) ( 1010000 * 0 )
 ;
- net486
  ( SplitCLK_2_428 q0 ) ( DFFT_189_P039 clk )
  + ROUTED  M3 ( 2550000 1150000 0 ) ( * 1120000 )
    NEW M3 ( 2550000 1120000 ) ( 2520000 * 0 )
 ;
- net487
  ( SplitCLK_2_427 q0 ) ( DFFT_188_N186 clk )
  + ROUTED  M1 ( 1010000 1150000 0 ) ( 1000000 * )
    NEW M1 ( 1000000 1150000 ) ( * 1140000 )
    NEW M1 ( 1000000 1140000 ) ( 980000 * )
    NEW M1 ( 980000 1140000 ) ( * 1120000 0 )
 ;
- net488
  ( SplitCLK_4_426 q0 ) ( DFFT_182_N184 clk )
  + ROUTED  M3 ( 180000 840000 0 ) ( * 800000 )
    NEW M3 ( 180000 800000 ) ( 170000 * 0 )
 ;
- net489
  ( SplitCLK_2_425 q0 ) ( DFFT_165_N148 clk )
  + ROUTED  M3 ( 1770000 1290000 0 ) ( * 1280000 )
    NEW M3 ( 1770000 1280000 ) ( 1750000 * )
    NEW M3 ( 1750000 1280000 ) ( * 1270000 )
    NEW M3 ( 1750000 1270000 ) ( 1740000 * 0 )
 ;
- net490
  ( SplitCLK_2_424 q0 ) ( DFFT_162_N147 clk )
  + ROUTED  M3 ( 200000 1150000 0 ) ( * 1120000 )
    NEW M3 ( 200000 1120000 ) ( 170000 * 0 )
 ;
- net491
  ( SplitCLK_2_423 q0 ) ( DFFT_160_P025 clk )
  + ROUTED  M3 ( 560000 1290000 0 ) ( * 1280000 )
    NEW M3 ( 560000 1280000 ) ( 540000 * )
    NEW M3 ( 540000 1280000 ) ( * 1270000 )
    NEW M3 ( 540000 1270000 ) ( 530000 * 0 )
 ;
- net492
  ( SplitCLK_2_422 q0 ) ( AND2T_130_N160 clk )
  + ROUTED  M1 ( 2520000 470000 0 ) ( 2570000 * ) VIA12
    NEW M2 ( 2570000 470000 ) VIA23
    NEW M3 ( 2570000 470000 ) ( * 410000 ) VIA23
    NEW M2 ( 2570000 410000 ) VIA12
    NEW M1 ( 2570000 410000 ) ( 2490000 * )
    NEW M1 ( 2490000 410000 ) ( * 420000 0 )
 ;
- net493
  ( SplitCLK_2_421 q0 ) ( AND2T_129_N139 clk )
  + ROUTED  M3 ( 2200000 470000 0 ) ( * 420000 )
    NEW M3 ( 2200000 420000 ) ( 2170000 * 0 )
 ;
- net494
  ( SplitCLK_2_420 q0 ) ( AND2T_128_N121 clk )
  + ROUTED  M3 ( 2870000 420000 0 ) ( * 440000 )
    NEW M3 ( 2870000 440000 ) ( 2880000 * )
    NEW M3 ( 2880000 440000 ) ( * 460000 )
    NEW M3 ( 2880000 460000 ) ( 2890000 * )
    NEW M3 ( 2890000 460000 ) ( * 470000 )
    NEW M3 ( 2890000 470000 ) ( 2900000 * 0 )
 ;
- net495
  ( SplitCLK_2_419 q0 ) ( DFFT_120_N110 clk )
  + ROUTED  M3 ( 2280000 1440000 0 ) ( * 1410000 )
    NEW M3 ( 2280000 1410000 ) ( 2250000 * 0 )
 ;
- net496
  ( SplitCLK_2_418 q0 ) ( DFFT_117_N109 clk )
  + ROUTED  M1 ( 340000 1590000 0 ) ( 330000 * )
    NEW M1 ( 330000 1590000 ) ( * 1580000 )
    NEW M1 ( 330000 1580000 ) ( 320000 * )
    NEW M1 ( 320000 1580000 ) ( * 1570000 )
    NEW M1 ( 320000 1570000 ) ( 310000 * 0 )
 ;
- net497
  ( SplitCLK_2_417 q0 ) ( DFFT_114_N108 clk )
  + ROUTED  M1 ( 170000 1410000 0 ) ( 200000 * )
    NEW M1 ( 200000 1410000 ) ( * 1440000 0 )
 ;
- net498
  ( SplitCLK_2_416 q0 ) ( AND2T_94_N164 clk )
  + ROUTED  M3 ( 580000 210000 0 ) ( * 260000 )
    NEW M3 ( 580000 260000 ) ( 600000 * )
    NEW M3 ( 600000 260000 ) ( * 270000 )
    NEW M3 ( 600000 270000 ) ( 610000 * 0 )
 ;
- net499
  ( SplitCLK_2_415 q0 ) ( AND2T_92_N115 clk )
  + ROUTED  M1 ( 2560000 270000 0 ) ( 2610000 * ) VIA12
    NEW M2 ( 2610000 270000 ) VIA23
    NEW M3 ( 2610000 270000 ) ( * 200000 ) VIA23
    NEW M2 ( 2610000 200000 ) VIA12
    NEW M1 ( 2610000 200000 ) ( 2530000 * )
    NEW M1 ( 2530000 200000 ) ( * 210000 0 )
 ;
- net500
  ( SplitCLK_2_414 q0 ) ( AND2T_91_N094 clk )
  + ROUTED  M1 ( 2600000 1290000 0 ) ( 2590000 * )
    NEW M1 ( 2590000 1290000 ) ( * 1280000 )
    NEW M1 ( 2590000 1280000 ) ( 2580000 * )
    NEW M1 ( 2580000 1280000 ) ( * 1270000 )
    NEW M1 ( 2580000 1270000 ) ( 2570000 * 0 )
 ;
- net501
  ( SplitCLK_2_413 q0 ) ( DFFT_78_N081 clk )
  + ROUTED  M1 ( 170000 1870000 0 ) ( 200000 * )
    NEW M1 ( 200000 1870000 ) ( * 1900000 0 )
 ;
- net502
  ( SplitCLK_2_412 q0 ) ( NOTT_63_N179 clk )
  + ROUTED  M3 ( 310000 270000 0 ) ( * 210000 )
    NEW M3 ( 310000 210000 ) ( 280000 * 0 )
 ;
- net503
  ( SplitCLK_4_411 q0 ) ( NOTT_61_N093 clk )
  + ROUTED  M3 ( 2900000 1290000 0 ) ( * 1270000 )
    NEW M3 ( 2900000 1270000 ) ( 2890000 * 0 )
 ;
- net504
  ( SplitCLK_4_410 q0 ) ( OR2T_56_N057 clk )
  + ROUTED  M1 ( 1840000 210000 0 ) ( 1810000 * ) VIA12
    NEW M2 ( 1810000 210000 ) VIA23
    NEW M3 ( 1810000 210000 ) ( * 260000 )
    NEW M3 ( 1810000 260000 ) ( 1790000 * )
    NEW M3 ( 1790000 260000 ) ( * 270000 )
    NEW M3 ( 1790000 270000 ) ( 1780000 * 0 )
 ;
- net505
  ( SplitCLK_2_409 q0 ) ( DFFT_42_N038 clk )
  + ROUTED  M1 ( 170000 2180000 0 ) ( 200000 * )
    NEW M1 ( 200000 2180000 ) ( * 2210000 0 )
 ;
- net506
  ( SplitCLK_2_408 q1 ) ( SplitCLK_6_357 a )
  + ROUTED  M3 ( 840000 1910000 0 ) ( * 1720000 )
    NEW M3 ( 840000 1720000 ) ( 850000 * )
    NEW M3 ( 850000 1720000 ) ( * 1420000 )
    NEW M3 ( 850000 1420000 ) ( 840000 * )
    NEW M3 ( 840000 1420000 ) ( * 1290000 )
    NEW M3 ( 840000 1290000 ) ( 850000 * 0 )
 ;
- net507
  ( SplitCLK_2_408 q0 ) ( SplitCLK_4_407 a )
  + ROUTED  M3 ( 870000 1290000 0 ) ( * 1270000 )
    NEW M3 ( 870000 1270000 ) ( 850000 * )
    NEW M3 ( 850000 1270000 ) ( * 1230000 )
    NEW M3 ( 850000 1230000 ) ( 840000 * )
    NEW M3 ( 840000 1230000 ) ( * 900000 )
    NEW M3 ( 840000 900000 ) ( 850000 * )
    NEW M3 ( 850000 900000 ) ( * 890000 ) VIA23
    NEW M2 ( 850000 890000 ) VIA12
    NEW M1 ( 850000 890000 ) ( 880000 * 0 )
 ;
- net508
  ( SplitCLK_4_407 q1 ) ( SplitCLK_0_382 a )
  + ROUTED  M1 ( 1270000 850000 0 ) ( 900000 * )
    NEW M1 ( 900000 850000 ) ( * 840000 0 )
 ;
- net509
  ( SplitCLK_4_407 q0 ) ( SplitCLK_2_406 a )
  + ROUTED  M1 ( 530000 890000 0 ) ( 580000 * )
    NEW M1 ( 580000 890000 ) ( * 900000 )
    NEW M1 ( 580000 900000 ) ( 790000 * )
    NEW M1 ( 790000 900000 ) ( * 890000 )
    NEW M1 ( 790000 890000 ) ( 810000 * ) VIA12
    NEW M2 ( 810000 890000 ) VIA23
    NEW M3 ( 810000 890000 ) ( * 820000 ) VIA23
    NEW M2 ( 810000 820000 ) VIA12
    NEW M1 ( 810000 820000 ) ( 870000 * )
    NEW M1 ( 870000 820000 ) ( * 840000 )
    NEW M1 ( 870000 840000 ) ( 880000 * 0 )
 ;
- net510
  ( SplitCLK_2_406 q1 ) ( SplitCLK_6_394 a )
  + ROUTED  M1 ( 510000 840000 0 ) ( 440000 * ) VIA12
    NEW M2 ( 440000 840000 ) VIA23
    NEW M3 ( 440000 840000 ) ( * 1020000 ) VIA23
    NEW M2 ( 440000 1020000 ) VIA12
    NEW M1 ( 440000 1020000 ) ( 490000 * )
    NEW M1 ( 490000 1020000 ) ( * 1010000 0 )
 ;
- net511
  ( SplitCLK_2_406 q0 ) ( SplitCLK_4_405 a )
  + ROUTED  M3 ( 530000 840000 0 ) ( * 810000 )
    NEW M3 ( 530000 810000 ) ( 520000 * )
    NEW M3 ( 520000 810000 ) ( * 520000 )
    NEW M3 ( 520000 520000 ) ( 510000 * 0 )
 ;
- net512
  ( SplitCLK_4_405 q1 ) ( SplitCLK_0_399 a )
  + ROUTED  M1 ( 680000 480000 0 ) ( 530000 * )
    NEW M1 ( 530000 480000 ) ( * 470000 0 )
 ;
- net513
  ( SplitCLK_4_405 q0 ) ( SplitCLK_2_404 a )
  + ROUTED  M1 ( 510000 470000 0 ) ( 450000 * ) VIA12
    NEW M2 ( 450000 470000 ) VIA23
    NEW M3 ( 450000 470000 ) ( * 520000 )
    NEW M3 ( 450000 520000 ) ( 440000 * 0 )
 ;
- net514
  ( SplitCLK_2_404 q1 ) ( SplitCLK_2_401 a )
  + ROUTED  M1 ( 420000 470000 0 ) ( 430000 * )
    NEW M1 ( 430000 470000 ) ( * 460000 )
    NEW M1 ( 430000 460000 ) ( 1030000 * ) VIA12
    NEW M2 ( 1030000 460000 ) VIA23
    NEW M3 ( 1030000 460000 ) ( * 700000 ) VIA23
    NEW M2 ( 1030000 700000 ) VIA12
    NEW M1 ( 1030000 700000 ) ( 550000 * )
    NEW M1 ( 550000 700000 ) ( * 710000 0 )
 ;
- net515
  ( SplitCLK_2_404 q0 ) ( SplitCLK_2_403 a )
  + ROUTED  M1 ( 440000 320000 0 ) ( 410000 * ) VIA12
    NEW M2 ( 410000 320000 ) VIA23
    NEW M3 ( 410000 320000 ) ( * 480000 )
    NEW M3 ( 410000 480000 ) ( 430000 * )
    NEW M3 ( 430000 480000 ) ( * 470000 )
    NEW M3 ( 430000 470000 ) ( 440000 * 0 )
 ;
- net516
  ( SplitCLK_2_403 q0 ) ( SplitCLK_2_412 a )
  + ROUTED  M1 ( 310000 320000 0 ) ( 350000 * )
    NEW M1 ( 350000 320000 ) ( * 330000 )
    NEW M1 ( 350000 330000 ) ( 380000 * ) VIA12
    NEW M2 ( 380000 330000 ) VIA23
    NEW M3 ( 380000 330000 ) ( * 280000 ) VIA23
    NEW M2 ( 380000 280000 ) VIA12
    NEW M1 ( 380000 280000 ) ( 440000 * )
    NEW M1 ( 440000 280000 ) ( * 270000 0 )
 ;
- net517
  ( SplitCLK_2_403 q1 ) ( SplitCLK_4_402 a )
  + ROUTED  M1 ( 360000 320000 0 ) ( * 310000 )
    NEW M1 ( 360000 310000 ) ( 300000 * ) VIA12
    NEW M2 ( 300000 310000 ) VIA23
    NEW M3 ( 300000 310000 ) ( * 260000 ) VIA23
    NEW M2 ( 300000 260000 ) VIA12
    NEW M1 ( 300000 260000 ) ( 420000 * )
    NEW M1 ( 420000 260000 ) ( * 270000 0 )
 ;
- net518
  ( SplitCLK_4_402 q1 ) ( DFFT_55_N166 clk )
  + ROUTED  M3 ( 380000 270000 0 ) ( * 240000 )
    NEW M3 ( 380000 240000 ) ( 360000 * )
    NEW M3 ( 360000 240000 ) ( * 220000 ) VIA23
    NEW M2 ( 360000 220000 ) VIA12
    NEW M1 ( 360000 220000 ) ( 440000 * )
    NEW M1 ( 440000 220000 ) ( * 210000 0 )
 ;
- net519
  ( SplitCLK_4_402 q0 ) ( NDROT_264_reg2_0ut5 clk )
  + ROUTED  M3 ( 370000 420000 0 ) ( * 410000 )
    NEW M3 ( 370000 410000 ) ( 380000 * )
    NEW M3 ( 380000 410000 ) ( * 340000 )
    NEW M3 ( 380000 340000 ) ( 390000 * )
    NEW M3 ( 390000 340000 ) ( * 290000 ) VIA23
    NEW M2 ( 390000 290000 ) VIA12
    NEW M1 ( 390000 290000 ) ( 360000 * )
    NEW M1 ( 360000 290000 ) ( * 270000 0 )
 ;
- net520
  ( SplitCLK_2_401 q0 ) ( SplitCLK_2_434 a )
  + ROUTED  M1 ( 420000 710000 0 ) ( 460000 * )
    NEW M1 ( 460000 710000 ) ( * 720000 )
    NEW M1 ( 460000 720000 ) ( 490000 * ) VIA12
    NEW M2 ( 490000 720000 ) VIA23
    NEW M3 ( 490000 720000 ) ( * 670000 ) VIA23
    NEW M2 ( 490000 670000 ) VIA12
    NEW M1 ( 490000 670000 ) ( 550000 * )
    NEW M1 ( 550000 670000 ) ( * 660000 0 )
 ;
- net521
  ( SplitCLK_2_401 q1 ) ( SplitCLK_4_400 a )
  + ROUTED  M1 ( 530000 660000 0 ) ( 500000 * ) VIA12
    NEW M2 ( 500000 660000 ) VIA23
    NEW M3 ( 500000 660000 ) ( * 700000 ) VIA23
    NEW M2 ( 500000 700000 ) VIA12
    NEW M1 ( 500000 700000 ) ( 470000 * )
    NEW M1 ( 470000 700000 ) ( * 710000 0 )
 ;
- net522
  ( SplitCLK_4_400 q1 ) ( NDROT_250_reg1_0ut5 clk )
  + ROUTED  M3 ( 490000 660000 0 ) ( * 630000 ) VIA23
    NEW M2 ( 490000 630000 ) VIA12
    NEW M1 ( 490000 630000 ) ( 640000 * )
    NEW M1 ( 640000 630000 ) ( * 620000 0 )
 ;
- net523
  ( SplitCLK_4_400 q0 ) ( AND2T_265_P085 clk )
  + ROUTED  M3 ( 460000 420000 0 ) ( * 570000 )
    NEW M3 ( 460000 570000 ) ( 470000 * )
    NEW M3 ( 470000 570000 ) ( * 580000 )
    NEW M3 ( 470000 580000 ) ( 480000 * )
    NEW M3 ( 480000 580000 ) ( * 660000 )
    NEW M3 ( 480000 660000 ) ( 470000 * 0 )
 ;
- net524
  ( SplitCLK_0_399 q0 ) ( SplitCLK_6_396 a )
  + ROUTED  M1 ( 690000 670000 0 ) ( 650000 * ) VIA12
    NEW M2 ( 650000 670000 ) VIA23
    NEW M3 ( 650000 670000 ) ( * 520000 ) VIA23
    NEW M2 ( 650000 520000 ) VIA12
    NEW M1 ( 650000 520000 ) ( 680000 * )
    NEW M1 ( 680000 520000 ) ( * 530000 0 )
 ;
- net525
  ( SplitCLK_0_399 q1 ) ( SplitCLK_4_398 a )
  + ROUTED  M3 ( 660000 320000 0 ) ( * 530000 0 )
 ;
- net526
  ( SplitCLK_4_398 q0 ) ( SplitCLK_2_416 a )
  + ROUTED  M3 ( 660000 270000 0 ) ( * 310000 ) VIA23
    NEW M2 ( 660000 310000 ) VIA12
    NEW M1 ( 660000 310000 ) ( 610000 * )
    NEW M1 ( 610000 310000 ) ( * 320000 0 )
 ;
- net527
  ( SplitCLK_4_398 q1 ) ( SplitCLK_4_397 a )
  + ROUTED  M1 ( 680000 270000 0 ) ( 720000 * ) VIA12
    NEW M2 ( 720000 270000 ) VIA23
    NEW M3 ( 720000 270000 ) ( * 320000 )
    NEW M3 ( 720000 320000 ) ( 730000 * 0 )
 ;
- net528
  ( SplitCLK_4_397 q1 ) ( AND2T_95_N182 clk )
  + ROUTED  M3 ( 750000 270000 0 ) ( * 210000 )
    NEW M3 ( 750000 210000 ) ( 740000 * 0 )
 ;
- net529
  ( SplitCLK_4_397 q0 ) ( DFFT_183_P035 clk )
  + ROUTED  M1 ( 730000 420000 0 ) ( 760000 * ) VIA12
    NEW M2 ( 760000 420000 ) VIA23
    NEW M3 ( 760000 420000 ) ( * 260000 ) VIA23
    NEW M2 ( 760000 260000 ) VIA12
    NEW M1 ( 760000 260000 ) ( 730000 * )
    NEW M1 ( 730000 260000 ) ( * 270000 0 )
 ;
- net530
  ( SplitCLK_6_396 q1 ) ( SplitCLK_2_444 a )
  + ROUTED  M1 ( 720000 890000 0 ) ( 680000 * ) VIA12
    NEW M2 ( 680000 890000 ) VIA23
    NEW M3 ( 680000 890000 ) ( * 730000 )
    NEW M3 ( 680000 730000 ) ( 700000 * )
    NEW M3 ( 700000 730000 ) ( * 720000 )
    NEW M3 ( 700000 720000 ) ( 710000 * 0 )
 ;
- net531
  ( SplitCLK_6_396 q0 ) ( SplitCLK_4_395 a )
  + ROUTED  M1 ( 800000 710000 0 ) ( 690000 * )
    NEW M1 ( 690000 710000 ) ( * 720000 0 )
 ;
- net532
  ( SplitCLK_4_395 q1 ) ( DFFT_200_reg1_data6 clk )
  + ROUTED  M1 ( 870000 620000 0 ) ( 820000 * ) VIA12
    NEW M2 ( 820000 620000 ) VIA23
    NEW M3 ( 820000 620000 ) ( * 660000 0 )
 ;
- net533
  ( SplitCLK_4_395 q0 ) ( DFFT_201_P041 clk )
  + ROUTED  M1 ( 800000 660000 0 ) ( 730000 * ) VIA12
    NEW M2 ( 730000 660000 ) VIA23
    NEW M3 ( 730000 660000 ) ( * 620000 0 )
 ;
- net534
  ( SplitCLK_6_394 q0 ) ( SplitCLK_0_388 a )
  + ROUTED  M1 ( 490000 1060000 0 ) ( * 1050000 )
    NEW M1 ( 490000 1050000 ) ( 530000 * )
    NEW M1 ( 530000 1050000 ) ( * 1030000 )
    NEW M1 ( 530000 1030000 ) ( 750000 * )
    NEW M1 ( 750000 1030000 ) ( * 1020000 )
    NEW M1 ( 750000 1020000 ) ( 770000 * )
    NEW M1 ( 770000 1020000 ) ( * 1010000 0 )
 ;
- net535
  ( SplitCLK_6_394 q1 ) ( SplitCLK_2_393 a )
  + ROUTED  M3 ( 510000 1060000 0 ) ( * 1040000 ) VIA23
    NEW M2 ( 510000 1040000 ) VIA12
    NEW M1 ( 510000 1040000 ) ( 380000 * )
    NEW M1 ( 380000 1040000 ) ( * 1060000 )
    NEW M1 ( 380000 1060000 ) ( 340000 * )
    NEW M1 ( 340000 1060000 ) ( * 1050000 )
    NEW M1 ( 340000 1050000 ) ( 320000 * )
    NEW M1 ( 320000 1050000 ) ( * 1040000 )
    NEW M1 ( 320000 1040000 ) ( 280000 * )
    NEW M1 ( 280000 1040000 ) ( * 1050000 )
    NEW M1 ( 280000 1050000 ) ( 270000 * 0 )
 ;
- net536
  ( SplitCLK_2_393 q0 ) ( SplitCLK_4_390 a )
  + ROUTED  M1 ( 270000 1000000 0 ) ( * 1010000 )
    NEW M1 ( 270000 1010000 ) ( 300000 * ) VIA12
    NEW M2 ( 300000 1010000 ) VIA23
    NEW M3 ( 300000 1010000 ) ( * 1050000 )
    NEW M3 ( 300000 1050000 ) ( 310000 * 0 )
 ;
- net537
  ( SplitCLK_2_393 q1 ) ( SplitCLK_6_392 a )
  + ROUTED  M1 ( 250000 1000000 0 ) ( 190000 * )
    NEW M1 ( 190000 1000000 ) ( * 1010000 0 )
 ;
- net538
  ( SplitCLK_6_392 q1 ) ( SplitCLK_4_426 a )
  + ROUTED  M3 ( 210000 1060000 0 ) ( * 890000 )
    NEW M3 ( 210000 890000 ) ( 180000 * 0 )
 ;
- net539
  ( SplitCLK_6_392 q0 ) ( SplitCLK_4_391 a )
  + ROUTED  M3 ( 190000 1060000 0 ) ( * 1030000 ) VIA23
    NEW M2 ( 190000 1030000 ) VIA12
    NEW M1 ( 190000 1030000 ) ( 400000 * ) VIA12
    NEW M2 ( 400000 1030000 ) VIA23
    NEW M3 ( 400000 1030000 ) ( * 1050000 ) VIA23
    NEW M2 ( 400000 1050000 ) VIA12
    NEW M1 ( 400000 1050000 ) ( 430000 * 0 )
 ;
- net540
  ( SplitCLK_4_391 q1 ) ( DFFT_180_P033 clk )
  + ROUTED  M1 ( 310000 980000 0 ) ( 380000 * )
    NEW M1 ( 380000 980000 ) ( * 970000 )
    NEW M1 ( 380000 970000 ) ( 410000 * ) VIA12
    NEW M2 ( 410000 970000 ) VIA23
    NEW M3 ( 410000 970000 ) ( * 1010000 ) VIA23
    NEW M2 ( 410000 1010000 ) VIA12
    NEW M1 ( 410000 1010000 ) ( 450000 * )
    NEW M1 ( 450000 1010000 ) ( * 1000000 0 )
 ;
- net541
  ( SplitCLK_4_391 q0 ) ( DFFT_181_P034 clk )
  + ROUTED  M1 ( 170000 980000 0 ) ( 300000 * )
    NEW M1 ( 300000 980000 ) ( * 970000 )
    NEW M1 ( 300000 970000 ) ( 370000 * )
    NEW M1 ( 370000 970000 ) ( * 960000 )
    NEW M1 ( 370000 960000 ) ( 430000 * ) VIA12
    NEW M2 ( 430000 960000 ) VIA23
    NEW M3 ( 430000 960000 ) ( * 1000000 0 )
 ;
- net542
  ( SplitCLK_4_390 q0 ) ( SplitCLK_2_424 a )
  + ROUTED  M3 ( 310000 1000000 0 ) ( 290000 * )
    NEW M3 ( 290000 1000000 ) ( * 1200000 ) VIA23
    NEW M2 ( 290000 1200000 ) VIA12
    NEW M1 ( 290000 1200000 ) ( 200000 * 0 )
 ;
- net543
  ( SplitCLK_4_390 q1 ) ( SplitCLK_4_389 a )
  + ROUTED  M1 ( 330000 1000000 0 ) ( * 1010000 )
    NEW M1 ( 330000 1010000 ) ( 370000 * ) VIA12
    NEW M2 ( 370000 1010000 ) VIA23
    NEW M3 ( 370000 1010000 ) ( * 1050000 0 )
 ;
- net544
  ( SplitCLK_4_389 q0 ) ( DFFT_161_P026 clk )
  + ROUTED  M1 ( 170000 1270000 0 ) ( 250000 * ) VIA12
    NEW M2 ( 250000 1270000 ) VIA23
    NEW M3 ( 250000 1270000 ) ( * 1020000 ) VIA23
    NEW M2 ( 250000 1020000 ) VIA12
    NEW M1 ( 250000 1020000 ) ( 350000 * ) VIA12
    NEW M2 ( 350000 1020000 ) VIA23
    NEW M3 ( 350000 1020000 ) ( * 1000000 )
    NEW M3 ( 350000 1000000 ) ( 370000 * 0 )
 ;
- net545
  ( SplitCLK_4_389 q1 ) ( DFFT_208_write_to_Reg3_bit6 clk )
  + ROUTED  M1 ( 450000 980000 0 ) ( 390000 * )
    NEW M1 ( 390000 980000 ) ( * 1000000 0 )
 ;
- net546
  ( SplitCLK_0_388 q0 ) ( SplitCLK_4_385 a )
  + ROUTED  M1 ( 810000 1050000 0 ) ( 770000 * )
    NEW M1 ( 770000 1050000 ) ( * 1060000 0 )
 ;
- net547
  ( SplitCLK_0_388 q1 ) ( SplitCLK_2_387 a )
  + ROUTED  M1 ( 840000 890000 0 ) ( 830000 * )
    NEW M1 ( 830000 890000 ) ( * 900000 )
    NEW M1 ( 830000 900000 ) ( 800000 * ) VIA12
    NEW M2 ( 800000 900000 ) VIA23
    NEW M3 ( 800000 900000 ) ( * 1030000 ) VIA23
    NEW M2 ( 800000 1030000 ) VIA12
    NEW M1 ( 800000 1030000 ) ( 760000 * ) VIA12
    NEW M2 ( 760000 1030000 ) VIA23
    NEW M3 ( 760000 1030000 ) ( * 1060000 )
    NEW M3 ( 760000 1060000 ) ( 750000 * 0 )
 ;
- net548
  ( SplitCLK_2_387 q0 ) ( SplitCLK_2_445 a )
  + ROUTED  M3 ( 590000 890000 0 ) ( * 870000 )
    NEW M3 ( 590000 870000 ) ( 600000 * )
    NEW M3 ( 600000 870000 ) ( * 850000 ) VIA23
    NEW M2 ( 600000 850000 ) VIA12
    NEW M1 ( 600000 850000 ) ( 840000 * )
    NEW M1 ( 840000 850000 ) ( * 840000 0 )
 ;
- net549
  ( SplitCLK_2_387 q1 ) ( SplitCLK_4_386 a )
  + ROUTED  M1 ( 760000 890000 0 ) ( 770000 * )
    NEW M1 ( 770000 890000 ) ( * 880000 )
    NEW M1 ( 770000 880000 ) ( 850000 * ) VIA12
    NEW M2 ( 850000 880000 ) VIA23
    NEW M3 ( 850000 880000 ) ( * 830000 )
    NEW M3 ( 850000 830000 ) ( 830000 * )
    NEW M3 ( 830000 830000 ) ( * 840000 )
    NEW M3 ( 830000 840000 ) ( 820000 * 0 )
 ;
- net550
  ( SplitCLK_4_386 q0 ) ( DFFT_207_P043 clk )
  + ROUTED  M1 ( 760000 840000 0 ) ( 730000 * ) VIA12
    NEW M2 ( 730000 840000 ) VIA23
    NEW M3 ( 730000 840000 ) ( * 880000 ) VIA23
    NEW M2 ( 730000 880000 ) VIA12
    NEW M1 ( 730000 880000 ) ( 650000 * ) VIA12
    NEW M2 ( 650000 880000 ) VIA23
    NEW M3 ( 650000 880000 ) ( * 970000 ) VIA23
    NEW M2 ( 650000 970000 ) VIA12
    NEW M1 ( 650000 970000 ) ( 590000 * )
    NEW M1 ( 590000 970000 ) ( * 980000 0 )
 ;
- net551
  ( SplitCLK_4_386 q1 ) ( AND2T_322_N213 clk )
  + ROUTED  M1 ( 780000 840000 0 ) ( 790000 * )
    NEW M1 ( 790000 840000 ) ( * 820000 )
    NEW M1 ( 790000 820000 ) ( 800000 * )
    NEW M1 ( 800000 820000 ) ( * 810000 )
    NEW M1 ( 800000 810000 ) ( 870000 * )
    NEW M1 ( 870000 810000 ) ( * 800000 0 )
 ;
- net552
  ( SplitCLK_4_385 q1 ) ( SplitCLK_4_383 a )
  + ROUTED  M1 ( 830000 1000000 0 ) ( 860000 * ) VIA12
    NEW M2 ( 860000 1000000 ) VIA23
    NEW M3 ( 860000 1000000 ) ( * 1050000 )
    NEW M3 ( 860000 1050000 ) ( 870000 * 0 )
 ;
- net553
  ( SplitCLK_4_385 q0 ) ( SplitCLK_4_384 a )
  + ROUTED  M1 ( 810000 1000000 0 ) ( 780000 * ) VIA12
    NEW M2 ( 780000 1000000 ) VIA23
    NEW M3 ( 780000 1000000 ) ( * 1040000 ) VIA23
    NEW M2 ( 780000 1040000 ) VIA12
    NEW M1 ( 780000 1040000 ) ( 690000 * )
    NEW M1 ( 690000 1040000 ) ( * 1050000 0 )
 ;
- net554
  ( SplitCLK_4_384 q1 ) ( DFFT_206_reg3_data6 clk )
  + ROUTED  M1 ( 730000 980000 0 ) ( 710000 * )
    NEW M1 ( 710000 980000 ) ( * 1000000 0 )
 ;
- net555
  ( SplitCLK_4_384 q0 ) ( AND2T_249_P077 clk )
  + ROUTED  M1 ( 690000 1000000 0 ) ( 700000 * )
    NEW M1 ( 700000 1000000 ) ( * 1010000 )
    NEW M1 ( 700000 1010000 ) ( 730000 * ) VIA12
    NEW M2 ( 730000 1010000 ) VIA23
    NEW M3 ( 730000 1010000 ) ( * 1110000 ) VIA23
    NEW M2 ( 730000 1110000 ) VIA12
    NEW M1 ( 730000 1110000 ) ( 640000 * )
    NEW M1 ( 640000 1110000 ) ( * 1120000 0 )
 ;
- net556
  ( SplitCLK_4_383 q0 ) ( NDROT_248_reg1_0ut4 clk )
  + ROUTED  M1 ( 890000 1120000 0 ) ( 830000 * ) VIA12
    NEW M2 ( 830000 1120000 ) VIA23
    NEW M3 ( 830000 1120000 ) ( * 1010000 ) VIA23
    NEW M2 ( 830000 1010000 ) VIA12
    NEW M1 ( 830000 1010000 ) ( 870000 * )
    NEW M1 ( 870000 1010000 ) ( * 1000000 0 )
 ;
- net557
  ( SplitCLK_4_383 q1 ) ( AND2T_312_N151 clk )
  + ROUTED  M1 ( 890000 1000000 0 ) ( 880000 * )
    NEW M1 ( 880000 1000000 ) ( * 990000 )
    NEW M1 ( 880000 990000 ) ( 870000 * )
    NEW M1 ( 870000 990000 ) ( * 980000 0 )
 ;
- net558
  ( SplitCLK_0_382 q0 ) ( SplitCLK_6_369 a )
  + ROUTED  M3 ( 1270000 900000 0 ) ( * 920000 )
    NEW M3 ( 1270000 920000 ) ( 1240000 * )
    NEW M3 ( 1240000 920000 ) ( * 1170000 ) VIA23
    NEW M2 ( 1240000 1170000 ) VIA12
    NEW M1 ( 1240000 1170000 ) ( 1340000 * )
    NEW M1 ( 1340000 1170000 ) ( * 1160000 0 )
 ;
- net559
  ( SplitCLK_0_382 q1 ) ( SplitCLK_4_381 a )
  + ROUTED  M1 ( 1250000 710000 0 ) ( 1280000 * ) VIA12
    NEW M2 ( 1280000 710000 ) VIA23
    NEW M3 ( 1280000 710000 ) ( * 890000 )
    NEW M3 ( 1280000 890000 ) ( 1260000 * )
    NEW M3 ( 1260000 890000 ) ( * 900000 )
    NEW M3 ( 1260000 900000 ) ( 1250000 * 0 )
 ;
- net560
  ( SplitCLK_4_381 q1 ) ( SplitCLK_0_375 a )
  + ROUTED  M1 ( 1420000 670000 0 ) ( 1270000 * )
    NEW M1 ( 1270000 670000 ) ( * 660000 0 )
 ;
- net561
  ( SplitCLK_4_381 q0 ) ( SplitCLK_2_380 a )
  + ROUTED  M3 ( 1250000 660000 0 ) ( * 700000 )
    NEW M3 ( 1250000 700000 ) ( 1260000 * )
    NEW M3 ( 1260000 700000 ) ( * 720000 ) VIA23
    NEW M2 ( 1260000 720000 ) VIA12
    NEW M1 ( 1260000 720000 ) ( 1210000 * )
    NEW M1 ( 1210000 720000 ) ( * 710000 0 )
 ;
- net562
  ( SplitCLK_2_380 q1 ) ( SplitCLK_2_377 a )
  + ROUTED  M3 ( 1150000 710000 0 ) ( * 670000 )
    NEW M3 ( 1150000 670000 ) ( 1160000 * )
    NEW M3 ( 1160000 670000 ) ( * 660000 )
    NEW M3 ( 1160000 660000 ) ( 1190000 * 0 )
 ;
- net563
  ( SplitCLK_2_380 q0 ) ( SplitCLK_4_379 a )
  + ROUTED  M1 ( 1100000 520000 0 ) ( 1150000 * )
    NEW M1 ( 1150000 520000 ) ( * 530000 )
    NEW M1 ( 1150000 530000 ) ( 1180000 * )
    NEW M1 ( 1180000 530000 ) ( * 540000 )
    NEW M1 ( 1180000 540000 ) ( 1240000 * ) VIA12
    NEW M2 ( 1240000 540000 ) VIA23
    NEW M3 ( 1240000 540000 ) ( * 640000 )
    NEW M3 ( 1240000 640000 ) ( 1220000 * )
    NEW M3 ( 1220000 640000 ) ( * 660000 )
    NEW M3 ( 1220000 660000 ) ( 1210000 * 0 )
 ;
- net564
  ( SplitCLK_4_379 q0 ) ( SplitCLK_2_430 a )
  + ROUTED  M1 ( 1100000 470000 0 ) ( 910000 * ) VIA12
    NEW M2 ( 910000 470000 ) VIA23
    NEW M3 ( 910000 470000 ) ( * 520000 )
    NEW M3 ( 910000 520000 ) ( 900000 * 0 )
 ;
- net565
  ( SplitCLK_4_379 q1 ) ( SplitCLK_4_378 a )
  + ROUTED  M1 ( 1120000 470000 0 ) ( 1150000 * ) VIA12
    NEW M2 ( 1150000 470000 ) VIA23
    NEW M3 ( 1150000 470000 ) ( * 520000 )
    NEW M3 ( 1150000 520000 ) ( 1160000 * 0 )
 ;
- net566
  ( SplitCLK_4_378 q1 ) ( OR2T_59_N159 clk )
  + ROUTED  M1 ( 1190000 210000 0 ) ( 1160000 * ) VIA12
    NEW M2 ( 1160000 210000 ) VIA23
    NEW M3 ( 1160000 210000 ) ( * 460000 )
    NEW M3 ( 1160000 460000 ) ( 1170000 * )
    NEW M3 ( 1170000 460000 ) ( * 470000 )
    NEW M3 ( 1170000 470000 ) ( 1180000 * 0 )
 ;
- net567
  ( SplitCLK_4_378 q0 ) ( AND2T_267_P086 clk )
  + ROUTED  M1 ( 1010000 420000 0 ) ( * 410000 )
    NEW M1 ( 1010000 410000 ) ( 1190000 * ) VIA12
    NEW M2 ( 1190000 410000 ) VIA23
    NEW M3 ( 1190000 410000 ) ( * 480000 ) VIA23
    NEW M2 ( 1190000 480000 ) VIA12
    NEW M1 ( 1190000 480000 ) ( 1160000 * )
    NEW M1 ( 1160000 480000 ) ( * 470000 0 )
 ;
- net568
  ( SplitCLK_2_377 q0 ) ( SplitCLK_2_429 a )
  + ROUTED  M1 ( 1040000 710000 0 ) ( 1050000 * )
    NEW M1 ( 1050000 710000 ) ( * 700000 )
    NEW M1 ( 1050000 700000 ) ( 1090000 * )
    NEW M1 ( 1090000 700000 ) ( * 680000 )
    NEW M1 ( 1090000 680000 ) ( 1150000 * )
    NEW M1 ( 1150000 680000 ) ( * 660000 0 )
 ;
- net569
  ( SplitCLK_2_377 q1 ) ( SplitCLK_4_376 a )
  + ROUTED  M3 ( 1130000 660000 0 ) ( * 670000 )
    NEW M3 ( 1130000 670000 ) ( 1120000 * )
    NEW M3 ( 1120000 670000 ) ( * 710000 ) VIA23
    NEW M2 ( 1120000 710000 ) VIA12
    NEW M1 ( 1120000 710000 ) ( 1070000 * 0 )
 ;
- net570
  ( SplitCLK_4_376 q1 ) ( AND2T_317_N197 clk )
  + ROUTED  M1 ( 1090000 660000 0 ) ( 1100000 * )
    NEW M1 ( 1100000 660000 ) ( * 650000 )
    NEW M1 ( 1100000 650000 ) ( 1350000 * )
    NEW M1 ( 1350000 650000 ) ( * 640000 )
    NEW M1 ( 1350000 640000 ) ( 1380000 * ) VIA12
    NEW M2 ( 1380000 640000 ) VIA23
    NEW M3 ( 1380000 640000 ) ( * 430000 ) VIA23
    NEW M2 ( 1380000 430000 ) VIA12
    NEW M1 ( 1380000 430000 ) ( 1170000 * )
    NEW M1 ( 1170000 430000 ) ( * 420000 0 )
 ;
- net571
  ( SplitCLK_4_376 q0 ) ( OR2T_344_bit_out6 clk )
  + ROUTED  M1 ( 1070000 660000 0 ) ( 1060000 * )
    NEW M1 ( 1060000 660000 ) ( * 670000 )
    NEW M1 ( 1060000 670000 ) ( 1020000 * ) VIA12
    NEW M2 ( 1020000 670000 ) VIA23
    NEW M3 ( 1020000 670000 ) ( * 810000 ) VIA23
    NEW M2 ( 1020000 810000 ) VIA12
    NEW M1 ( 1020000 810000 ) ( 1100000 * )
    NEW M1 ( 1100000 810000 ) ( * 800000 0 )
 ;
- net572
  ( SplitCLK_0_375 q0 ) ( SplitCLK_4_372 a )
  + ROUTED  M1 ( 1460000 710000 0 ) ( 1420000 * )
    NEW M1 ( 1420000 710000 ) ( * 720000 0 )
 ;
- net573
  ( SplitCLK_0_375 q1 ) ( SplitCLK_2_374 a )
  + ROUTED  M1 ( 1400000 720000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 720000 ) ( * 700000 ) VIA12
    NEW M2 ( 1390000 700000 ) VIA23
    NEW M3 ( 1390000 700000 ) ( * 540000 ) VIA23
    NEW M2 ( 1390000 540000 ) VIA12
    NEW M1 ( 1390000 540000 ) ( 1470000 * )
    NEW M1 ( 1470000 540000 ) ( * 520000 )
    NEW M1 ( 1470000 520000 ) ( 1480000 * 0 )
 ;
- net574
  ( SplitCLK_2_374 q0 ) ( SplitCLK_2_439 a )
  + ROUTED  M1 ( 1360000 520000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 520000 ) ( * 530000 )
    NEW M1 ( 1390000 530000 ) ( 1460000 * ) VIA12
    NEW M2 ( 1460000 530000 ) VIA23
    NEW M3 ( 1460000 530000 ) ( * 480000 )
    NEW M3 ( 1460000 480000 ) ( 1470000 * )
    NEW M3 ( 1470000 480000 ) ( * 470000 )
    NEW M3 ( 1470000 470000 ) ( 1480000 * 0 )
 ;
- net575
  ( SplitCLK_2_374 q1 ) ( SplitCLK_4_373 a )
  + ROUTED  M1 ( 1460000 470000 0 ) ( 1430000 * ) VIA12
    NEW M2 ( 1430000 470000 ) VIA23
    NEW M3 ( 1430000 470000 ) ( * 510000 ) VIA23
    NEW M2 ( 1430000 510000 ) VIA12
    NEW M1 ( 1430000 510000 ) ( 1400000 * )
    NEW M1 ( 1400000 510000 ) ( * 520000 0 )
 ;
- net576
  ( SplitCLK_4_373 q0 ) ( OR2T_58_N144 clk )
  + ROUTED  M3 ( 1460000 210000 0 ) ( * 220000 )
    NEW M3 ( 1460000 220000 ) ( 1440000 * )
    NEW M3 ( 1440000 220000 ) ( * 460000 ) VIA23
    NEW M2 ( 1440000 460000 ) VIA12
    NEW M1 ( 1440000 460000 ) ( 1400000 * )
    NEW M1 ( 1400000 460000 ) ( * 470000 0 )
 ;
- net577
  ( SplitCLK_4_373 q1 ) ( AND2T_321_N210 clk )
  + ROUTED  M1 ( 1620000 420000 0 ) ( 1520000 * ) VIA12
    NEW M2 ( 1520000 420000 ) VIA23
    NEW M3 ( 1520000 420000 ) ( * 400000 ) VIA23
    NEW M2 ( 1520000 400000 ) VIA12
    NEW M1 ( 1520000 400000 ) ( 1390000 * ) VIA12
    NEW M2 ( 1390000 400000 ) VIA23
    NEW M3 ( 1390000 400000 ) ( * 490000 )
    NEW M3 ( 1390000 490000 ) ( 1420000 * )
    NEW M3 ( 1420000 490000 ) ( * 470000 0 )
 ;
- net578
  ( SplitCLK_4_372 q1 ) ( SplitCLK_4_370 a )
  + ROUTED  M1 ( 1480000 660000 0 ) ( 1500000 * ) VIA12
    NEW M2 ( 1500000 660000 ) VIA23
    NEW M3 ( 1500000 660000 ) ( * 710000 )
    NEW M3 ( 1500000 710000 ) ( 1510000 * 0 )
 ;
- net579
  ( SplitCLK_4_372 q0 ) ( SplitCLK_4_371 a )
  + ROUTED  M1 ( 1340000 710000 0 ) ( 1380000 * )
    NEW M1 ( 1380000 710000 ) ( * 690000 )
    NEW M1 ( 1380000 690000 ) ( 1430000 * ) VIA12
    NEW M2 ( 1430000 690000 ) VIA23
    NEW M3 ( 1430000 690000 ) ( * 670000 ) VIA23
    NEW M2 ( 1430000 670000 ) VIA12
    NEW M1 ( 1430000 670000 ) ( 1460000 * )
    NEW M1 ( 1460000 670000 ) ( * 660000 0 )
 ;
- net580
  ( SplitCLK_4_371 q1 ) ( NDROT_252_reg1_0ut6 clk )
  + ROUTED  M1 ( 1360000 660000 0 ) ( 1450000 * )
    NEW M1 ( 1450000 660000 ) ( * 650000 )
    NEW M1 ( 1450000 650000 ) ( 1510000 * )
    NEW M1 ( 1510000 650000 ) ( * 620000 0 )
 ;
- net581
  ( SplitCLK_4_371 q0 ) ( AND2T_253_P079 clk )
  + ROUTED  M1 ( 1340000 660000 0 ) ( 1280000 * ) VIA12
    NEW M2 ( 1280000 660000 ) VIA23
    NEW M3 ( 1280000 660000 ) ( * 620000 )
    NEW M3 ( 1280000 620000 ) ( 1260000 * 0 )
 ;
- net582
  ( SplitCLK_4_370 q0 ) ( AND2T_318_N204 clk )
  + ROUTED  M3 ( 1510000 800000 0 ) ( * 790000 )
    NEW M3 ( 1510000 790000 ) ( 1530000 * )
    NEW M3 ( 1530000 790000 ) ( * 670000 )
    NEW M3 ( 1530000 670000 ) ( 1520000 * )
    NEW M3 ( 1520000 670000 ) ( * 660000 )
    NEW M3 ( 1520000 660000 ) ( 1510000 * 0 )
 ;
- net583
  ( SplitCLK_4_370 q1 ) ( OR2T_334_N196 clk )
  + ROUTED  M1 ( 1530000 660000 0 ) ( 1670000 * ) VIA12
    NEW M2 ( 1670000 660000 ) VIA23
    NEW M3 ( 1670000 660000 ) ( * 620000 0 )
 ;
- net584
  ( SplitCLK_6_369 q0 ) ( SplitCLK_0_363 a )
  + ROUTED  M1 ( 1420000 1160000 0 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 1160000 ) VIA23
    NEW M3 ( 1370000 1160000 ) ( * 1220000 )
    NEW M3 ( 1370000 1220000 ) ( 1350000 * )
    NEW M3 ( 1350000 1220000 ) ( * 1210000 )
    NEW M3 ( 1350000 1210000 ) ( 1340000 * 0 )
 ;
- net585
  ( SplitCLK_6_369 q1 ) ( SplitCLK_6_368 a )
  + ROUTED  M1 ( 1220000 1160000 0 ) ( 1330000 * ) VIA12
    NEW M2 ( 1330000 1160000 ) VIA23
    NEW M3 ( 1330000 1160000 ) ( * 1200000 ) VIA23
    NEW M2 ( 1330000 1200000 ) VIA12
    NEW M1 ( 1330000 1200000 ) ( 1360000 * )
    NEW M1 ( 1360000 1200000 ) ( * 1210000 0 )
 ;
- net586
  ( SplitCLK_6_368 q1 ) ( SplitCLK_2_365 a )
  + ROUTED  M1 ( 1130000 1340000 0 ) ( 1180000 * ) VIA12
    NEW M2 ( 1180000 1340000 ) VIA23
    NEW M3 ( 1180000 1340000 ) ( * 1220000 ) VIA23
    NEW M2 ( 1180000 1220000 ) VIA12
    NEW M1 ( 1180000 1220000 ) ( 1240000 * )
    NEW M1 ( 1240000 1220000 ) ( * 1210000 0 )
 ;
- net587
  ( SplitCLK_6_368 q0 ) ( SplitCLK_4_367 a )
  + ROUTED  M1 ( 1280000 1200000 0 ) ( 1220000 * )
    NEW M1 ( 1220000 1200000 ) ( * 1210000 0 )
 ;
- net588
  ( SplitCLK_4_367 q0 ) ( SplitCLK_2_427 a )
  + ROUTED  M3 ( 1280000 1150000 0 ) ( * 1160000 )
    NEW M3 ( 1280000 1160000 ) ( 1300000 * )
    NEW M3 ( 1300000 1160000 ) ( * 1250000 ) VIA23
    NEW M2 ( 1300000 1250000 ) VIA12
    NEW M1 ( 1300000 1250000 ) ( 1110000 * ) VIA12
    NEW M2 ( 1110000 1250000 ) VIA23
    NEW M3 ( 1110000 1250000 ) ( * 1210000 ) VIA23
    NEW M2 ( 1110000 1210000 ) VIA12
    NEW M1 ( 1110000 1210000 ) ( 1010000 * )
    NEW M1 ( 1010000 1210000 ) ( * 1200000 0 )
 ;
- net589
  ( SplitCLK_4_367 q1 ) ( SplitCLK_4_366 a )
  + ROUTED  M3 ( 1300000 1150000 0 ) ( * 1050000 ) VIA23
    NEW M2 ( 1300000 1050000 ) VIA12
    NEW M1 ( 1300000 1050000 ) ( 1190000 * 0 )
 ;
- net590
  ( SplitCLK_4_366 q0 ) ( DFFT_187_P038 clk )
  + ROUTED  M1 ( 1190000 1000000 0 ) ( 1150000 * ) VIA12
    NEW M2 ( 1150000 1000000 ) VIA23
    NEW M3 ( 1150000 1000000 ) ( * 1110000 )
    NEW M3 ( 1150000 1110000 ) ( 1140000 * )
    NEW M3 ( 1140000 1110000 ) ( * 1120000 )
    NEW M3 ( 1140000 1120000 ) ( 1120000 * 0 )
 ;
- net591
  ( SplitCLK_4_366 q1 ) ( OR2T_337_N212 clk )
  + ROUTED  M3 ( 1210000 1000000 0 ) ( * 980000 )
    NEW M3 ( 1210000 980000 ) ( 1190000 * )
    NEW M3 ( 1190000 980000 ) ( * 810000 )
    NEW M3 ( 1190000 810000 ) ( 1180000 * )
    NEW M3 ( 1180000 810000 ) ( * 790000 ) VIA23
    NEW M2 ( 1180000 790000 ) VIA12
    NEW M1 ( 1180000 790000 ) ( 1260000 * )
    NEW M1 ( 1260000 790000 ) ( * 800000 0 )
 ;
- net592
  ( SplitCLK_2_365 q1 ) ( SplitCLK_2_433 a )
  + ROUTED  M1 ( 1110000 1290000 0 ) ( 980000 * ) VIA12
    NEW M2 ( 980000 1290000 ) VIA23
    NEW M3 ( 980000 1290000 ) ( * 1340000 )
    NEW M3 ( 980000 1340000 ) ( 970000 * 0 )
 ;
- net593
  ( SplitCLK_2_365 q0 ) ( SplitCLK_4_364 a )
  + ROUTED  M1 ( 1160000 1200000 0 ) ( 1100000 * ) VIA12
    NEW M2 ( 1100000 1200000 ) VIA23
    NEW M3 ( 1100000 1200000 ) ( * 1280000 )
    NEW M3 ( 1100000 1280000 ) ( 1120000 * )
    NEW M3 ( 1120000 1280000 ) ( * 1290000 )
    NEW M3 ( 1120000 1290000 ) ( 1130000 * 0 )
 ;
- net594
  ( SplitCLK_4_364 q1 ) ( DFFT_186_P037 clk )
  + ROUTED  M1 ( 1260000 1120000 0 ) ( 1180000 * )
    NEW M1 ( 1180000 1120000 ) ( * 1150000 0 )
 ;
- net595
  ( SplitCLK_4_364 q0 ) ( AND2T_308_N101 clk )
  + ROUTED  M1 ( 1120000 1270000 0 ) ( * 1260000 )
    NEW M1 ( 1120000 1260000 ) ( 1200000 * ) VIA12
    NEW M2 ( 1200000 1260000 ) VIA23
    NEW M3 ( 1200000 1260000 ) ( * 1160000 ) VIA23
    NEW M2 ( 1200000 1160000 ) VIA12
    NEW M1 ( 1200000 1160000 ) ( 1160000 * )
    NEW M1 ( 1160000 1160000 ) ( * 1150000 0 )
 ;
- net596
  ( SplitCLK_0_363 q0 ) ( SplitCLK_6_360 a )
  + ROUTED  M3 ( 1440000 1300000 0 ) ( * 1290000 )
    NEW M3 ( 1440000 1290000 ) ( 1430000 * )
    NEW M3 ( 1430000 1290000 ) ( * 1210000 )
    NEW M3 ( 1430000 1210000 ) ( 1420000 * 0 )
 ;
- net597
  ( SplitCLK_0_363 q1 ) ( SplitCLK_4_362 a )
  + ROUTED  M1 ( 1400000 1050000 0 ) ( 1430000 * ) VIA12
    NEW M2 ( 1430000 1050000 ) VIA23
    NEW M3 ( 1430000 1050000 ) ( * 1200000 )
    NEW M3 ( 1430000 1200000 ) ( 1410000 * )
    NEW M3 ( 1410000 1200000 ) ( * 1210000 )
    NEW M3 ( 1410000 1210000 ) ( 1400000 * 0 )
 ;
- net598
  ( SplitCLK_4_362 q0 ) ( SplitCLK_4_459 a )
  + ROUTED  M1 ( 1400000 1000000 0 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 1000000 ) VIA23
    NEW M3 ( 1370000 1000000 ) ( * 890000 )
    NEW M3 ( 1370000 890000 ) ( 1360000 * 0 )
 ;
- net599
  ( SplitCLK_4_362 q1 ) ( SplitCLK_4_361 a )
  + ROUTED  M1 ( 1420000 1000000 0 ) ( * 1010000 )
    NEW M1 ( 1420000 1010000 ) ( 1500000 * ) VIA12
    NEW M2 ( 1500000 1010000 ) VIA23
    NEW M3 ( 1500000 1010000 ) ( * 1050000 0 )
 ;
- net600
  ( SplitCLK_4_361 q1 ) ( NDROT_278_reg3_0ut5 clk )
  + ROUTED  M1 ( 1520000 1000000 0 ) ( 1720000 * )
    NEW M1 ( 1720000 1000000 ) ( * 980000 0 )
 ;
- net601
  ( SplitCLK_4_361 q0 ) ( AND2T_279_P092 clk )
  + ROUTED  M1 ( 1500000 1000000 0 ) ( 1430000 * )
    NEW M1 ( 1430000 1000000 ) ( * 990000 )
    NEW M1 ( 1430000 990000 ) ( 1360000 * )
    NEW M1 ( 1360000 990000 ) ( * 980000 0 )
 ;
- net602
  ( SplitCLK_6_360 q0 ) ( SplitCLK_4_358 a )
  + ROUTED  M1 ( 1510000 1340000 0 ) ( 1440000 * )
    NEW M1 ( 1440000 1340000 ) ( * 1350000 0 )
 ;
- net603
  ( SplitCLK_6_360 q1 ) ( SplitCLK_4_359 a )
  + ROUTED  M3 ( 1460000 1350000 0 ) ( * 1330000 ) VIA23
    NEW M2 ( 1460000 1330000 ) VIA12
    NEW M1 ( 1460000 1330000 ) ( 1360000 * )
    NEW M1 ( 1360000 1330000 ) ( * 1340000 0 )
 ;
- net604
  ( SplitCLK_4_359 q0 ) ( OR2T_330_N106 clk )
  + ROUTED  M1 ( 1360000 1290000 0 ) ( 1350000 * )
    NEW M1 ( 1350000 1290000 ) ( * 1270000 0 )
 ;
- net605
  ( SplitCLK_4_359 q1 ) ( OR2T_341_bit_out3 clk )
  + ROUTED  M1 ( 1380000 1290000 0 ) ( 1500000 * )
    NEW M1 ( 1500000 1290000 ) ( * 1280000 )
    NEW M1 ( 1500000 1280000 ) ( 1510000 * )
    NEW M1 ( 1510000 1280000 ) ( * 1270000 0 )
 ;
- net606
  ( SplitCLK_4_358 q1 ) ( DFFT_163_P027 clk )
  + ROUTED  M1 ( 1600000 1270000 0 ) ( 1530000 * )
    NEW M1 ( 1530000 1270000 ) ( * 1290000 0 )
 ;
- net607
  ( SplitCLK_4_358 q0 ) ( AND2T_277_P091 clk )
  + ROUTED  M1 ( 1510000 1120000 0 ) ( 1540000 * ) VIA12
    NEW M2 ( 1540000 1120000 ) VIA23
    NEW M3 ( 1540000 1120000 ) ( * 1300000 ) VIA23
    NEW M2 ( 1540000 1300000 ) VIA12
    NEW M1 ( 1540000 1300000 ) ( 1510000 * )
    NEW M1 ( 1510000 1300000 ) ( * 1290000 0 )
 ;
- net608
  ( SplitCLK_6_357 q0 ) ( SplitCLK_0_332 a )
  + ROUTED  M1 ( 1230000 1910000 0 ) ( 1190000 * )
    NEW M1 ( 1190000 1910000 ) ( * 1900000 )
    NEW M1 ( 1190000 1900000 ) ( 1180000 * )
    NEW M1 ( 1180000 1900000 ) ( * 1880000 )
    NEW M1 ( 1180000 1880000 ) ( 1090000 * ) VIA12
    NEW M2 ( 1090000 1880000 ) VIA23
    NEW M3 ( 1090000 1880000 ) ( * 1890000 )
    NEW M3 ( 1090000 1890000 ) ( 1080000 * )
    NEW M3 ( 1080000 1890000 ) ( * 1920000 ) VIA23
    NEW M2 ( 1080000 1920000 ) VIA12
    NEW M1 ( 1080000 1920000 ) ( 1020000 * )
    NEW M1 ( 1020000 1920000 ) ( * 1940000 )
    NEW M1 ( 1020000 1940000 ) ( 840000 * )
    NEW M1 ( 840000 1940000 ) ( * 1960000 0 )
 ;
- net609
  ( SplitCLK_6_357 q1 ) ( SplitCLK_2_356 a )
  + ROUTED  M1 ( 510000 1950000 0 ) ( 650000 * )
    NEW M1 ( 650000 1950000 ) ( * 1960000 )
    NEW M1 ( 650000 1960000 ) ( 830000 * )
    NEW M1 ( 830000 1960000 ) ( * 1970000 )
    NEW M1 ( 830000 1970000 ) ( 860000 * )
    NEW M1 ( 860000 1970000 ) ( * 1960000 0 )
 ;
- net610
  ( SplitCLK_2_356 q1 ) ( SplitCLK_6_344 a )
  + ROUTED  M1 ( 490000 1900000 0 ) ( 450000 * ) VIA12
    NEW M2 ( 450000 1900000 ) VIA23
    NEW M3 ( 450000 1900000 ) ( * 2070000 0 )
 ;
- net611
  ( SplitCLK_2_356 q0 ) ( SplitCLK_4_355 a )
  + ROUTED  M3 ( 490000 1640000 0 ) ( * 1650000 )
    NEW M3 ( 490000 1650000 ) ( 510000 * )
    NEW M3 ( 510000 1650000 ) ( * 1900000 0 )
 ;
- net612
  ( SplitCLK_4_355 q1 ) ( SplitCLK_0_349 a )
  + ROUTED  M1 ( 620000 1600000 0 ) ( 510000 * )
    NEW M1 ( 510000 1600000 ) ( * 1590000 0 )
 ;
- net613
  ( SplitCLK_4_355 q0 ) ( SplitCLK_6_354 a )
  + ROUTED  M1 ( 490000 1590000 0 ) ( 460000 * )
    NEW M1 ( 460000 1590000 ) ( * 1600000 )
    NEW M1 ( 460000 1600000 ) ( 370000 * 0 )
 ;
- net614
  ( SplitCLK_6_354 q0 ) ( SplitCLK_4_351 a )
  + ROUTED  M1 ( 370000 1650000 0 ) ( 380000 * )
    NEW M1 ( 380000 1650000 ) ( * 1640000 )
    NEW M1 ( 380000 1640000 ) ( 430000 * 0 )
 ;
- net615
  ( SplitCLK_6_354 q1 ) ( SplitCLK_2_353 a )
  + ROUTED  M1 ( 320000 1490000 0 ) ( 390000 * ) VIA12
    NEW M2 ( 390000 1490000 ) VIA23
    NEW M3 ( 390000 1490000 ) ( * 1650000 0 )
 ;
- net616
  ( SplitCLK_2_353 q0 ) ( SplitCLK_2_417 a )
  + ROUTED  M1 ( 320000 1440000 0 ) ( 310000 * )
    NEW M1 ( 310000 1440000 ) ( * 1450000 )
    NEW M1 ( 310000 1450000 ) ( 230000 * )
    NEW M1 ( 230000 1450000 ) ( * 1460000 )
    NEW M1 ( 230000 1460000 ) ( 220000 * )
    NEW M1 ( 220000 1460000 ) ( * 1480000 )
    NEW M1 ( 220000 1480000 ) ( 200000 * )
    NEW M1 ( 200000 1480000 ) ( * 1490000 0 )
 ;
- net617
  ( SplitCLK_2_353 q1 ) ( SplitCLK_4_352 a )
  + ROUTED  M3 ( 300000 1440000 0 ) ( * 1450000 )
    NEW M3 ( 300000 1450000 ) ( 290000 * )
    NEW M3 ( 290000 1450000 ) ( * 1480000 ) VIA23
    NEW M2 ( 290000 1480000 ) VIA12
    NEW M1 ( 290000 1480000 ) ( 240000 * )
    NEW M1 ( 240000 1480000 ) ( * 1490000 0 )
 ;
- net618
  ( SplitCLK_4_352 q1 ) ( DFFT_112_P017 clk )
  + ROUTED  M1 ( 310000 1410000 0 ) ( 260000 * )
    NEW M1 ( 260000 1410000 ) ( * 1440000 0 )
 ;
- net619
  ( SplitCLK_4_352 q0 ) ( DFFT_113_P018 clk )
  + ROUTED  M1 ( 170000 1570000 0 ) ( 210000 * ) VIA12
    NEW M2 ( 210000 1570000 ) VIA23
    NEW M3 ( 210000 1570000 ) ( * 1440000 )
    NEW M3 ( 210000 1440000 ) ( 240000 * 0 )
 ;
- net620
  ( SplitCLK_4_351 q0 ) ( SplitCLK_2_418 a )
  + ROUTED  M1 ( 430000 1590000 0 ) ( 350000 * ) VIA12
    NEW M2 ( 350000 1590000 ) VIA23
    NEW M3 ( 350000 1590000 ) ( * 1640000 )
    NEW M3 ( 350000 1640000 ) ( 340000 * 0 )
 ;
- net621
  ( SplitCLK_4_351 q1 ) ( SplitCLK_0_350 a )
  + ROUTED  M1 ( 500000 1750000 0 ) ( 450000 * ) VIA12
    NEW M2 ( 450000 1750000 ) VIA23
    NEW M3 ( 450000 1750000 ) ( * 1590000 0 )
 ;
- net622
  ( SplitCLK_0_350 q1 ) ( DFFT_116_P020 clk )
  + ROUTED  M3 ( 480000 1800000 0 ) ( * 1700000 )
    NEW M3 ( 480000 1700000 ) ( 470000 * )
    NEW M3 ( 470000 1700000 ) ( * 1570000 )
    NEW M3 ( 470000 1570000 ) ( 450000 * 0 )
 ;
- net623
  ( SplitCLK_0_350 q0 ) ( AND2T_245_P075 clk )
  + ROUTED  M3 ( 500000 1800000 0 ) ( * 1760000 )
    NEW M3 ( 500000 1760000 ) ( 490000 * )
    NEW M3 ( 490000 1760000 ) ( * 1710000 )
    NEW M3 ( 490000 1710000 ) ( 500000 * 0 )
 ;
- net624
  ( SplitCLK_0_349 q0 ) ( SplitCLK_6_346 a )
  + ROUTED  M1 ( 750000 1750000 0 ) ( 590000 * ) VIA12
    NEW M2 ( 590000 1750000 ) VIA23
    NEW M3 ( 590000 1750000 ) ( * 1640000 )
    NEW M3 ( 590000 1640000 ) ( 610000 * )
    NEW M3 ( 610000 1640000 ) ( * 1650000 )
    NEW M3 ( 610000 1650000 ) ( 620000 * 0 )
 ;
- net625
  ( SplitCLK_0_349 q1 ) ( SplitCLK_4_348 a )
  + ROUTED  M1 ( 600000 1340000 0 ) ( 630000 * ) VIA12
    NEW M2 ( 630000 1340000 ) VIA23
    NEW M3 ( 630000 1340000 ) ( * 1660000 ) VIA23
    NEW M2 ( 630000 1660000 ) VIA12
    NEW M1 ( 630000 1660000 ) ( 600000 * )
    NEW M1 ( 600000 1660000 ) ( * 1650000 0 )
 ;
- net626
  ( SplitCLK_4_348 q0 ) ( SplitCLK_2_423 a )
  + ROUTED  M3 ( 600000 1290000 0 ) ( * 1330000 ) VIA23
    NEW M2 ( 600000 1330000 ) VIA12
    NEW M1 ( 600000 1330000 ) ( 560000 * )
    NEW M1 ( 560000 1330000 ) ( * 1340000 0 )
 ;
- net627
  ( SplitCLK_4_348 q1 ) ( SplitCLK_4_347 a )
  + ROUTED  M3 ( 670000 1340000 0 ) ( * 1300000 ) VIA23
    NEW M2 ( 670000 1300000 ) VIA12
    NEW M1 ( 670000 1300000 ) ( 620000 * )
    NEW M1 ( 620000 1300000 ) ( * 1290000 0 )
 ;
- net628
  ( SplitCLK_4_347 q0 ) ( AND2T_247_P076 clk )
  + ROUTED  M1 ( 670000 1290000 0 ) ( * 1270000 0 )
 ;
- net629
  ( SplitCLK_4_347 q1 ) ( NDROT_260_reg2_0ut3 clk )
  + ROUTED  M1 ( 690000 1290000 0 ) ( 680000 * )
    NEW M1 ( 680000 1290000 ) ( * 1310000 )
    NEW M1 ( 680000 1310000 ) ( 660000 * ) VIA12
    NEW M2 ( 660000 1310000 ) VIA23
    NEW M3 ( 660000 1310000 ) ( * 1420000 ) VIA23
    NEW M2 ( 660000 1420000 ) VIA12
    NEW M1 ( 660000 1420000 ) ( 760000 * )
    NEW M1 ( 760000 1420000 ) ( * 1410000 0 )
 ;
- net630
  ( SplitCLK_6_346 q1 ) ( SplitCLK_2_432 a )
  + ROUTED  M3 ( 770000 1800000 0 ) ( * 1780000 ) VIA23
    NEW M2 ( 770000 1780000 ) VIA12
    NEW M1 ( 770000 1780000 ) ( 690000 * )
    NEW M1 ( 690000 1780000 ) ( * 1790000 0 )
 ;
- net631
  ( SplitCLK_6_346 q0 ) ( SplitCLK_4_345 a )
  + ROUTED  M1 ( 810000 1790000 0 ) ( 750000 * )
    NEW M1 ( 750000 1790000 ) ( * 1800000 0 )
 ;
- net632
  ( SplitCLK_4_345 q0 ) ( DFFT_115_P019 clk )
  + ROUTED  M1 ( 810000 1740000 0 ) ( 820000 * )
    NEW M1 ( 820000 1740000 ) ( * 1750000 )
    NEW M1 ( 820000 1750000 ) ( 1040000 * ) VIA12
    NEW M2 ( 1040000 1750000 ) VIA23
    NEW M3 ( 1040000 1750000 ) ( * 1560000 ) VIA23
    NEW M2 ( 1040000 1560000 ) VIA12
    NEW M1 ( 1040000 1560000 ) ( 810000 * )
    NEW M1 ( 810000 1560000 ) ( * 1570000 0 )
 ;
- net633
  ( SplitCLK_4_345 q1 ) ( AND2T_304_N053 clk )
  + ROUTED  M3 ( 840000 1710000 0 ) ( 830000 * )
    NEW M3 ( 830000 1710000 ) ( * 1740000 0 )
 ;
- net634
  ( SplitCLK_6_344 q0 ) ( SplitCLK_0_338 a )
  + ROUTED  M1 ( 450000 2120000 0 ) ( * 2130000 )
    NEW M1 ( 450000 2130000 ) ( 590000 * ) VIA12
    NEW M2 ( 590000 2130000 ) VIA23
    NEW M3 ( 590000 2130000 ) ( * 2070000 ) VIA23
    NEW M2 ( 590000 2070000 ) VIA12
    NEW M1 ( 590000 2070000 ) ( 640000 * 0 )
 ;
- net635
  ( SplitCLK_6_344 q1 ) ( SplitCLK_2_343 a )
  + ROUTED  M1 ( 470000 2120000 0 ) ( 460000 * )
    NEW M1 ( 460000 2120000 ) ( * 2110000 )
    NEW M1 ( 460000 2110000 ) ( 330000 * 0 )
 ;
- net636
  ( SplitCLK_2_343 q1 ) ( SplitCLK_2_340 a )
  + ROUTED  M1 ( 310000 2060000 0 ) ( 280000 * ) VIA12
    NEW M2 ( 280000 2060000 ) VIA23
    NEW M3 ( 280000 2060000 ) ( * 2200000 )
    NEW M3 ( 280000 2200000 ) ( 270000 * )
    NEW M3 ( 270000 2200000 ) ( * 2260000 )
    NEW M3 ( 270000 2260000 ) ( 300000 * 0 )
 ;
- net637
  ( SplitCLK_2_343 q0 ) ( SplitCLK_4_342 a )
  + ROUTED  M3 ( 330000 2060000 0 ) ( * 1950000 )
    NEW M3 ( 330000 1950000 ) ( 310000 * 0 )
 ;
- net638
  ( SplitCLK_4_342 q0 ) ( SplitCLK_2_413 a )
  + ROUTED  M1 ( 310000 1900000 0 ) ( 250000 * )
    NEW M1 ( 250000 1900000 ) ( * 1940000 )
    NEW M1 ( 250000 1940000 ) ( 200000 * )
    NEW M1 ( 200000 1940000 ) ( * 1950000 0 )
 ;
- net639
  ( SplitCLK_4_342 q1 ) ( SplitCLK_4_341 a )
  + ROUTED  M3 ( 330000 1900000 0 ) ( * 1910000 )
    NEW M3 ( 330000 1910000 ) ( 340000 * )
    NEW M3 ( 340000 1910000 ) ( * 1940000 ) VIA23
    NEW M2 ( 340000 1940000 ) VIA12
    NEW M1 ( 340000 1940000 ) ( 380000 * )
    NEW M1 ( 380000 1940000 ) ( * 1950000 0 )
 ;
- net640
  ( SplitCLK_4_341 q1 ) ( DFFT_76_P009 clk )
  + ROUTED  M1 ( 450000 1870000 0 ) ( 420000 * )
    NEW M1 ( 420000 1870000 ) ( * 1890000 )
    NEW M1 ( 420000 1890000 ) ( 400000 * )
    NEW M1 ( 400000 1890000 ) ( * 1900000 0 )
 ;
- net641
  ( SplitCLK_4_341 q0 ) ( DFFT_77_P010 clk )
  + ROUTED  M1 ( 310000 1870000 0 ) ( 370000 * )
    NEW M1 ( 370000 1870000 ) ( * 1900000 )
    NEW M1 ( 370000 1900000 ) ( 380000 * 0 )
 ;
- net642
  ( SplitCLK_2_340 q0 ) ( SplitCLK_2_409 a )
  + ROUTED  M1 ( 300000 2210000 0 ) ( * 2220000 )
    NEW M1 ( 300000 2220000 ) ( 200000 * ) VIA12
    NEW M2 ( 200000 2220000 ) VIA23
    NEW M3 ( 200000 2220000 ) ( * 2260000 0 )
 ;
- net643
  ( SplitCLK_2_340 q1 ) ( SplitCLK_4_339 a )
  + ROUTED  M3 ( 280000 2210000 0 ) ( * 2250000 ) VIA23
    NEW M2 ( 280000 2250000 ) VIA12
    NEW M1 ( 280000 2250000 ) ( 340000 * )
    NEW M1 ( 340000 2250000 ) ( * 2260000 0 )
 ;
- net644
  ( SplitCLK_4_339 q1 ) ( DFFT_41_P002 clk )
  + ROUTED  M1 ( 310000 2180000 0 ) ( 360000 * )
    NEW M1 ( 360000 2180000 ) ( * 2210000 0 )
 ;
- net645
  ( SplitCLK_4_339 q0 ) ( AND2T_241_P073 clk )
  + ROUTED  M1 ( 280000 2340000 0 ) ( 330000 * ) VIA12
    NEW M2 ( 330000 2340000 ) VIA23
    NEW M3 ( 330000 2340000 ) ( * 2210000 )
    NEW M3 ( 330000 2210000 ) ( 340000 * 0 )
 ;
- net646
  ( SplitCLK_0_338 q0 ) ( SplitCLK_6_335 a )
  + ROUTED  M1 ( 610000 2220000 0 ) ( 640000 * ) VIA12
    NEW M2 ( 640000 2220000 ) VIA23
    NEW M3 ( 640000 2220000 ) ( * 2120000 0 )
 ;
- net647
  ( SplitCLK_0_338 q1 ) ( SplitCLK_4_337 a )
  + ROUTED  M1 ( 620000 2120000 0 ) ( 630000 * )
    NEW M1 ( 630000 2120000 ) ( * 2110000 )
    NEW M1 ( 630000 2110000 ) ( 680000 * 0 )
 ;
- net648
  ( SplitCLK_4_337 q0 ) ( SplitCLK_2_431 a )
  + ROUTED  M1 ( 530000 2110000 0 ) ( 610000 * ) VIA12
    NEW M2 ( 610000 2110000 ) VIA23
    NEW M3 ( 610000 2110000 ) ( * 2060000 ) VIA23
    NEW M2 ( 610000 2060000 ) VIA12
    NEW M1 ( 610000 2060000 ) ( 680000 * 0 )
 ;
- net649
  ( SplitCLK_4_337 q1 ) ( SplitCLK_4_336 a )
  + ROUTED  M3 ( 700000 2060000 0 ) ( * 2020000 )
    NEW M3 ( 700000 2020000 ) ( 690000 * )
    NEW M3 ( 690000 2020000 ) ( * 1950000 )
    NEW M3 ( 690000 1950000 ) ( 660000 * 0 )
 ;
- net650
  ( SplitCLK_4_336 q1 ) ( DFFT_80_P012 clk )
  + ROUTED  M1 ( 730000 1870000 0 ) ( 700000 * )
    NEW M1 ( 700000 1870000 ) ( * 1890000 )
    NEW M1 ( 700000 1890000 ) ( 680000 * )
    NEW M1 ( 680000 1890000 ) ( * 1900000 0 )
 ;
- net651
  ( SplitCLK_4_336 q0 ) ( DFFT_81_N082 clk )
  + ROUTED  M1 ( 590000 1870000 0 ) ( 610000 * )
    NEW M1 ( 610000 1870000 ) ( * 1890000 )
    NEW M1 ( 610000 1890000 ) ( 660000 * )
    NEW M1 ( 660000 1890000 ) ( * 1900000 0 )
 ;
- net652
  ( SplitCLK_6_335 q0 ) ( SplitCLK_4_333 a )
  + ROUTED  M1 ( 610000 2270000 0 ) ( 620000 * )
    NEW M1 ( 620000 2270000 ) ( * 2260000 )
    NEW M1 ( 620000 2260000 ) ( 670000 * 0 )
 ;
- net653
  ( SplitCLK_6_335 q1 ) ( SplitCLK_4_334 a )
  + ROUTED  M1 ( 520000 2260000 0 ) ( 600000 * )
    NEW M1 ( 600000 2260000 ) ( * 2280000 )
    NEW M1 ( 600000 2280000 ) ( 630000 * )
    NEW M1 ( 630000 2280000 ) ( * 2270000 0 )
 ;
- net654
  ( SplitCLK_4_334 q0 ) ( DFFT_40_P001 clk )
  + ROUTED  M1 ( 450000 2180000 0 ) ( 470000 * )
    NEW M1 ( 470000 2180000 ) ( * 2200000 )
    NEW M1 ( 470000 2200000 ) ( 520000 * )
    NEW M1 ( 520000 2200000 ) ( * 2210000 0 )
 ;
- net655
  ( SplitCLK_4_334 q1 ) ( NDROT_240_reg1_0ut0 clk )
  + ROUTED  M1 ( 680000 2180000 0 ) ( 600000 * )
    NEW M1 ( 600000 2180000 ) ( * 2200000 )
    NEW M1 ( 600000 2200000 ) ( 540000 * )
    NEW M1 ( 540000 2200000 ) ( * 2210000 0 )
 ;
- net656
  ( SplitCLK_4_333 q0 ) ( NDROT_242_reg1_0ut1 clk )
  + ROUTED  M1 ( 750000 2030000 0 ) ( 670000 * ) VIA12
    NEW M2 ( 670000 2030000 ) VIA23
    NEW M3 ( 670000 2030000 ) ( * 2210000 0 )
 ;
- net657
  ( SplitCLK_4_333 q1 ) ( AND2T_296_N006 clk )
  + ROUTED  M1 ( 770000 2180000 0 ) ( 690000 * )
    NEW M1 ( 690000 2180000 ) ( * 2210000 0 )
 ;
- net658
  ( SplitCLK_0_332 q0 ) ( SplitCLK_6_319 a )
  + ROUTED  M3 ( 1140000 2070000 0 ) ( * 2050000 )
    NEW M3 ( 1140000 2050000 ) ( 1150000 * )
    NEW M3 ( 1150000 2050000 ) ( * 1970000 ) VIA23
    NEW M2 ( 1150000 1970000 ) VIA12
    NEW M1 ( 1150000 1970000 ) ( 1230000 * )
    NEW M1 ( 1230000 1970000 ) ( * 1960000 0 )
 ;
- net659
  ( SplitCLK_0_332 q1 ) ( SplitCLK_4_331 a )
  + ROUTED  M3 ( 1210000 1960000 0 ) ( * 1640000 )
    NEW M3 ( 1210000 1640000 ) ( 1180000 * 0 )
 ;
- net660
  ( SplitCLK_4_331 q1 ) ( SplitCLK_4_325 a )
  + ROUTED  M1 ( 1200000 1590000 0 ) ( 1230000 * )
    NEW M1 ( 1230000 1590000 ) ( * 1600000 )
    NEW M1 ( 1230000 1600000 ) ( 1370000 * ) VIA12
    NEW M2 ( 1370000 1600000 ) VIA23
    NEW M3 ( 1370000 1600000 ) ( * 1630000 ) VIA23
    NEW M2 ( 1370000 1630000 ) VIA12
    NEW M1 ( 1370000 1630000 ) ( 1410000 * )
    NEW M1 ( 1410000 1630000 ) ( * 1640000 0 )
 ;
- net661
  ( SplitCLK_4_331 q0 ) ( SplitCLK_2_330 a )
  + ROUTED  M1 ( 1180000 1590000 0 ) ( 1090000 * ) VIA12
    NEW M2 ( 1090000 1590000 ) VIA23
    NEW M3 ( 1090000 1590000 ) ( * 1640000 )
    NEW M3 ( 1090000 1640000 ) ( 1080000 * 0 )
 ;
- net662
  ( SplitCLK_2_330 q1 ) ( SplitCLK_6_327 a )
  + ROUTED  M1 ( 1060000 1590000 0 ) ( 1070000 * )
    NEW M1 ( 1070000 1590000 ) ( * 1600000 )
    NEW M1 ( 1070000 1600000 ) ( 1160000 * ) VIA12
    NEW M2 ( 1160000 1600000 ) VIA23
    NEW M3 ( 1160000 1600000 ) ( * 1920000 ) VIA23
    NEW M2 ( 1160000 1920000 ) VIA12
    NEW M1 ( 1160000 1920000 ) ( 1090000 * )
    NEW M1 ( 1090000 1920000 ) ( * 1910000 0 )
 ;
- net663
  ( SplitCLK_2_330 q0 ) ( SplitCLK_4_329 a )
  + ROUTED  M3 ( 1080000 1590000 0 ) ( * 1500000 ) VIA23
    NEW M2 ( 1080000 1500000 ) VIA12
    NEW M1 ( 1080000 1500000 ) ( 1010000 * )
    NEW M1 ( 1010000 1500000 ) ( * 1490000 0 )
 ;
- net664
  ( SplitCLK_4_329 q0 ) ( SplitCLK_2_438 a )
  + ROUTED  M1 ( 1010000 1440000 0 ) ( 890000 * ) VIA12
    NEW M2 ( 890000 1440000 ) VIA23
    NEW M3 ( 890000 1440000 ) ( * 1490000 )
    NEW M3 ( 890000 1490000 ) ( 880000 * 0 )
 ;
- net665
  ( SplitCLK_4_329 q1 ) ( SplitCLK_4_328 a )
  + ROUTED  M1 ( 1030000 1440000 0 ) ( 1060000 * ) VIA12
    NEW M2 ( 1060000 1440000 ) VIA23
    NEW M3 ( 1060000 1440000 ) ( * 1490000 )
    NEW M3 ( 1060000 1490000 ) ( 1070000 * 0 )
 ;
- net666
  ( SplitCLK_4_328 q0 ) ( AND2T_259_P082 clk )
  + ROUTED  M1 ( 1060000 1570000 0 ) ( 1090000 * ) VIA12
    NEW M2 ( 1090000 1570000 ) VIA23
    NEW M3 ( 1090000 1570000 ) ( * 1450000 )
    NEW M3 ( 1090000 1450000 ) ( 1080000 * )
    NEW M3 ( 1080000 1450000 ) ( * 1440000 )
    NEW M3 ( 1080000 1440000 ) ( 1070000 * 0 )
 ;
- net667
  ( SplitCLK_4_328 q1 ) ( AND2T_309_N107 clk )
  + ROUTED  M1 ( 1120000 1410000 0 ) ( 1090000 * )
    NEW M1 ( 1090000 1410000 ) ( * 1440000 0 )
 ;
- net668
  ( SplitCLK_6_327 q1 ) ( SplitCLK_2_454 a )
  + ROUTED  M3 ( 1110000 1960000 0 ) ( * 1940000 ) VIA23
    NEW M2 ( 1110000 1940000 ) VIA12
    NEW M1 ( 1110000 1940000 ) ( 1040000 * )
    NEW M1 ( 1040000 1940000 ) ( * 1950000 0 )
 ;
- net669
  ( SplitCLK_6_327 q0 ) ( SplitCLK_4_326 a )
  + ROUTED  M1 ( 1150000 1950000 0 ) ( 1090000 * )
    NEW M1 ( 1090000 1950000 ) ( * 1960000 0 )
 ;
- net670
  ( SplitCLK_4_326 q1 ) ( DFFT_52_N032 clk )
  + ROUTED  M3 ( 1170000 1870000 0 ) ( * 1900000 0 )
 ;
- net671
  ( SplitCLK_4_326 q0 ) ( AND2T_127_N095 clk )
  + ROUTED  M1 ( 1110000 1710000 0 ) ( 1170000 * )
    NEW M1 ( 1170000 1710000 ) ( * 1700000 )
    NEW M1 ( 1170000 1700000 ) ( 1200000 * ) VIA12
    NEW M2 ( 1200000 1700000 ) VIA23
    NEW M3 ( 1200000 1700000 ) ( * 1760000 )
    NEW M3 ( 1200000 1760000 ) ( 1190000 * )
    NEW M3 ( 1190000 1760000 ) ( * 1910000 )
    NEW M3 ( 1190000 1910000 ) ( 1180000 * ) VIA23
    NEW M2 ( 1180000 1910000 ) VIA12
    NEW M1 ( 1180000 1910000 ) ( 1150000 * )
    NEW M1 ( 1150000 1910000 ) ( * 1900000 0 )
 ;
- net672
  ( SplitCLK_4_325 q1 ) ( SplitCLK_0_322 a )
  + ROUTED  M1 ( 1540000 1600000 0 ) ( 1430000 * )
    NEW M1 ( 1430000 1600000 ) ( * 1590000 0 )
 ;
- net673
  ( SplitCLK_4_325 q0 ) ( SplitCLK_2_324 a )
  + ROUTED  M1 ( 1410000 1590000 0 ) ( 1380000 * ) VIA12
    NEW M2 ( 1380000 1590000 ) VIA23
    NEW M3 ( 1380000 1590000 ) ( * 1640000 )
    NEW M3 ( 1380000 1640000 ) ( 1370000 * 0 )
 ;
- net674
  ( SplitCLK_2_324 q1 ) ( SplitCLK_2_437 a )
  + ROUTED  M1 ( 1350000 1590000 0 ) ( 1270000 * ) VIA12
    NEW M2 ( 1270000 1590000 ) VIA23
    NEW M3 ( 1270000 1590000 ) ( * 1630000 )
    NEW M3 ( 1270000 1630000 ) ( 1260000 * )
    NEW M3 ( 1260000 1630000 ) ( * 1640000 0 )
 ;
- net675
  ( SplitCLK_2_324 q0 ) ( SplitCLK_4_323 a )
  + ROUTED  M3 ( 1370000 1590000 0 ) ( * 1490000 )
    NEW M3 ( 1370000 1490000 ) ( 1350000 * 0 )
 ;
- net676
  ( SplitCLK_4_323 q0 ) ( DFFT_164_P028 clk )
  + ROUTED  M1 ( 1350000 1440000 0 ) ( 1280000 * )
    NEW M1 ( 1280000 1440000 ) ( * 1410000 0 )
 ;
- net677
  ( SplitCLK_4_323 q1 ) ( OR2T_331_N119 clk )
  + ROUTED  M1 ( 1370000 1440000 0 ) ( 1490000 * )
    NEW M1 ( 1490000 1440000 ) ( * 1410000 0 )
 ;
- net678
  ( SplitCLK_0_322 q1 ) ( SplitCLK_4_320 a )
  + ROUTED  M1 ( 1650000 1640000 0 ) ( 1520000 * )
    NEW M1 ( 1520000 1640000 ) ( * 1650000 0 )
 ;
- net679
  ( SplitCLK_0_322 q0 ) ( SplitCLK_0_321 a )
  + ROUTED  M3 ( 1540000 1650000 0 ) ( 1530000 * )
    NEW M3 ( 1530000 1650000 ) ( * 1750000 ) VIA23
    NEW M2 ( 1530000 1750000 ) VIA12
    NEW M1 ( 1530000 1750000 ) ( 1500000 * 0 )
 ;
- net680
  ( SplitCLK_0_321 q0 ) ( AND2T_126_N077 clk )
  + ROUTED  M1 ( 1380000 1710000 0 ) ( 1440000 * )
    NEW M1 ( 1440000 1710000 ) ( * 1720000 )
    NEW M1 ( 1440000 1720000 ) ( 1470000 * ) VIA12
    NEW M2 ( 1470000 1720000 ) VIA23
    NEW M3 ( 1470000 1720000 ) ( * 1790000 )
    NEW M3 ( 1470000 1790000 ) ( 1490000 * )
    NEW M3 ( 1490000 1790000 ) ( * 1800000 )
    NEW M3 ( 1490000 1800000 ) ( 1500000 * 0 )
 ;
- net681
  ( SplitCLK_0_321 q1 ) ( AND2T_305_N060 clk )
  + ROUTED  M3 ( 1510000 1570000 0 ) ( * 1810000 ) VIA23
    NEW M2 ( 1510000 1810000 ) VIA12
    NEW M1 ( 1510000 1810000 ) ( 1480000 * )
    NEW M1 ( 1480000 1810000 ) ( * 1800000 0 )
 ;
- net682
  ( SplitCLK_4_320 q0 ) ( AND2T_89_N048 clk )
  + ROUTED  M1 ( 1650000 1710000 0 ) ( 1680000 * ) VIA12
    NEW M2 ( 1680000 1710000 ) VIA23
    NEW M3 ( 1680000 1710000 ) ( * 1600000 )
    NEW M3 ( 1680000 1600000 ) ( 1660000 * )
    NEW M3 ( 1660000 1600000 ) ( * 1590000 )
    NEW M3 ( 1660000 1590000 ) ( 1650000 * 0 )
 ;
- net683
  ( SplitCLK_4_320 q1 ) ( OR2T_328_N058 clk )
  + ROUTED  M1 ( 1740000 1570000 0 ) ( 1680000 * )
    NEW M1 ( 1680000 1570000 ) ( * 1580000 )
    NEW M1 ( 1680000 1580000 ) ( 1670000 * )
    NEW M1 ( 1670000 1580000 ) ( * 1590000 0 )
 ;
- net684
  ( SplitCLK_6_319 q0 ) ( SplitCLK_0_313 a )
  + ROUTED  M1 ( 1410000 2070000 0 ) ( 1160000 * )
    NEW M1 ( 1160000 2070000 ) ( * 2090000 )
    NEW M1 ( 1160000 2090000 ) ( 1150000 * )
    NEW M1 ( 1150000 2090000 ) ( * 2110000 )
    NEW M1 ( 1150000 2110000 ) ( 1140000 * )
    NEW M1 ( 1140000 2110000 ) ( * 2120000 0 )
 ;
- net685
  ( SplitCLK_6_319 q1 ) ( SplitCLK_6_318 a )
  + ROUTED  M3 ( 1160000 2120000 0 ) ( * 2080000 )
    NEW M3 ( 1160000 2080000 ) ( 1150000 * ) VIA23
    NEW M2 ( 1150000 2080000 ) VIA12
    NEW M1 ( 1150000 2080000 ) ( 1020000 * )
    NEW M1 ( 1020000 2080000 ) ( * 2070000 0 )
 ;
- net686
  ( SplitCLK_6_318 q0 ) ( SplitCLK_6_315 a )
  + ROUTED  M3 ( 1020000 2380000 0 ) ( * 2120000 0 )
 ;
- net687
  ( SplitCLK_6_318 q1 ) ( SplitCLK_2_317 a )
  + ROUTED  M1 ( 1040000 2120000 0 ) ( 1030000 * )
    NEW M1 ( 1030000 2120000 ) ( * 2110000 )
    NEW M1 ( 1030000 2110000 ) ( 980000 * 0 )
 ;
- net688
  ( SplitCLK_2_317 q0 ) ( SplitCLK_2_449 a )
  + ROUTED  M1 ( 870000 2110000 0 ) ( 890000 * ) VIA12
    NEW M2 ( 890000 2110000 ) VIA23
    NEW M3 ( 890000 2110000 ) ( * 2070000 ) VIA23
    NEW M2 ( 890000 2070000 ) VIA12
    NEW M1 ( 890000 2070000 ) ( 980000 * )
    NEW M1 ( 980000 2070000 ) ( * 2060000 0 )
 ;
- net689
  ( SplitCLK_2_317 q1 ) ( SplitCLK_4_316 a )
  + ROUTED  M3 ( 960000 2060000 0 ) ( * 2070000 )
    NEW M3 ( 960000 2070000 ) ( 940000 * )
    NEW M3 ( 940000 2070000 ) ( * 2100000 ) VIA23
    NEW M2 ( 940000 2100000 ) VIA12
    NEW M1 ( 940000 2100000 ) ( 900000 * )
    NEW M1 ( 900000 2100000 ) ( * 2110000 0 )
 ;
- net690
  ( SplitCLK_4_316 q1 ) ( DFFT_44_P004 clk )
  + ROUTED  M3 ( 920000 2060000 0 ) ( * 2180000 )
    NEW M3 ( 920000 2180000 ) ( 930000 * 0 )
 ;
- net691
  ( SplitCLK_4_316 q0 ) ( DFFT_79_P011 clk )
  + ROUTED  M3 ( 870000 1870000 0 ) ( * 2050000 )
    NEW M3 ( 870000 2050000 ) ( 880000 * )
    NEW M3 ( 880000 2050000 ) ( * 2060000 )
    NEW M3 ( 880000 2060000 ) ( 900000 * 0 )
 ;
- net692
  ( SplitCLK_6_315 q1 ) ( SplitCLK_2_435 a )
  + ROUTED  M1 ( 910000 2420000 0 ) ( 1010000 * )
    NEW M1 ( 1010000 2420000 ) ( * 2440000 )
    NEW M1 ( 1010000 2440000 ) ( 1040000 * )
    NEW M1 ( 1040000 2440000 ) ( * 2430000 0 )
 ;
- net693
  ( SplitCLK_6_315 q0 ) ( SplitCLK_4_314 a )
  + ROUTED  M1 ( 1020000 2430000 0 ) ( 1030000 * )
    NEW M1 ( 1030000 2430000 ) ( * 2420000 )
    NEW M1 ( 1030000 2420000 ) ( 1070000 * 0 )
 ;
- net694
  ( SplitCLK_4_314 q1 ) ( DFFT_45_N040 clk )
  + ROUTED  M3 ( 1090000 2370000 0 ) ( * 2180000 )
    NEW M3 ( 1090000 2180000 ) ( 1070000 * 0 )
 ;
- net695
  ( SplitCLK_4_314 q0 ) ( DFFT_46_P005 clk )
  + ROUTED  M1 ( 1070000 2370000 0 ) ( 1080000 * )
    NEW M1 ( 1080000 2370000 ) ( * 2360000 )
    NEW M1 ( 1080000 2360000 ) ( 1090000 * )
    NEW M1 ( 1090000 2360000 ) ( * 2350000 )
    NEW M1 ( 1090000 2350000 ) ( 1150000 * )
    NEW M1 ( 1150000 2350000 ) ( * 2340000 0 )
 ;
- net696
  ( SplitCLK_0_313 q0 ) ( SplitCLK_6_310 a )
  + ROUTED  M3 ( 1410000 2120000 0 ) ( * 2220000 )
    NEW M3 ( 1410000 2220000 ) ( 1390000 * 0 )
 ;
- net697
  ( SplitCLK_0_313 q1 ) ( SplitCLK_0_312 a )
  + ROUTED  M1 ( 1470000 1910000 0 ) ( 1420000 * ) VIA12
    NEW M2 ( 1420000 1910000 ) VIA23
    NEW M3 ( 1420000 1910000 ) ( * 2110000 )
    NEW M3 ( 1420000 2110000 ) ( 1400000 * )
    NEW M3 ( 1400000 2110000 ) ( * 2120000 )
    NEW M3 ( 1400000 2120000 ) ( 1390000 * 0 )
 ;
- net698
  ( SplitCLK_0_312 q0 ) ( SplitCLK_2_436 a )
  + ROUTED  M3 ( 1470000 1960000 0 ) ( * 2100000 ) VIA23
    NEW M2 ( 1470000 2100000 ) VIA12
    NEW M1 ( 1470000 2100000 ) ( 1360000 * )
    NEW M1 ( 1360000 2100000 ) ( * 2110000 0 )
 ;
- net699
  ( SplitCLK_0_312 q1 ) ( SplitCLK_4_311 a )
  + ROUTED  M1 ( 1500000 1950000 0 ) ( 1450000 * )
    NEW M1 ( 1450000 1950000 ) ( * 1960000 0 )
 ;
- net700
  ( SplitCLK_4_311 q0 ) ( NOTT_60_N046 clk )
  + ROUTED  M1 ( 1500000 1900000 0 ) ( 1420000 * )
    NEW M1 ( 1420000 1900000 ) ( * 1870000 0 )
 ;
- net701
  ( SplitCLK_4_311 q1 ) ( DFFT_82_P013 clk )
  + ROUTED  M1 ( 1580000 1870000 0 ) ( 1520000 * )
    NEW M1 ( 1520000 1870000 ) ( * 1900000 0 )
 ;
- net702
  ( SplitCLK_6_310 q0 ) ( SplitCLK_4_308 a )
  + ROUTED  M1 ( 1450000 2260000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 2260000 ) ( * 2270000 0 )
 ;
- net703
  ( SplitCLK_6_310 q1 ) ( SplitCLK_4_309 a )
  + ROUTED  M3 ( 1410000 2270000 0 ) ( * 2250000 ) VIA23
    NEW M2 ( 1410000 2250000 ) VIA12
    NEW M1 ( 1410000 2250000 ) ( 1300000 * )
    NEW M1 ( 1300000 2250000 ) ( * 2260000 0 )
 ;
- net704
  ( SplitCLK_4_309 q1 ) ( DFFT_43_P003 clk )
  + ROUTED  M1 ( 1320000 2210000 0 ) ( 1390000 * )
    NEW M1 ( 1390000 2210000 ) ( * 2180000 0 )
 ;
- net705
  ( SplitCLK_4_309 q0 ) ( NDROT_254_reg2_0ut0 clk )
  + ROUTED  M3 ( 1300000 2180000 0 ) ( * 2210000 0 )
 ;
- net706
  ( SplitCLK_4_308 q0 ) ( AND2T_269_P087 clk )
  + ROUTED  M1 ( 1400000 2340000 0 ) ( 1460000 * )
    NEW M1 ( 1460000 2340000 ) ( * 2350000 )
    NEW M1 ( 1460000 2350000 ) ( 1480000 * ) VIA12
    NEW M2 ( 1480000 2350000 ) VIA23
    NEW M3 ( 1480000 2350000 ) ( * 2220000 )
    NEW M3 ( 1480000 2220000 ) ( 1460000 * )
    NEW M3 ( 1460000 2220000 ) ( * 2210000 )
    NEW M3 ( 1460000 2210000 ) ( 1450000 * 0 )
 ;
- net707
  ( SplitCLK_4_308 q1 ) ( AND2T_297_N008 clk )
  + ROUTED  M1 ( 1530000 2180000 0 ) ( 1470000 * )
    NEW M1 ( 1470000 2180000 ) ( * 2210000 0 )
 ;
- net708
  ( SplitCLK_0_307 q0 ) ( SplitCLK_6_256 a )
  + ROUTED  M3 ( 2400000 1350000 0 ) ( * 1360000 )
    NEW M3 ( 2400000 1360000 ) ( 2380000 * )
    NEW M3 ( 2380000 1360000 ) ( * 1430000 )
    NEW M3 ( 2380000 1430000 ) ( 2370000 * )
    NEW M3 ( 2370000 1430000 ) ( * 1900000 ) VIA23
    NEW M2 ( 2370000 1900000 ) VIA12
    NEW M1 ( 2370000 1900000 ) ( 2430000 * )
    NEW M1 ( 2430000 1900000 ) ( * 1910000 0 )
 ;
- net709
  ( SplitCLK_0_307 q1 ) ( SplitCLK_4_306 a )
  + ROUTED  M3 ( 2380000 1350000 0 ) ( * 1330000 )
    NEW M3 ( 2380000 1330000 ) ( 2400000 * )
    NEW M3 ( 2400000 1330000 ) ( * 1310000 )
    NEW M3 ( 2400000 1310000 ) ( 2410000 * )
    NEW M3 ( 2410000 1310000 ) ( * 1050000 )
    NEW M3 ( 2410000 1050000 ) ( 2390000 * 0 )
 ;
- net710
  ( SplitCLK_4_306 q1 ) ( SplitCLK_0_281 a )
  + ROUTED  M1 ( 2830000 1010000 0 ) ( 2410000 * )
    NEW M1 ( 2410000 1010000 ) ( * 1000000 0 )
 ;
- net711
  ( SplitCLK_4_306 q0 ) ( SplitCLK_4_305 a )
  + ROUTED  M1 ( 2390000 1000000 0 ) ( 2350000 * )
    NEW M1 ( 2350000 1000000 ) ( * 1010000 )
    NEW M1 ( 2350000 1010000 ) ( 2330000 * ) VIA12
    NEW M2 ( 2330000 1010000 ) VIA23
    NEW M3 ( 2330000 1010000 ) ( * 920000 )
    NEW M3 ( 2330000 920000 ) ( 2350000 * )
    NEW M3 ( 2350000 920000 ) ( * 880000 ) VIA23
    NEW M2 ( 2350000 880000 ) VIA12
    NEW M1 ( 2350000 880000 ) ( 2030000 * )
    NEW M1 ( 2030000 880000 ) ( * 890000 0 )
 ;
- net712
  ( SplitCLK_4_305 q1 ) ( SplitCLK_6_293 a )
  + ROUTED  M3 ( 2050000 1160000 0 ) ( * 840000 0 )
 ;
- net713
  ( SplitCLK_4_305 q0 ) ( SplitCLK_4_304 a )
  + ROUTED  M1 ( 2030000 840000 0 ) ( 1900000 * ) VIA12
    NEW M2 ( 1900000 840000 ) VIA23
    NEW M3 ( 1900000 840000 ) ( * 720000 ) VIA23
    NEW M2 ( 1900000 720000 ) VIA12
    NEW M1 ( 1900000 720000 ) ( 2020000 * )
    NEW M1 ( 2020000 720000 ) ( * 710000 0 )
 ;
- net714
  ( SplitCLK_4_304 q1 ) ( SplitCLK_0_298 a )
  + ROUTED  M1 ( 2040000 660000 0 ) ( 2050000 * )
    NEW M1 ( 2050000 660000 ) ( * 650000 )
    NEW M1 ( 2050000 650000 ) ( 2290000 * )
    NEW M1 ( 2290000 650000 ) ( * 670000 0 )
 ;
- net715
  ( SplitCLK_4_304 q0 ) ( SplitCLK_2_303 a )
  + ROUTED  M1 ( 2020000 660000 0 ) ( 1940000 * ) VIA12
    NEW M2 ( 1940000 660000 ) VIA23
    NEW M3 ( 1940000 660000 ) ( * 690000 ) VIA23
    NEW M2 ( 1940000 690000 ) VIA12
    NEW M1 ( 1940000 690000 ) ( 1880000 * ) VIA12
    NEW M2 ( 1880000 690000 ) VIA23
    NEW M3 ( 1880000 690000 ) ( * 710000 ) VIA23
    NEW M2 ( 1880000 710000 ) VIA12
    NEW M1 ( 1880000 710000 ) ( 1850000 * 0 )
 ;
- net716
  ( SplitCLK_2_303 q1 ) ( SplitCLK_6_300 a )
  + ROUTED  M1 ( 1830000 660000 0 ) ( 1770000 * )
    NEW M1 ( 1770000 660000 ) ( * 670000 0 )
 ;
- net717
  ( SplitCLK_2_303 q0 ) ( SplitCLK_4_302 a )
  + ROUTED  M3 ( 1850000 660000 0 ) ( * 530000 ) VIA23
    NEW M2 ( 1850000 530000 ) VIA12
    NEW M1 ( 1850000 530000 ) ( 1770000 * )
    NEW M1 ( 1770000 530000 ) ( * 520000 0 )
 ;
- net718
  ( SplitCLK_4_302 q0 ) ( SplitCLK_4_410 a )
  + ROUTED  M3 ( 1780000 320000 0 ) ( * 330000 )
    NEW M3 ( 1780000 330000 ) ( 1790000 * )
    NEW M3 ( 1790000 330000 ) ( * 460000 )
    NEW M3 ( 1790000 460000 ) ( 1780000 * )
    NEW M3 ( 1780000 460000 ) ( * 470000 )
    NEW M3 ( 1780000 470000 ) ( 1770000 * 0 )
 ;
- net719
  ( SplitCLK_4_302 q1 ) ( SplitCLK_4_301 a )
  + ROUTED  M1 ( 1790000 470000 0 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 470000 ) VIA23
    NEW M3 ( 1840000 470000 ) ( * 520000 )
    NEW M3 ( 1840000 520000 ) ( 1850000 * 0 )
 ;
- net720
  ( SplitCLK_4_301 q1 ) ( DFFT_204_P042 clk )
  + ROUTED  M1 ( 1920000 420000 0 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 420000 ) VIA23
    NEW M3 ( 1840000 420000 ) ( * 460000 ) VIA23
    NEW M2 ( 1840000 460000 ) VIA12
    NEW M1 ( 1840000 460000 ) ( 1870000 * )
    NEW M1 ( 1870000 460000 ) ( * 470000 0 )
 ;
- net721
  ( SplitCLK_4_301 q0 ) ( DFFT_205_write_to_Reg2_bit6 clk )
  + ROUTED  M3 ( 1850000 470000 0 ) ( * 430000 ) VIA23
    NEW M2 ( 1850000 430000 ) VIA12
    NEW M1 ( 1850000 430000 ) ( 1780000 * )
    NEW M1 ( 1780000 430000 ) ( * 420000 0 )
 ;
- net722
  ( SplitCLK_6_300 q1 ) ( SplitCLK_2_457 a )
  + ROUTED  M3 ( 1790000 720000 0 ) ( * 890000 ) VIA23
    NEW M2 ( 1790000 890000 ) VIA12
    NEW M1 ( 1790000 890000 ) ( 1700000 * 0 )
 ;
- net723
  ( SplitCLK_6_300 q0 ) ( SplitCLK_4_299 a )
  + ROUTED  M1 ( 1770000 720000 0 ) ( 1780000 * )
    NEW M1 ( 1780000 720000 ) ( * 710000 )
    NEW M1 ( 1780000 710000 ) ( 1840000 * )
    NEW M1 ( 1840000 710000 ) ( * 700000 )
    NEW M1 ( 1840000 700000 ) ( 1900000 * )
    NEW M1 ( 1900000 700000 ) ( * 710000 0 )
 ;
- net724
  ( SplitCLK_4_299 q0 ) ( AND2T_316_N191 clk )
  + ROUTED  M1 ( 1760000 620000 0 ) ( 1820000 * )
    NEW M1 ( 1820000 620000 ) ( * 610000 )
    NEW M1 ( 1820000 610000 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 610000 ) VIA23
    NEW M3 ( 1840000 610000 ) ( * 650000 ) VIA23
    NEW M2 ( 1840000 650000 ) VIA12
    NEW M1 ( 1840000 650000 ) ( 1900000 * )
    NEW M1 ( 1900000 650000 ) ( * 660000 0 )
 ;
- net725
  ( SplitCLK_4_299 q1 ) ( OR2T_336_N209 clk )
  + ROUTED  M1 ( 1920000 660000 0 ) ( 1930000 * )
    NEW M1 ( 1930000 660000 ) ( * 670000 )
    NEW M1 ( 1930000 670000 ) ( 2100000 * ) VIA12
    NEW M2 ( 2100000 670000 ) VIA23
    NEW M3 ( 2100000 670000 ) ( * 620000 0 )
 ;
- net726
  ( SplitCLK_0_298 q0 ) ( SplitCLK_0_295 a )
  + ROUTED  M3 ( 2330000 850000 0 ) ( * 840000 )
    NEW M3 ( 2330000 840000 ) ( 2320000 * )
    NEW M3 ( 2320000 840000 ) ( * 720000 ) VIA23
    NEW M2 ( 2320000 720000 ) VIA12
    NEW M1 ( 2320000 720000 ) ( 2290000 * 0 )
 ;
- net727
  ( SplitCLK_0_298 q1 ) ( SplitCLK_2_297 a )
  + ROUTED  M3 ( 2270000 720000 0 ) ( * 710000 )
    NEW M3 ( 2270000 710000 ) ( 2290000 * )
    NEW M3 ( 2290000 710000 ) ( * 680000 )
    NEW M3 ( 2290000 680000 ) ( 2300000 * )
    NEW M3 ( 2300000 680000 ) ( * 510000 ) VIA23
    NEW M2 ( 2300000 510000 ) VIA12
    NEW M1 ( 2300000 510000 ) ( 2280000 * )
    NEW M1 ( 2280000 510000 ) ( * 520000 0 )
 ;
- net728
  ( SplitCLK_2_297 q0 ) ( SplitCLK_2_421 a )
  + ROUTED  M3 ( 2200000 520000 0 ) ( * 500000 )
    NEW M3 ( 2200000 500000 ) ( 2210000 * )
    NEW M3 ( 2210000 500000 ) ( * 460000 ) VIA23
    NEW M2 ( 2210000 460000 ) VIA12
    NEW M1 ( 2210000 460000 ) ( 2280000 * )
    NEW M1 ( 2280000 460000 ) ( * 470000 0 )
 ;
- net729
  ( SplitCLK_2_297 q1 ) ( SplitCLK_4_296 a )
  + ROUTED  M1 ( 2320000 520000 0 ) ( 2290000 * ) VIA12
    NEW M2 ( 2290000 520000 ) VIA23
    NEW M3 ( 2290000 520000 ) ( * 480000 )
    NEW M3 ( 2290000 480000 ) ( 2270000 * )
    NEW M3 ( 2270000 480000 ) ( * 470000 )
    NEW M3 ( 2270000 470000 ) ( 2260000 * 0 )
 ;
- net730
  ( SplitCLK_4_296 q0 ) ( OR2T_57_N076 clk )
  + ROUTED  M3 ( 2330000 210000 0 ) ( * 220000 )
    NEW M3 ( 2330000 220000 ) ( 2340000 * )
    NEW M3 ( 2340000 220000 ) ( * 420000 )
    NEW M3 ( 2340000 420000 ) ( 2350000 * )
    NEW M3 ( 2350000 420000 ) ( * 460000 ) VIA23
    NEW M2 ( 2350000 460000 ) VIA12
    NEW M1 ( 2350000 460000 ) ( 2320000 * )
    NEW M1 ( 2320000 460000 ) ( * 470000 0 )
 ;
- net731
  ( SplitCLK_4_296 q1 ) ( AND2T_131_N183 clk )
  + ROUTED  M3 ( 2340000 470000 0 ) ( * 430000 )
    NEW M3 ( 2340000 430000 ) ( 2330000 * )
    NEW M3 ( 2330000 430000 ) ( * 420000 0 )
 ;
- net732
  ( SplitCLK_0_295 q1 ) ( SplitCLK_4_452 a )
  + ROUTED  M1 ( 2200000 710000 0 ) ( 2340000 * ) VIA12
    NEW M2 ( 2340000 710000 ) VIA23
    NEW M3 ( 2340000 710000 ) ( * 910000 )
    NEW M3 ( 2340000 910000 ) ( 2320000 * )
    NEW M3 ( 2320000 910000 ) ( * 900000 )
    NEW M3 ( 2320000 900000 ) ( 2310000 * 0 )
 ;
- net733
  ( SplitCLK_0_295 q0 ) ( SplitCLK_4_294 a )
  + ROUTED  M1 ( 2370000 890000 0 ) ( 2330000 * )
    NEW M1 ( 2330000 890000 ) ( * 900000 0 )
 ;
- net734
  ( SplitCLK_4_294 q1 ) ( AND2T_319_N205 clk )
  + ROUTED  M1 ( 2390000 840000 0 ) ( 2490000 * ) VIA12
    NEW M2 ( 2490000 840000 ) VIA23
    NEW M3 ( 2490000 840000 ) ( * 800000 )
    NEW M3 ( 2490000 800000 ) ( 2480000 * 0 )
 ;
- net735
  ( SplitCLK_4_294 q0 ) ( OR2T_342_bit_out4 clk )
  + ROUTED  M1 ( 2370000 840000 0 ) ( 2290000 * ) VIA12
    NEW M2 ( 2290000 840000 ) VIA23
    NEW M3 ( 2290000 840000 ) ( * 800000 )
    NEW M3 ( 2290000 800000 ) ( 2280000 * 0 )
 ;
- net736
  ( SplitCLK_6_293 q0 ) ( SplitCLK_0_287 a )
  + ROUTED  M1 ( 2260000 1160000 0 ) ( 2080000 * )
    NEW M1 ( 2080000 1160000 ) ( * 1200000 )
    NEW M1 ( 2080000 1200000 ) ( 2050000 * )
    NEW M1 ( 2050000 1200000 ) ( * 1210000 0 )
 ;
- net737
  ( SplitCLK_6_293 q1 ) ( SplitCLK_2_292 a )
  + ROUTED  M3 ( 2070000 1210000 0 ) ( * 1190000 ) VIA23
    NEW M2 ( 2070000 1190000 ) VIA12
    NEW M1 ( 2070000 1190000 ) ( 2010000 * )
    NEW M1 ( 2010000 1190000 ) ( * 1200000 0 )
 ;
- net738
  ( SplitCLK_2_292 q1 ) ( SplitCLK_6_289 a )
  + ROUTED  M3 ( 1880000 1300000 0 ) ( * 1290000 )
    NEW M3 ( 1880000 1290000 ) ( 1900000 * )
    NEW M3 ( 1900000 1290000 ) ( * 1160000 ) VIA23
    NEW M2 ( 1900000 1160000 ) VIA12
    NEW M1 ( 1900000 1160000 ) ( 1990000 * )
    NEW M1 ( 1990000 1160000 ) ( * 1150000 0 )
 ;
- net739
  ( SplitCLK_2_292 q0 ) ( SplitCLK_0_291 a )
  + ROUTED  M1 ( 2010000 1150000 0 ) ( 2030000 * ) VIA12
    NEW M2 ( 2030000 1150000 ) VIA23
    NEW M3 ( 2030000 1150000 ) ( * 1010000 )
    NEW M3 ( 2030000 1010000 ) ( 2040000 * 0 )
 ;
- net740
  ( SplitCLK_0_291 q0 ) ( SplitCLK_2_443 a )
  + ROUTED  M1 ( 1920000 1200000 0 ) ( 2000000 * )
    NEW M1 ( 2000000 1200000 ) ( * 1210000 )
    NEW M1 ( 2000000 1210000 ) ( 2020000 * ) VIA12
    NEW M2 ( 2020000 1210000 ) VIA23
    NEW M3 ( 2020000 1210000 ) ( * 1070000 ) VIA23
    NEW M2 ( 2020000 1070000 ) VIA12
    NEW M1 ( 2020000 1070000 ) ( 2030000 * )
    NEW M1 ( 2030000 1070000 ) ( * 1060000 )
    NEW M1 ( 2030000 1060000 ) ( 2040000 * 0 )
 ;
- net741
  ( SplitCLK_0_291 q1 ) ( SplitCLK_4_290 a )
  + ROUTED  M1 ( 2080000 1050000 0 ) ( 2020000 * )
    NEW M1 ( 2020000 1050000 ) ( * 1060000 0 )
 ;
- net742
  ( SplitCLK_4_290 q0 ) ( AND2T_314_N172 clk )
  + ROUTED  M1 ( 2080000 1000000 0 ) ( 2000000 * )
    NEW M1 ( 2000000 1000000 ) ( * 970000 )
    NEW M1 ( 2000000 970000 ) ( 1920000 * )
    NEW M1 ( 1920000 970000 ) ( * 980000 0 )
 ;
- net743
  ( SplitCLK_4_290 q1 ) ( OR2T_332_N158 clk )
  + ROUTED  M1 ( 2100000 1000000 0 ) ( 2090000 * )
    NEW M1 ( 2090000 1000000 ) ( * 990000 )
    NEW M1 ( 2090000 990000 ) ( 2040000 * ) VIA12
    NEW M2 ( 2040000 990000 ) VIA23
    NEW M3 ( 2040000 990000 ) ( * 810000 ) VIA23
    NEW M2 ( 2040000 810000 ) VIA12
    NEW M1 ( 2040000 810000 ) ( 2120000 * )
    NEW M1 ( 2120000 810000 ) ( * 800000 0 )
 ;
- net744
  ( SplitCLK_6_289 q1 ) ( SplitCLK_2_425 a )
  + ROUTED  M3 ( 1900000 1350000 0 ) ( * 1330000 ) VIA23
    NEW M2 ( 1900000 1330000 ) VIA12
    NEW M1 ( 1900000 1330000 ) ( 1770000 * )
    NEW M1 ( 1770000 1330000 ) ( * 1340000 0 )
 ;
- net745
  ( SplitCLK_6_289 q0 ) ( SplitCLK_4_288 a )
  + ROUTED  M1 ( 1950000 1340000 0 ) ( 1880000 * )
    NEW M1 ( 1880000 1340000 ) ( * 1350000 0 )
 ;
- net746
  ( SplitCLK_4_288 q0 ) ( DFFT_166_P029 clk )
  + ROUTED  M1 ( 1950000 1290000 0 ) ( 1880000 * )
    NEW M1 ( 1880000 1290000 ) ( * 1270000 0 )
 ;
- net747
  ( SplitCLK_4_288 q1 ) ( AND2T_310_N123 clk )
  + ROUTED  M1 ( 2020000 1270000 0 ) ( 1970000 * )
    NEW M1 ( 1970000 1270000 ) ( * 1290000 0 )
 ;
- net748
  ( SplitCLK_0_287 q0 ) ( SplitCLK_4_284 a )
  + ROUTED  M1 ( 2300000 1200000 0 ) ( 2260000 * )
    NEW M1 ( 2260000 1200000 ) ( * 1210000 0 )
 ;
- net749
  ( SplitCLK_0_287 q1 ) ( SplitCLK_4_286 a )
  + ROUTED  M3 ( 2240000 1210000 0 ) ( * 1200000 )
    NEW M3 ( 2240000 1200000 ) ( 2260000 * )
    NEW M3 ( 2260000 1200000 ) ( * 1170000 )
    NEW M3 ( 2260000 1170000 ) ( 2270000 * )
    NEW M3 ( 2270000 1170000 ) ( * 1080000 )
    NEW M3 ( 2270000 1080000 ) ( 2260000 * )
    NEW M3 ( 2260000 1080000 ) ( * 1050000 )
    NEW M3 ( 2260000 1050000 ) ( 2240000 * 0 )
 ;
- net750
  ( SplitCLK_4_286 q0 ) ( SplitCLK_2_456 a )
  + ROUTED  M1 ( 2240000 1000000 0 ) ( 2170000 * ) VIA12
    NEW M2 ( 2170000 1000000 ) VIA23
    NEW M3 ( 2170000 1000000 ) ( * 1050000 )
    NEW M3 ( 2170000 1050000 ) ( 2160000 * 0 )
 ;
- net751
  ( SplitCLK_4_286 q1 ) ( SplitCLK_4_285 a )
  + ROUTED  M1 ( 2260000 1000000 0 ) ( * 1010000 )
    NEW M1 ( 2260000 1010000 ) ( 2320000 * ) VIA12
    NEW M2 ( 2320000 1010000 ) VIA23
    NEW M3 ( 2320000 1010000 ) ( * 1050000 0 )
 ;
- net752
  ( SplitCLK_4_285 q1 ) ( NDROT_292_reg4_0ut5 clk )
  + ROUTED  M1 ( 2340000 1000000 0 ) ( * 990000 )
    NEW M1 ( 2340000 990000 ) ( 2490000 * )
    NEW M1 ( 2490000 990000 ) ( * 980000 0 )
 ;
- net753
  ( SplitCLK_4_285 q0 ) ( AND2T_315_N180 clk )
  + ROUTED  M1 ( 2320000 1000000 0 ) ( 2270000 * )
    NEW M1 ( 2270000 1000000 ) ( * 990000 )
    NEW M1 ( 2270000 990000 ) ( 2240000 * )
    NEW M1 ( 2240000 990000 ) ( * 980000 0 )
 ;
- net754
  ( SplitCLK_4_284 q1 ) ( SplitCLK_4_282 a )
  + ROUTED  M1 ( 2320000 1150000 0 ) ( 2350000 * ) VIA12
    NEW M2 ( 2350000 1150000 ) VIA23
    NEW M3 ( 2350000 1150000 ) ( * 1200000 )
    NEW M3 ( 2350000 1200000 ) ( 2360000 * 0 )
 ;
- net755
  ( SplitCLK_4_284 q0 ) ( SplitCLK_4_283 a )
  + ROUTED  M1 ( 2180000 1200000 0 ) ( 2250000 * )
    NEW M1 ( 2250000 1200000 ) ( * 1190000 )
    NEW M1 ( 2250000 1190000 ) ( 2330000 * ) VIA12
    NEW M2 ( 2330000 1190000 ) VIA23
    NEW M3 ( 2330000 1190000 ) ( * 1140000 )
    NEW M3 ( 2330000 1140000 ) ( 2310000 * )
    NEW M3 ( 2310000 1140000 ) ( * 1150000 )
    NEW M3 ( 2310000 1150000 ) ( 2300000 * 0 )
 ;
- net756
  ( SplitCLK_4_283 q1 ) ( DFFT_168_N149 clk )
  + ROUTED  M1 ( 2180000 1270000 0 ) ( 2100000 * )
    NEW M1 ( 2100000 1270000 ) ( * 1280000 )
    NEW M1 ( 2100000 1280000 ) ( 2080000 * ) VIA12
    NEW M2 ( 2080000 1280000 ) VIA23
    NEW M3 ( 2080000 1280000 ) ( * 1140000 ) VIA23
    NEW M2 ( 2080000 1140000 ) VIA12
    NEW M1 ( 2080000 1140000 ) ( 2200000 * )
    NEW M1 ( 2200000 1140000 ) ( * 1150000 0 )
 ;
- net757
  ( SplitCLK_4_283 q0 ) ( NDROT_290_reg4_0ut4 clk )
  + ROUTED  M3 ( 2180000 1150000 0 ) ( * 1140000 )
    NEW M3 ( 2180000 1140000 ) ( 2170000 * )
    NEW M3 ( 2170000 1140000 ) ( * 1120000 )
    NEW M3 ( 2170000 1120000 ) ( 2160000 * 0 )
 ;
- net758
  ( SplitCLK_4_282 q1 ) ( DFFT_167_P030 clk )
  + ROUTED  M1 ( 2380000 1150000 0 ) ( 2470000 * ) VIA12
    NEW M2 ( 2470000 1150000 ) VIA23
    NEW M3 ( 2470000 1150000 ) ( * 1260000 ) VIA23
    NEW M2 ( 2470000 1260000 ) VIA12
    NEW M1 ( 2470000 1260000 ) ( 2320000 * )
    NEW M1 ( 2320000 1260000 ) ( * 1270000 0 )
 ;
- net759
  ( SplitCLK_4_282 q0 ) ( AND2T_291_P098 clk )
  + ROUTED  M3 ( 2360000 1120000 0 ) ( * 1150000 0 )
 ;
- net760
  ( SplitCLK_0_281 q0 ) ( SplitCLK_6_268 a )
  + ROUTED  M1 ( 2830000 1060000 0 ) ( 2970000 * )
    NEW M1 ( 2970000 1060000 ) ( * 1070000 )
    NEW M1 ( 2970000 1070000 ) ( 3000000 * ) VIA12
    NEW M2 ( 3000000 1070000 ) VIA23
    NEW M3 ( 3000000 1070000 ) ( * 1170000 ) VIA23
    NEW M2 ( 3000000 1170000 ) VIA12
    NEW M1 ( 3000000 1170000 ) ( 2950000 * )
    NEW M1 ( 2950000 1170000 ) ( * 1160000 0 )
 ;
- net761
  ( SplitCLK_0_281 q1 ) ( SplitCLK_4_280 a )
  + ROUTED  M3 ( 2770000 710000 0 ) ( * 990000 )
    NEW M3 ( 2770000 990000 ) ( 2780000 * )
    NEW M3 ( 2780000 990000 ) ( * 1050000 ) VIA23
    NEW M2 ( 2780000 1050000 ) VIA12
    NEW M1 ( 2780000 1050000 ) ( 2810000 * )
    NEW M1 ( 2810000 1050000 ) ( * 1060000 0 )
 ;
- net762
  ( SplitCLK_4_280 q1 ) ( SplitCLK_0_274 a )
  + ROUTED  M1 ( 3030000 670000 0 ) ( 2790000 * )
    NEW M1 ( 2790000 670000 ) ( * 660000 0 )
 ;
- net763
  ( SplitCLK_4_280 q0 ) ( SplitCLK_4_279 a )
  + ROUTED  M1 ( 2770000 660000 0 ) ( 2660000 * ) VIA12
    NEW M2 ( 2660000 660000 ) VIA23
    NEW M3 ( 2660000 660000 ) ( * 500000 ) VIA23
    NEW M2 ( 2660000 500000 ) VIA12
    NEW M1 ( 2660000 500000 ) ( 2700000 * )
    NEW M1 ( 2700000 500000 ) ( * 520000 )
    NEW M1 ( 2700000 520000 ) ( 2710000 * 0 )
 ;
- net764
  ( SplitCLK_4_279 q0 ) ( SplitCLK_2_276 a )
  + ROUTED  M3 ( 2710000 470000 0 ) ( * 510000 )
    NEW M3 ( 2710000 510000 ) ( 2720000 * )
    NEW M3 ( 2720000 510000 ) ( * 530000 ) VIA23
    NEW M2 ( 2720000 530000 ) VIA12
    NEW M1 ( 2720000 530000 ) ( 2670000 * )
    NEW M1 ( 2670000 530000 ) ( * 520000 0 )
 ;
- net765
  ( SplitCLK_4_279 q1 ) ( SplitCLK_4_278 a )
  + ROUTED  M3 ( 2690000 320000 0 ) ( * 460000 ) VIA23
    NEW M2 ( 2690000 460000 ) VIA12
    NEW M1 ( 2690000 460000 ) ( 2730000 * )
    NEW M1 ( 2730000 460000 ) ( * 470000 0 )
 ;
- net766
  ( SplitCLK_4_278 q0 ) ( SplitCLK_2_415 a )
  + ROUTED  M1 ( 2690000 270000 0 ) ( 2620000 * )
    NEW M1 ( 2620000 270000 ) ( * 280000 )
    NEW M1 ( 2620000 280000 ) ( 2610000 * )
    NEW M1 ( 2610000 280000 ) ( * 300000 )
    NEW M1 ( 2610000 300000 ) ( 2560000 * )
    NEW M1 ( 2560000 300000 ) ( * 320000 0 )
 ;
- net767
  ( SplitCLK_4_278 q1 ) ( SplitCLK_4_277 a )
  + ROUTED  M1 ( 2710000 270000 0 ) ( 2760000 * ) VIA12
    NEW M2 ( 2760000 270000 ) VIA23
    NEW M3 ( 2760000 270000 ) ( * 320000 )
    NEW M3 ( 2760000 320000 ) ( 2770000 * 0 )
 ;
- net768
  ( SplitCLK_4_277 q1 ) ( NOTT_62_N125 clk )
  + ROUTED  M1 ( 2790000 270000 0 ) ( 2840000 * ) VIA12
    NEW M2 ( 2840000 270000 ) VIA23
    NEW M3 ( 2840000 270000 ) ( * 210000 )
    NEW M3 ( 2840000 210000 ) ( 2850000 * 0 )
 ;
- net769
  ( SplitCLK_4_277 q0 ) ( AND2T_93_N128 clk )
  + ROUTED  M3 ( 2770000 270000 0 ) ( * 200000 ) VIA23
    NEW M2 ( 2770000 200000 ) VIA12
    NEW M1 ( 2770000 200000 ) ( 2690000 * )
    NEW M1 ( 2690000 200000 ) ( * 210000 0 )
 ;
- net770
  ( SplitCLK_2_276 q0 ) ( SplitCLK_2_422 a )
  + ROUTED  M3 ( 2670000 470000 0 ) ( * 510000 ) VIA23
    NEW M2 ( 2670000 510000 ) VIA12
    NEW M1 ( 2670000 510000 ) ( 2520000 * )
    NEW M1 ( 2520000 510000 ) ( * 520000 0 )
 ;
- net771
  ( SplitCLK_2_276 q1 ) ( SplitCLK_0_275 a )
  + ROUTED  M3 ( 2650000 470000 0 ) ( * 490000 )
    NEW M3 ( 2650000 490000 ) ( 2640000 * )
    NEW M3 ( 2640000 490000 ) ( * 570000 )
    NEW M3 ( 2640000 570000 ) ( 2630000 * )
    NEW M3 ( 2630000 570000 ) ( * 670000 ) VIA23
    NEW M2 ( 2630000 670000 ) VIA12
    NEW M1 ( 2630000 670000 ) ( 2670000 * 0 )
 ;
- net772
  ( SplitCLK_0_275 q0 ) ( NDROT_262_reg2_0ut4 clk )
  + ROUTED  M1 ( 2670000 720000 0 ) ( 2720000 * ) VIA12
    NEW M2 ( 2720000 720000 ) VIA23
    NEW M3 ( 2720000 720000 ) ( * 610000 ) VIA23
    NEW M2 ( 2720000 610000 ) VIA12
    NEW M1 ( 2720000 610000 ) ( 2820000 * )
    NEW M1 ( 2820000 610000 ) ( * 620000 0 )
 ;
- net773
  ( SplitCLK_0_275 q1 ) ( AND2T_313_N161 clk )
  + ROUTED  M3 ( 2650000 720000 0 ) ( * 610000 ) VIA23
    NEW M2 ( 2650000 610000 ) VIA12
    NEW M1 ( 2650000 610000 ) ( 2570000 * )
    NEW M1 ( 2570000 610000 ) ( * 620000 0 )
 ;
- net774
  ( SplitCLK_0_274 q0 ) ( SplitCLK_6_271 a )
  + ROUTED  M1 ( 3030000 720000 0 ) ( 3140000 * ) VIA12
    NEW M2 ( 3140000 720000 ) VIA23
    NEW M3 ( 3140000 720000 ) ( * 850000 0 )
 ;
- net775
  ( SplitCLK_0_274 q1 ) ( SplitCLK_2_273 a )
  + ROUTED  M3 ( 3010000 720000 0 ) ( * 700000 )
    NEW M3 ( 3010000 700000 ) ( 3030000 * )
    NEW M3 ( 3030000 700000 ) ( * 680000 )
    NEW M3 ( 3030000 680000 ) ( 3040000 * )
    NEW M3 ( 3040000 680000 ) ( * 530000 )
    NEW M3 ( 3040000 530000 ) ( 3030000 * )
    NEW M3 ( 3030000 530000 ) ( * 520000 0 )
 ;
- net776
  ( SplitCLK_2_273 q0 ) ( SplitCLK_2_420 a )
  + ROUTED  M1 ( 2900000 520000 0 ) ( 3000000 * )
    NEW M1 ( 3000000 520000 ) ( * 490000 )
    NEW M1 ( 3000000 490000 ) ( 3030000 * )
    NEW M1 ( 3030000 490000 ) ( * 470000 0 )
 ;
- net777
  ( SplitCLK_2_273 q1 ) ( SplitCLK_4_272 a )
  + ROUTED  M1 ( 3070000 520000 0 ) ( 3040000 * ) VIA12
    NEW M2 ( 3040000 520000 ) VIA23
    NEW M3 ( 3040000 520000 ) ( * 460000 )
    NEW M3 ( 3040000 460000 ) ( 3020000 * )
    NEW M3 ( 3020000 460000 ) ( * 470000 )
    NEW M3 ( 3020000 470000 ) ( 3010000 * 0 )
 ;
- net778
  ( SplitCLK_4_272 q0 ) ( DFFT_54_N117 clk )
  + ROUTED  M1 ( 3010000 210000 0 ) ( 3100000 * ) VIA12
    NEW M2 ( 3100000 210000 ) VIA23
    NEW M3 ( 3100000 210000 ) ( * 480000 )
    NEW M3 ( 3100000 480000 ) ( 3080000 * )
    NEW M3 ( 3080000 480000 ) ( * 470000 )
    NEW M3 ( 3080000 470000 ) ( 3070000 * 0 )
 ;
- net779
  ( SplitCLK_4_272 q1 ) ( DFFT_185_N185 clk )
  + ROUTED  M3 ( 3140000 420000 0 ) ( * 430000 )
    NEW M3 ( 3140000 430000 ) ( 3130000 * )
    NEW M3 ( 3130000 430000 ) ( * 460000 ) VIA23
    NEW M2 ( 3130000 460000 ) VIA12
    NEW M1 ( 3130000 460000 ) ( 3090000 * )
    NEW M1 ( 3090000 460000 ) ( * 470000 0 )
 ;
- net780
  ( SplitCLK_6_271 q0 ) ( SplitCLK_4_269 a )
  + ROUTED  M1 ( 3310000 890000 0 ) ( 3140000 * )
    NEW M1 ( 3140000 890000 ) ( * 900000 0 )
 ;
- net781
  ( SplitCLK_6_271 q1 ) ( SplitCLK_4_270 a )
  + ROUTED  M1 ( 3070000 710000 0 ) ( 3130000 * ) VIA12
    NEW M2 ( 3130000 710000 ) VIA23
    NEW M3 ( 3130000 710000 ) ( * 910000 )
    NEW M3 ( 3130000 910000 ) ( 3150000 * )
    NEW M3 ( 3150000 910000 ) ( * 900000 )
    NEW M3 ( 3150000 900000 ) ( 3160000 * 0 )
 ;
- net782
  ( SplitCLK_4_270 q0 ) ( AND2T_263_P084 clk )
  + ROUTED  M1 ( 3070000 660000 0 ) ( 2910000 * ) VIA12
    NEW M2 ( 2910000 660000 ) VIA23
    NEW M3 ( 2910000 660000 ) ( * 620000 0 )
 ;
- net783
  ( SplitCLK_4_270 q1 ) ( AND2T_295_P100 clk )
  + ROUTED  M1 ( 3090000 800000 0 ) ( 3060000 * ) VIA12
    NEW M2 ( 3060000 800000 ) VIA23
    NEW M3 ( 3060000 800000 ) ( * 650000 )
    NEW M3 ( 3060000 650000 ) ( 3080000 * )
    NEW M3 ( 3080000 650000 ) ( * 660000 )
    NEW M3 ( 3080000 660000 ) ( 3090000 * 0 )
 ;
- net784
  ( SplitCLK_4_269 q0 ) ( DFFT_184_P036 clk )
  + ROUTED  M1 ( 3310000 840000 0 ) ( 3170000 * ) VIA12
    NEW M2 ( 3170000 840000 ) VIA23
    NEW M3 ( 3170000 840000 ) ( * 610000 ) VIA23
    NEW M2 ( 3170000 610000 ) VIA12
    NEW M1 ( 3170000 610000 ) ( 3290000 * )
    NEW M1 ( 3290000 610000 ) ( * 620000 0 )
 ;
- net785
  ( SplitCLK_4_269 q1 ) ( DFFT_211_write_to_Reg4_bit6 clk )
  + ROUTED  M3 ( 3360000 800000 0 ) ( * 810000 )
    NEW M3 ( 3360000 810000 ) ( 3340000 * )
    NEW M3 ( 3340000 810000 ) ( * 840000 )
    NEW M3 ( 3340000 840000 ) ( 3330000 * 0 )
 ;
- net786
  ( SplitCLK_6_268 q0 ) ( SplitCLK_0_262 a )
  + ROUTED  M1 ( 3030000 1160000 0 ) ( 2980000 * ) VIA12
    NEW M2 ( 2980000 1160000 ) VIA23
    NEW M3 ( 2980000 1160000 ) ( * 1220000 )
    NEW M3 ( 2980000 1220000 ) ( 2960000 * )
    NEW M3 ( 2960000 1220000 ) ( * 1210000 )
    NEW M3 ( 2960000 1210000 ) ( 2950000 * 0 )
 ;
- net787
  ( SplitCLK_6_268 q1 ) ( SplitCLK_2_267 a )
  + ROUTED  M1 ( 2970000 1210000 0 ) ( 2960000 * )
    NEW M1 ( 2960000 1210000 ) ( * 1200000 )
    NEW M1 ( 2960000 1200000 ) ( 2900000 * )
    NEW M1 ( 2900000 1200000 ) ( * 1190000 )
    NEW M1 ( 2900000 1190000 ) ( 2790000 * )
    NEW M1 ( 2790000 1190000 ) ( * 1200000 0 )
 ;
- net788
  ( SplitCLK_2_267 q0 ) ( SplitCLK_6_264 a )
  + ROUTED  M3 ( 2790000 1150000 0 ) ( * 1170000 ) VIA23
    NEW M2 ( 2790000 1170000 ) VIA12
    NEW M1 ( 2790000 1170000 ) ( 2710000 * )
    NEW M1 ( 2710000 1170000 ) ( * 1160000 0 )
 ;
- net789
  ( SplitCLK_2_267 q1 ) ( SplitCLK_4_266 a )
  + ROUTED  M1 ( 2830000 1200000 0 ) ( 2800000 * ) VIA12
    NEW M2 ( 2800000 1200000 ) VIA23
    NEW M3 ( 2800000 1200000 ) ( * 1140000 ) VIA23
    NEW M2 ( 2800000 1140000 ) VIA12
    NEW M1 ( 2800000 1140000 ) ( 2770000 * )
    NEW M1 ( 2770000 1140000 ) ( * 1150000 0 )
 ;
- net790
  ( SplitCLK_4_266 q0 ) ( SplitCLK_2_428 a )
  + ROUTED  M1 ( 2550000 1200000 0 ) ( 2760000 * ) VIA12
    NEW M2 ( 2760000 1200000 ) VIA23
    NEW M3 ( 2760000 1200000 ) ( * 1160000 ) VIA23
    NEW M2 ( 2760000 1160000 ) VIA12
    NEW M1 ( 2760000 1160000 ) ( 2830000 * )
    NEW M1 ( 2830000 1160000 ) ( * 1150000 0 )
 ;
- net791
  ( SplitCLK_4_266 q1 ) ( SplitCLK_4_265 a )
  + ROUTED  M3 ( 2850000 1150000 0 ) ( * 1040000 ) VIA23
    NEW M2 ( 2850000 1040000 ) VIA12
    NEW M1 ( 2850000 1040000 ) ( 2750000 * )
    NEW M1 ( 2750000 1040000 ) ( * 1050000 0 )
 ;
- net792
  ( SplitCLK_4_265 q0 ) ( AND2T_293_P099 clk )
  + ROUTED  M1 ( 2750000 1000000 0 ) ( 2690000 * )
    NEW M1 ( 2690000 1000000 ) ( * 980000 0 )
 ;
- net793
  ( SplitCLK_4_265 q1 ) ( AND2T_323_N215 clk )
  + ROUTED  M1 ( 2770000 1000000 0 ) ( 2830000 * ) VIA12
    NEW M2 ( 2830000 1000000 ) VIA23
    NEW M3 ( 2830000 1000000 ) ( * 790000 ) VIA23
    NEW M2 ( 2830000 790000 ) VIA12
    NEW M1 ( 2830000 790000 ) ( 2750000 * )
    NEW M1 ( 2750000 790000 ) ( * 800000 0 )
 ;
- net794
  ( SplitCLK_6_264 q1 ) ( SplitCLK_2_414 a )
  + ROUTED  M3 ( 2730000 1210000 0 ) ( * 1220000 )
    NEW M3 ( 2730000 1220000 ) ( 2720000 * )
    NEW M3 ( 2720000 1220000 ) ( * 1340000 ) VIA23
    NEW M2 ( 2720000 1340000 ) VIA12
    NEW M1 ( 2720000 1340000 ) ( 2600000 * 0 )
 ;
- net795
  ( SplitCLK_6_264 q0 ) ( SplitCLK_4_263 a )
  + ROUTED  M1 ( 2710000 1210000 0 ) ( 2720000 * )
    NEW M1 ( 2720000 1210000 ) ( * 1220000 )
    NEW M1 ( 2720000 1220000 ) ( 2890000 * )
    NEW M1 ( 2890000 1220000 ) ( * 1200000 0 )
 ;
- net796
  ( SplitCLK_4_263 q0 ) ( AND2T_90_N086 clk )
  + ROUTED  M1 ( 2730000 1270000 0 ) ( 2790000 * )
    NEW M1 ( 2790000 1270000 ) ( * 1260000 )
    NEW M1 ( 2790000 1260000 ) ( 2820000 * ) VIA12
    NEW M2 ( 2820000 1260000 ) VIA23
    NEW M3 ( 2820000 1260000 ) ( * 1140000 ) VIA23
    NEW M2 ( 2820000 1140000 ) VIA12
    NEW M1 ( 2820000 1140000 ) ( 2890000 * )
    NEW M1 ( 2890000 1140000 ) ( * 1150000 0 )
 ;
- net797
  ( SplitCLK_4_263 q1 ) ( DFFT_191_N187 clk )
  + ROUTED  M3 ( 2910000 1150000 0 ) ( * 1120000 )
    NEW M3 ( 2910000 1120000 ) ( 2880000 * 0 )
 ;
- net798
  ( SplitCLK_0_262 q0 ) ( SplitCLK_6_259 a )
  + ROUTED  M1 ( 3150000 1300000 0 ) ( 3010000 * ) VIA12
    NEW M2 ( 3010000 1300000 ) VIA23
    NEW M3 ( 3010000 1300000 ) ( * 1220000 )
    NEW M3 ( 3010000 1220000 ) ( 3020000 * )
    NEW M3 ( 3020000 1220000 ) ( * 1210000 )
    NEW M3 ( 3020000 1210000 ) ( 3030000 * 0 )
 ;
- net799
  ( SplitCLK_0_262 q1 ) ( SplitCLK_4_261 a )
  + ROUTED  M3 ( 2980000 1050000 0 ) ( * 1150000 )
    NEW M3 ( 2980000 1150000 ) ( 2990000 * )
    NEW M3 ( 2990000 1150000 ) ( * 1200000 )
    NEW M3 ( 2990000 1200000 ) ( 3000000 * )
    NEW M3 ( 3000000 1200000 ) ( * 1210000 )
    NEW M3 ( 3000000 1210000 ) ( 3010000 * 0 )
 ;
- net800
  ( SplitCLK_4_261 q0 ) ( SplitCLK_4_448 a )
  + ROUTED  M1 ( 2980000 1000000 0 ) ( 2920000 * ) VIA12
    NEW M2 ( 2920000 1000000 ) VIA23
    NEW M3 ( 2920000 1000000 ) ( * 890000 0 )
 ;
- net801
  ( SplitCLK_4_261 q1 ) ( SplitCLK_4_260 a )
  + ROUTED  M3 ( 3090000 1050000 0 ) ( * 1010000 ) VIA23
    NEW M2 ( 3090000 1010000 ) VIA12
    NEW M1 ( 3090000 1010000 ) ( 3000000 * )
    NEW M1 ( 3000000 1010000 ) ( * 1000000 0 )
 ;
- net802
  ( SplitCLK_4_260 q0 ) ( DFFT_209_reg4_data6 clk )
  + ROUTED  M1 ( 2960000 980000 0 ) ( 3090000 * )
    NEW M1 ( 3090000 980000 ) ( * 1000000 0 )
 ;
- net803
  ( SplitCLK_4_260 q1 ) ( DFFT_210_P044 clk )
  + ROUTED  M1 ( 3210000 980000 0 ) ( 3110000 * )
    NEW M1 ( 3110000 980000 ) ( * 1000000 0 )
 ;
- net804
  ( SplitCLK_6_259 q0 ) ( SplitCLK_4_257 a )
  + ROUTED  M1 ( 3260000 1340000 0 ) ( 3150000 * )
    NEW M1 ( 3150000 1340000 ) ( * 1350000 0 )
 ;
- net805
  ( SplitCLK_6_259 q1 ) ( SplitCLK_4_258 a )
  + ROUTED  M1 ( 3070000 1200000 0 ) ( 3140000 * ) VIA12
    NEW M2 ( 3140000 1200000 ) VIA23
    NEW M3 ( 3140000 1200000 ) ( * 1360000 )
    NEW M3 ( 3140000 1360000 ) ( 3160000 * )
    NEW M3 ( 3160000 1360000 ) ( * 1350000 )
    NEW M3 ( 3160000 1350000 ) ( 3170000 * 0 )
 ;
- net806
  ( SplitCLK_4_258 q1 ) ( DFFT_53_N089 clk )
  + ROUTED  M1 ( 3090000 1150000 0 ) ( 3200000 * ) VIA12
    NEW M2 ( 3200000 1150000 ) VIA23
    NEW M3 ( 3200000 1150000 ) ( * 1260000 ) VIA23
    NEW M2 ( 3200000 1260000 ) VIA12
    NEW M1 ( 3200000 1260000 ) ( 3050000 * )
    NEW M1 ( 3050000 1260000 ) ( * 1270000 0 )
 ;
- net807
  ( SplitCLK_4_258 q0 ) ( DFFT_190_P040 clk )
  + ROUTED  M1 ( 3070000 1150000 0 ) ( 3020000 * )
    NEW M1 ( 3020000 1150000 ) ( * 1120000 0 )
 ;
- net808
  ( SplitCLK_4_257 q0 ) ( DFFT_169_P031 clk )
  + ROUTED  M1 ( 3260000 1290000 0 ) ( 3190000 * )
    NEW M1 ( 3190000 1290000 ) ( * 1270000 0 )
 ;
- net809
  ( SplitCLK_4_257 q1 ) ( DFFT_171_N150 clk )
  + ROUTED  M1 ( 3330000 1270000 0 ) ( 3280000 * )
    NEW M1 ( 3280000 1270000 ) ( * 1290000 0 )
 ;
- net810
  ( SplitCLK_6_256 q0 ) ( SplitCLK_0_230 a )
  + ROUTED  M1 ( 2830000 1910000 0 ) ( 2460000 * ) VIA12
    NEW M2 ( 2460000 1910000 ) VIA23
    NEW M3 ( 2460000 1910000 ) ( * 1970000 ) VIA23
    NEW M2 ( 2460000 1970000 ) VIA12
    NEW M1 ( 2460000 1970000 ) ( 2430000 * )
    NEW M1 ( 2430000 1970000 ) ( * 1960000 0 )
 ;
- net811
  ( SplitCLK_6_256 q1 ) ( SplitCLK_2_255 a )
  + ROUTED  M1 ( 2030000 1950000 0 ) ( 2450000 * )
    NEW M1 ( 2450000 1950000 ) ( * 1960000 0 )
 ;
- net812
  ( SplitCLK_2_255 q1 ) ( SplitCLK_6_242 a )
  + ROUTED  M3 ( 1980000 2070000 0 ) ( * 1900000 )
    NEW M3 ( 1980000 1900000 ) ( 2010000 * 0 )
 ;
- net813
  ( SplitCLK_2_255 q0 ) ( SplitCLK_4_254 a )
  + ROUTED  M1 ( 2030000 1900000 0 ) ( 2020000 * )
    NEW M1 ( 2020000 1900000 ) ( * 1890000 )
    NEW M1 ( 2020000 1890000 ) ( 1930000 * ) VIA12
    NEW M2 ( 1930000 1890000 ) VIA23
    NEW M3 ( 1930000 1890000 ) ( * 1650000 ) VIA23
    NEW M2 ( 1930000 1650000 ) VIA12
    NEW M1 ( 1930000 1650000 ) ( 2040000 * )
    NEW M1 ( 2040000 1650000 ) ( * 1640000 0 )
 ;
- net814
  ( SplitCLK_4_254 q1 ) ( SplitCLK_0_248 a )
  + ROUTED  M1 ( 2320000 1600000 0 ) ( 2060000 * )
    NEW M1 ( 2060000 1600000 ) ( * 1590000 0 )
 ;
- net815
  ( SplitCLK_4_254 q0 ) ( SplitCLK_2_253 a )
  + ROUTED  M1 ( 1820000 1640000 0 ) ( 1850000 * )
    NEW M1 ( 1850000 1640000 ) ( * 1630000 )
    NEW M1 ( 1850000 1630000 ) ( 2070000 * ) VIA12
    NEW M2 ( 2070000 1630000 ) VIA23
    NEW M3 ( 2070000 1630000 ) ( * 1580000 )
    NEW M3 ( 2070000 1580000 ) ( 2050000 * )
    NEW M3 ( 2050000 1580000 ) ( * 1590000 )
    NEW M3 ( 2050000 1590000 ) ( 2040000 * 0 )
 ;
- net816
  ( SplitCLK_2_253 q1 ) ( SplitCLK_6_250 a )
  + ROUTED  M3 ( 1800000 1590000 0 ) ( * 1600000 )
    NEW M3 ( 1800000 1600000 ) ( 1820000 * )
    NEW M3 ( 1820000 1600000 ) ( * 1630000 )
    NEW M3 ( 1820000 1630000 ) ( 1830000 * )
    NEW M3 ( 1830000 1630000 ) ( * 1650000 )
    NEW M3 ( 1830000 1650000 ) ( 1820000 * )
    NEW M3 ( 1820000 1650000 ) ( * 1750000 )
    NEW M3 ( 1820000 1750000 ) ( 1830000 * 0 )
 ;
- net817
  ( SplitCLK_2_253 q0 ) ( SplitCLK_4_252 a )
  + ROUTED  M1 ( 1820000 1590000 0 ) ( 1850000 * ) VIA12
    NEW M2 ( 1850000 1590000 ) VIA23
    NEW M3 ( 1850000 1590000 ) ( * 1500000 ) VIA23
    NEW M2 ( 1850000 1500000 ) VIA12
    NEW M1 ( 1850000 1500000 ) ( 1790000 * )
    NEW M1 ( 1790000 1500000 ) ( * 1490000 0 )
 ;
- net818
  ( SplitCLK_4_252 q0 ) ( SplitCLK_2_442 a )
  + ROUTED  M1 ( 1790000 1440000 0 ) ( 1730000 * ) VIA12
    NEW M2 ( 1730000 1440000 ) VIA23
    NEW M3 ( 1730000 1440000 ) ( * 1490000 )
    NEW M3 ( 1730000 1490000 ) ( 1720000 * 0 )
 ;
- net819
  ( SplitCLK_4_252 q1 ) ( SplitCLK_4_251 a )
  + ROUTED  M1 ( 1810000 1440000 0 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 1440000 ) VIA23
    NEW M3 ( 1840000 1440000 ) ( * 1490000 )
    NEW M3 ( 1840000 1490000 ) ( 1850000 * 0 )
 ;
- net820
  ( SplitCLK_4_251 q0 ) ( DFFT_118_P021 clk )
  + ROUTED  M1 ( 1830000 1570000 0 ) ( 1950000 * )
    NEW M1 ( 1950000 1570000 ) ( * 1560000 )
    NEW M1 ( 1950000 1560000 ) ( 2340000 * ) VIA12
    NEW M2 ( 2340000 1560000 ) VIA23
    NEW M3 ( 2340000 1560000 ) ( * 1450000 ) VIA23
    NEW M2 ( 2340000 1450000 ) VIA12
    NEW M1 ( 2340000 1450000 ) ( 1850000 * )
    NEW M1 ( 1850000 1450000 ) ( * 1440000 0 )
 ;
- net821
  ( SplitCLK_4_251 q1 ) ( NDROT_274_reg3_0ut3 clk )
  + ROUTED  M1 ( 1870000 1440000 0 ) ( 1940000 * )
    NEW M1 ( 1940000 1440000 ) ( * 1410000 0 )
 ;
- net822
  ( SplitCLK_6_250 q1 ) ( SplitCLK_2_441 a )
  + ROUTED  M1 ( 1860000 1950000 0 ) ( 1820000 * ) VIA12
    NEW M2 ( 1820000 1950000 ) VIA23
    NEW M3 ( 1820000 1950000 ) ( * 1790000 )
    NEW M3 ( 1820000 1790000 ) ( 1840000 * )
    NEW M3 ( 1840000 1790000 ) ( * 1800000 )
    NEW M3 ( 1840000 1800000 ) ( 1850000 * 0 )
 ;
- net823
  ( SplitCLK_6_250 q0 ) ( SplitCLK_4_249 a )
  + ROUTED  M1 ( 1940000 1640000 0 ) ( 1860000 * ) VIA12
    NEW M2 ( 1860000 1640000 ) VIA23
    NEW M3 ( 1860000 1640000 ) ( * 1810000 ) VIA23
    NEW M2 ( 1860000 1810000 ) VIA12
    NEW M1 ( 1860000 1810000 ) ( 1830000 * )
    NEW M1 ( 1830000 1810000 ) ( * 1800000 0 )
 ;
- net824
  ( SplitCLK_4_249 q0 ) ( AND2T_88_N024 clk )
  + ROUTED  M1 ( 1920000 1710000 0 ) ( 1960000 * ) VIA12
    NEW M2 ( 1960000 1710000 ) VIA23
    NEW M3 ( 1960000 1710000 ) ( * 1600000 )
    NEW M3 ( 1960000 1600000 ) ( 1950000 * )
    NEW M3 ( 1950000 1600000 ) ( * 1590000 )
    NEW M3 ( 1950000 1590000 ) ( 1940000 * 0 )
 ;
- net825
  ( SplitCLK_4_249 q1 ) ( DFFT_119_P022 clk )
  + ROUTED  M3 ( 1970000 1570000 0 ) ( * 1580000 )
    NEW M3 ( 1970000 1580000 ) ( 1960000 * )
    NEW M3 ( 1960000 1580000 ) ( * 1590000 0 )
 ;
- net826
  ( SplitCLK_0_248 q0 ) ( SplitCLK_6_245 a )
  + ROUTED  M3 ( 2320000 1650000 0 ) ( * 1750000 )
    NEW M3 ( 2320000 1750000 ) ( 2300000 * 0 )
 ;
- net827
  ( SplitCLK_0_248 q1 ) ( SplitCLK_4_247 a )
  + ROUTED  M1 ( 2300000 1650000 0 ) ( 2270000 * ) VIA12
    NEW M2 ( 2270000 1650000 ) VIA23
    NEW M3 ( 2270000 1650000 ) ( * 1480000 ) VIA23
    NEW M2 ( 2270000 1480000 ) VIA12
    NEW M1 ( 2270000 1480000 ) ( 2320000 * )
    NEW M1 ( 2320000 1480000 ) ( * 1490000 0 )
 ;
- net828
  ( SplitCLK_4_247 q0 ) ( SplitCLK_2_419 a )
  + ROUTED  M3 ( 2320000 1440000 0 ) ( * 1480000 )
    NEW M3 ( 2320000 1480000 ) ( 2330000 * )
    NEW M3 ( 2330000 1480000 ) ( * 1500000 ) VIA23
    NEW M2 ( 2330000 1500000 ) VIA12
    NEW M1 ( 2330000 1500000 ) ( 2280000 * )
    NEW M1 ( 2280000 1500000 ) ( * 1490000 0 )
 ;
- net829
  ( SplitCLK_4_247 q1 ) ( SplitCLK_4_246 a )
  + ROUTED  M3 ( 2380000 1490000 0 ) ( * 1450000 )
    NEW M3 ( 2380000 1450000 ) ( 2390000 * )
    NEW M3 ( 2390000 1450000 ) ( * 1430000 ) VIA23
    NEW M2 ( 2390000 1430000 ) VIA12
    NEW M1 ( 2390000 1430000 ) ( 2340000 * )
    NEW M1 ( 2340000 1430000 ) ( * 1440000 0 )
 ;
- net830
  ( SplitCLK_4_246 q1 ) ( AND2T_311_N127 clk )
  + ROUTED  M3 ( 2400000 1440000 0 ) ( * 1410000 )
    NEW M3 ( 2400000 1410000 ) ( 2390000 * 0 )
 ;
- net831
  ( SplitCLK_4_246 q0 ) ( OR2T_340_bit_out2 clk )
  + ROUTED  M3 ( 2400000 1570000 0 ) ( * 1540000 )
    NEW M3 ( 2400000 1540000 ) ( 2410000 * )
    NEW M3 ( 2410000 1540000 ) ( * 1450000 ) VIA23
    NEW M2 ( 2410000 1450000 ) VIA12
    NEW M1 ( 2410000 1450000 ) ( 2380000 * )
    NEW M1 ( 2380000 1450000 ) ( * 1440000 0 )
 ;
- net832
  ( SplitCLK_6_245 q0 ) ( SplitCLK_0_243 a )
  + ROUTED  M1 ( 2390000 1910000 0 ) ( 2330000 * ) VIA12
    NEW M2 ( 2330000 1910000 ) VIA23
    NEW M3 ( 2330000 1910000 ) ( * 1790000 ) VIA23
    NEW M2 ( 2330000 1790000 ) VIA12
    NEW M1 ( 2330000 1790000 ) ( 2300000 * )
    NEW M1 ( 2300000 1790000 ) ( * 1800000 0 )
 ;
- net833
  ( SplitCLK_6_245 q1 ) ( SplitCLK_4_244 a )
  + ROUTED  M3 ( 2320000 1800000 0 ) ( * 1780000 ) VIA23
    NEW M2 ( 2320000 1780000 ) VIA12
    NEW M1 ( 2320000 1780000 ) ( 2210000 * )
    NEW M1 ( 2210000 1780000 ) ( * 1790000 0 )
 ;
- net834
  ( SplitCLK_4_244 q0 ) ( AND2T_125_N056 clk )
  + ROUTED  M1 ( 2210000 1740000 0 ) ( 2190000 * )
    NEW M1 ( 2190000 1740000 ) ( * 1710000 0 )
 ;
- net835
  ( SplitCLK_4_244 q1 ) ( NDROT_272_reg3_0ut2 clk )
  + ROUTED  M3 ( 2230000 1740000 0 ) ( * 1750000 )
    NEW M3 ( 2230000 1750000 ) ( 2210000 * )
    NEW M3 ( 2210000 1750000 ) ( * 1780000 )
    NEW M3 ( 2210000 1780000 ) ( 2200000 * )
    NEW M3 ( 2200000 1780000 ) ( * 1880000 ) VIA23
    NEW M2 ( 2200000 1880000 ) VIA12
    NEW M1 ( 2200000 1880000 ) ( 2300000 * )
    NEW M1 ( 2300000 1880000 ) ( * 1870000 0 )
 ;
- net836
  ( SplitCLK_0_243 q0 ) ( DFFT_84_N083 clk )
  + ROUTED  M1 ( 2390000 1960000 0 ) ( 2420000 * ) VIA12
    NEW M2 ( 2420000 1960000 ) VIA23
    NEW M3 ( 2420000 1960000 ) ( * 1880000 ) VIA23
    NEW M2 ( 2420000 1880000 ) VIA12
    NEW M1 ( 2420000 1880000 ) ( 2390000 * )
    NEW M1 ( 2390000 1880000 ) ( * 1870000 0 )
 ;
- net837
  ( SplitCLK_0_243 q1 ) ( AND2T_124_N034 clk )
  + ROUTED  M3 ( 2370000 1960000 0 ) ( * 1950000 )
    NEW M3 ( 2370000 1950000 ) ( 2390000 * )
    NEW M3 ( 2390000 1950000 ) ( * 1920000 )
    NEW M3 ( 2390000 1920000 ) ( 2400000 * )
    NEW M3 ( 2400000 1920000 ) ( * 1720000 ) VIA23
    NEW M2 ( 2400000 1720000 ) VIA12
    NEW M1 ( 2400000 1720000 ) ( 2350000 * )
    NEW M1 ( 2350000 1720000 ) ( * 1710000 0 )
 ;
- net838
  ( SplitCLK_6_242 q0 ) ( SplitCLK_0_236 a )
  + ROUTED  M1 ( 2150000 2070000 0 ) ( 2000000 * ) VIA12
    NEW M2 ( 2000000 2070000 ) VIA23
    NEW M3 ( 2000000 2070000 ) ( * 2110000 )
    NEW M3 ( 2000000 2110000 ) ( 1990000 * )
    NEW M3 ( 1990000 2110000 ) ( * 2120000 )
    NEW M3 ( 1990000 2120000 ) ( 1980000 * 0 )
 ;
- net839
  ( SplitCLK_6_242 q1 ) ( SplitCLK_2_241 a )
  + ROUTED  M1 ( 1850000 2260000 0 ) ( 1880000 * )
    NEW M1 ( 1880000 2260000 ) ( * 2270000 )
    NEW M1 ( 1880000 2270000 ) ( 1900000 * ) VIA12
    NEW M2 ( 1900000 2270000 ) VIA23
    NEW M3 ( 1900000 2270000 ) ( * 2130000 ) VIA23
    NEW M2 ( 1900000 2130000 ) VIA12
    NEW M1 ( 1900000 2130000 ) ( 2000000 * )
    NEW M1 ( 2000000 2130000 ) ( * 2120000 0 )
 ;
- net840
  ( SplitCLK_2_241 q1 ) ( SplitCLK_6_238 a )
  + ROUTED  M1 ( 1830000 2210000 0 ) ( 1770000 * )
    NEW M1 ( 1770000 2210000 ) ( * 2220000 0 )
 ;
- net841
  ( SplitCLK_2_241 q0 ) ( SplitCLK_0_240 a )
  + ROUTED  M1 ( 1810000 2070000 0 ) ( 1840000 * ) VIA12
    NEW M2 ( 1840000 2070000 ) VIA23
    NEW M3 ( 1840000 2070000 ) ( * 2210000 )
    NEW M3 ( 1840000 2210000 ) ( 1850000 * 0 )
 ;
- net842
  ( SplitCLK_0_240 q0 ) ( SplitCLK_2_453 a )
  + ROUTED  M1 ( 1720000 2260000 0 ) ( 1760000 * )
    NEW M1 ( 1760000 2260000 ) ( * 2250000 )
    NEW M1 ( 1760000 2250000 ) ( 1780000 * ) VIA12
    NEW M2 ( 1780000 2250000 ) VIA23
    NEW M3 ( 1780000 2250000 ) ( * 2130000 )
    NEW M3 ( 1780000 2130000 ) ( 1800000 * )
    NEW M3 ( 1800000 2130000 ) ( * 2120000 )
    NEW M3 ( 1800000 2120000 ) ( 1810000 * 0 )
 ;
- net843
  ( SplitCLK_0_240 q1 ) ( SplitCLK_4_239 a )
  + ROUTED  M1 ( 1850000 2110000 0 ) ( 1790000 * )
    NEW M1 ( 1790000 2110000 ) ( * 2120000 0 )
 ;
- net844
  ( SplitCLK_4_239 q0 ) ( NDROT_256_reg2_0ut1 clk )
  + ROUTED  M1 ( 1850000 2060000 0 ) ( 1800000 * )
    NEW M1 ( 1800000 2060000 ) ( * 2030000 0 )
 ;
- net845
  ( SplitCLK_4_239 q1 ) ( AND2T_301_N017 clk )
  + ROUTED  M3 ( 1890000 2030000 0 ) ( * 2040000 )
    NEW M3 ( 1890000 2040000 ) ( 1880000 * )
    NEW M3 ( 1880000 2040000 ) ( * 2060000 )
    NEW M3 ( 1880000 2060000 ) ( 1870000 * 0 )
 ;
- net846
  ( SplitCLK_6_238 q1 ) ( SplitCLK_2_440 a )
  + ROUTED  M3 ( 1790000 2270000 0 ) ( * 2420000 ) VIA23
    NEW M2 ( 1790000 2420000 ) VIA12
    NEW M1 ( 1790000 2420000 ) ( 1700000 * 0 )
 ;
- net847
  ( SplitCLK_6_238 q0 ) ( SplitCLK_4_237 a )
  + ROUTED  M1 ( 1770000 2270000 0 ) ( 1780000 * )
    NEW M1 ( 1780000 2270000 ) ( * 2260000 )
    NEW M1 ( 1780000 2260000 ) ( 1840000 * )
    NEW M1 ( 1840000 2260000 ) ( * 2250000 )
    NEW M1 ( 1840000 2250000 ) ( 1890000 * )
    NEW M1 ( 1890000 2250000 ) ( * 2260000 0 )
 ;
- net848
  ( SplitCLK_4_237 q0 ) ( DFFT_48_N042 clk )
  + ROUTED  M1 ( 1850000 2340000 0 ) ( 1910000 * ) VIA12
    NEW M2 ( 1910000 2340000 ) VIA23
    NEW M3 ( 1910000 2340000 ) ( * 2220000 ) VIA23
    NEW M2 ( 1910000 2220000 ) VIA12
    NEW M1 ( 1910000 2220000 ) ( 1890000 * )
    NEW M1 ( 1890000 2220000 ) ( * 2210000 0 )
 ;
- net849
  ( SplitCLK_4_237 q1 ) ( AND2T_298_N011 clk )
  + ROUTED  M1 ( 1960000 2180000 0 ) ( 1910000 * ) VIA12
    NEW M2 ( 1910000 2180000 ) VIA23
    NEW M3 ( 1910000 2180000 ) ( * 2210000 0 )
 ;
- net850
  ( SplitCLK_0_236 q0 ) ( SplitCLK_6_233 a )
  + ROUTED  M3 ( 2150000 2120000 0 ) ( * 2220000 )
    NEW M3 ( 2150000 2220000 ) ( 2120000 * 0 )
 ;
- net851
  ( SplitCLK_0_236 q1 ) ( SplitCLK_4_235 a )
  + ROUTED  M1 ( 2260000 2110000 0 ) ( 2130000 * )
    NEW M1 ( 2130000 2110000 ) ( * 2120000 0 )
 ;
- net852
  ( SplitCLK_4_235 q0 ) ( SplitCLK_2_458 a )
  + ROUTED  M1 ( 2260000 2060000 0 ) ( 2130000 * ) VIA12
    NEW M2 ( 2130000 2060000 ) VIA23
    NEW M3 ( 2130000 2060000 ) ( * 2100000 ) VIA23
    NEW M2 ( 2130000 2100000 ) VIA12
    NEW M1 ( 2130000 2100000 ) ( 2080000 * )
    NEW M1 ( 2080000 2100000 ) ( * 2110000 0 )
 ;
- net853
  ( SplitCLK_4_235 q1 ) ( SplitCLK_4_234 a )
  + ROUTED  M1 ( 2280000 2060000 0 ) ( 2330000 * ) VIA12
    NEW M2 ( 2330000 2060000 ) VIA23
    NEW M3 ( 2330000 2060000 ) ( * 2110000 )
    NEW M3 ( 2330000 2110000 ) ( 2340000 * 0 )
 ;
- net854
  ( SplitCLK_4_234 q0 ) ( DFFT_83_P014 clk )
  + ROUTED  M1 ( 2210000 2030000 0 ) ( 2320000 * )
    NEW M1 ( 2320000 2030000 ) ( * 2040000 )
    NEW M1 ( 2320000 2040000 ) ( 2340000 * )
    NEW M1 ( 2340000 2040000 ) ( * 2060000 0 )
 ;
- net855
  ( SplitCLK_4_234 q1 ) ( AND2T_302_N020 clk )
  + ROUTED  M1 ( 2360000 2060000 0 ) ( 2400000 * )
    NEW M1 ( 2400000 2060000 ) ( * 2050000 )
    NEW M1 ( 2400000 2050000 ) ( 2460000 * )
    NEW M1 ( 2460000 2050000 ) ( * 2030000 0 )
 ;
- net856
  ( SplitCLK_6_233 q0 ) ( SplitCLK_4_231 a )
  + ROUTED  M1 ( 2250000 2260000 0 ) ( 2120000 * )
    NEW M1 ( 2120000 2260000 ) ( * 2270000 0 )
 ;
- net857
  ( SplitCLK_6_233 q1 ) ( SplitCLK_4_232 a )
  + ROUTED  M3 ( 2140000 2270000 0 ) ( * 2250000 ) VIA23
    NEW M2 ( 2140000 2250000 ) VIA12
    NEW M1 ( 2140000 2250000 ) ( 2060000 * )
    NEW M1 ( 2060000 2250000 ) ( * 2260000 0 )
 ;
- net858
  ( SplitCLK_4_232 q0 ) ( DFFT_47_P006 clk )
  + ROUTED  M3 ( 1990000 2340000 0 ) ( * 2320000 )
    NEW M3 ( 1990000 2320000 ) ( 2000000 * )
    NEW M3 ( 2000000 2320000 ) ( * 2210000 ) VIA23
    NEW M2 ( 2000000 2210000 ) VIA12
    NEW M1 ( 2000000 2210000 ) ( 2060000 * 0 )
 ;
- net859
  ( SplitCLK_4_232 q1 ) ( OR2T_325_N010 clk )
  + ROUTED  M1 ( 2080000 2210000 0 ) ( 2190000 * )
    NEW M1 ( 2190000 2210000 ) ( * 2180000 0 )
 ;
- net860
  ( SplitCLK_4_231 q1 ) ( AND2T_271_P088 clk )
  + ROUTED  M1 ( 2270000 2210000 0 ) ( 2390000 * )
    NEW M1 ( 2390000 2210000 ) ( * 2180000 0 )
 ;
- net861
  ( SplitCLK_4_231 q0 ) ( NDROT_282_reg4_0ut0 clk )
  + ROUTED  M1 ( 2330000 2340000 0 ) ( 2270000 * ) VIA12
    NEW M2 ( 2270000 2340000 ) VIA23
    NEW M3 ( 2270000 2340000 ) ( * 2220000 )
    NEW M3 ( 2270000 2220000 ) ( 2260000 * )
    NEW M3 ( 2260000 2220000 ) ( * 2210000 )
    NEW M3 ( 2260000 2210000 ) ( 2250000 * 0 )
 ;
- net862
  ( SplitCLK_0_230 q0 ) ( SplitCLK_6_217 a )
  + ROUTED  M1 ( 2810000 2070000 0 ) ( 3010000 * ) VIA12
    NEW M2 ( 3010000 2070000 ) VIA23
    NEW M3 ( 3010000 2070000 ) ( * 1960000 ) VIA23
    NEW M2 ( 3010000 1960000 ) VIA12
    NEW M1 ( 3010000 1960000 ) ( 2830000 * 0 )
 ;
- net863
  ( SplitCLK_0_230 q1 ) ( SplitCLK_4_229 a )
  + ROUTED  M1 ( 2890000 1790000 0 ) ( 2840000 * ) VIA12
    NEW M2 ( 2840000 1790000 ) VIA23
    NEW M3 ( 2840000 1790000 ) ( * 1970000 )
    NEW M3 ( 2840000 1970000 ) ( 2820000 * )
    NEW M3 ( 2820000 1970000 ) ( * 1960000 )
    NEW M3 ( 2820000 1960000 ) ( 2810000 * 0 )
 ;
- net864
  ( SplitCLK_4_229 q1 ) ( SplitCLK_0_223 a )
  + ROUTED  M1 ( 2910000 1740000 0 ) ( 2980000 * ) VIA12
    NEW M2 ( 2980000 1740000 ) VIA23
    NEW M3 ( 2980000 1740000 ) ( * 1750000 )
    NEW M3 ( 2980000 1750000 ) ( 3000000 * ) VIA23
    NEW M2 ( 3000000 1750000 ) VIA12
    NEW M1 ( 3000000 1750000 ) ( 3070000 * 0 )
 ;
- net865
  ( SplitCLK_4_229 q0 ) ( SplitCLK_4_228 a )
  + ROUTED  M1 ( 2700000 1640000 0 ) ( 2920000 * ) VIA12
    NEW M2 ( 2920000 1640000 ) VIA23
    NEW M3 ( 2920000 1640000 ) ( * 1750000 )
    NEW M3 ( 2920000 1750000 ) ( 2900000 * )
    NEW M3 ( 2900000 1750000 ) ( * 1740000 )
    NEW M3 ( 2900000 1740000 ) ( 2890000 * 0 )
 ;
- net866
  ( SplitCLK_4_228 q1 ) ( SplitCLK_6_225 a )
  + ROUTED  M3 ( 2720000 1590000 0 ) ( * 1750000 )
    NEW M3 ( 2720000 1750000 ) ( 2710000 * 0 )
 ;
- net867
  ( SplitCLK_4_228 q0 ) ( SplitCLK_2_227 a )
  + ROUTED  M3 ( 2700000 1590000 0 ) ( * 1630000 )
    NEW M3 ( 2700000 1630000 ) ( 2710000 * )
    NEW M3 ( 2710000 1630000 ) ( * 1650000 ) VIA23
    NEW M2 ( 2710000 1650000 ) VIA12
    NEW M1 ( 2710000 1650000 ) ( 2660000 * )
    NEW M1 ( 2660000 1650000 ) ( * 1640000 0 )
 ;
- net868
  ( SplitCLK_2_227 q1 ) ( SplitCLK_2_455 a )
  + ROUTED  M1 ( 2640000 1590000 0 ) ( 2530000 * ) VIA12
    NEW M2 ( 2530000 1590000 ) VIA23
    NEW M3 ( 2530000 1590000 ) ( * 1640000 )
    NEW M3 ( 2530000 1640000 ) ( 2520000 * 0 )
 ;
- net869
  ( SplitCLK_2_227 q0 ) ( SplitCLK_4_226 a )
  + ROUTED  M3 ( 2660000 1590000 0 ) ( * 1490000 )
    NEW M3 ( 2660000 1490000 ) ( 2640000 * 0 )
 ;
- net870
  ( SplitCLK_4_226 q0 ) ( NDROT_288_reg4_0ut3 clk )
  + ROUTED  M3 ( 2640000 1410000 0 ) ( * 1440000 0 )
 ;
- net871
  ( SplitCLK_4_226 q1 ) ( AND2T_289_P097 clk )
  + ROUTED  M1 ( 2660000 1440000 0 ) ( 2730000 * )
    NEW M1 ( 2730000 1440000 ) ( * 1410000 0 )
 ;
- net872
  ( SplitCLK_6_225 q1 ) ( SplitCLK_2_447 a )
  + ROUTED  M3 ( 2730000 1800000 0 ) ( * 1780000 ) VIA23
    NEW M2 ( 2730000 1780000 ) VIA12
    NEW M1 ( 2730000 1780000 ) ( 2650000 * )
    NEW M1 ( 2650000 1780000 ) ( * 1790000 0 )
 ;
- net873
  ( SplitCLK_6_225 q0 ) ( SplitCLK_4_224 a )
  + ROUTED  M1 ( 2770000 1790000 0 ) ( 2710000 * )
    NEW M1 ( 2710000 1790000 ) ( * 1800000 0 )
 ;
- net874
  ( SplitCLK_4_224 q1 ) ( AND2T_287_P096 clk )
  + ROUTED  M3 ( 2800000 1710000 0 ) ( * 1740000 )
    NEW M3 ( 2800000 1740000 ) ( 2790000 * 0 )
 ;
- net875
  ( SplitCLK_4_224 q0 ) ( AND2T_307_N087 clk )
  + ROUTED  M1 ( 2760000 1570000 0 ) ( 2820000 * ) VIA12
    NEW M2 ( 2820000 1570000 ) VIA23
    NEW M3 ( 2820000 1570000 ) ( * 1590000 )
    NEW M3 ( 2820000 1590000 ) ( 2830000 * )
    NEW M3 ( 2830000 1590000 ) ( * 1750000 ) VIA23
    NEW M2 ( 2830000 1750000 ) VIA12
    NEW M1 ( 2830000 1750000 ) ( 2770000 * )
    NEW M1 ( 2770000 1750000 ) ( * 1740000 0 )
 ;
- net876
  ( SplitCLK_0_223 q0 ) ( SplitCLK_4_220 a )
  + ROUTED  M1 ( 3110000 1790000 0 ) ( 3070000 * )
    NEW M1 ( 3070000 1790000 ) ( * 1800000 0 )
 ;
- net877
  ( SplitCLK_0_223 q1 ) ( SplitCLK_4_222 a )
  + ROUTED  M1 ( 2990000 1490000 0 ) ( 3040000 * ) VIA12
    NEW M2 ( 3040000 1490000 ) VIA23
    NEW M3 ( 3040000 1490000 ) ( * 1800000 )
    NEW M3 ( 3040000 1800000 ) ( 3050000 * 0 )
 ;
- net878
  ( SplitCLK_4_222 q0 ) ( SplitCLK_4_411 a )
  + ROUTED  M1 ( 2990000 1440000 0 ) ( 2900000 * ) VIA12
    NEW M2 ( 2900000 1440000 ) VIA23
    NEW M3 ( 2900000 1440000 ) ( * 1340000 0 )
 ;
- net879
  ( SplitCLK_4_222 q1 ) ( SplitCLK_4_221 a )
  + ROUTED  M1 ( 3010000 1440000 0 ) ( 3040000 * ) VIA12
    NEW M2 ( 3040000 1440000 ) VIA23
    NEW M3 ( 3040000 1440000 ) ( * 1480000 )
    NEW M3 ( 3040000 1480000 ) ( 3050000 * )
    NEW M3 ( 3050000 1480000 ) ( * 1490000 0 )
 ;
- net880
  ( SplitCLK_4_221 q0 ) ( DFFT_121_P023 clk )
  + ROUTED  M1 ( 2920000 1570000 0 ) ( 3050000 * )
    NEW M1 ( 3050000 1570000 ) ( * 1580000 )
    NEW M1 ( 3050000 1580000 ) ( 3070000 * ) VIA12
    NEW M2 ( 3070000 1580000 ) VIA23
    NEW M3 ( 3070000 1580000 ) ( * 1450000 )
    NEW M3 ( 3070000 1450000 ) ( 3060000 * )
    NEW M3 ( 3060000 1450000 ) ( * 1440000 )
    NEW M3 ( 3060000 1440000 ) ( 3050000 * 0 )
 ;
- net881
  ( SplitCLK_4_221 q1 ) ( DFFT_170_P032 clk )
  + ROUTED  M1 ( 3070000 1440000 0 ) ( 3220000 * )
    NEW M1 ( 3220000 1440000 ) ( * 1410000 0 )
 ;
- net882
  ( SplitCLK_4_220 q1 ) ( SplitCLK_4_218 a )
  + ROUTED  M1 ( 3130000 1740000 0 ) ( 3190000 * ) VIA12
    NEW M2 ( 3190000 1740000 ) VIA23
    NEW M3 ( 3190000 1740000 ) ( * 1790000 )
    NEW M3 ( 3190000 1790000 ) ( 3200000 * 0 )
 ;
- net883
  ( SplitCLK_4_220 q0 ) ( SplitCLK_4_219 a )
  + ROUTED  M1 ( 3110000 1740000 0 ) ( 3080000 * )
    NEW M1 ( 3080000 1740000 ) ( * 1760000 )
    NEW M1 ( 3080000 1760000 ) ( 3070000 * )
    NEW M1 ( 3070000 1760000 ) ( * 1770000 )
    NEW M1 ( 3070000 1770000 ) ( 2990000 * )
    NEW M1 ( 2990000 1770000 ) ( * 1790000 0 )
 ;
- net884
  ( SplitCLK_4_219 q1 ) ( DFFT_122_P024 clk )
  + ROUTED  M1 ( 3060000 1570000 0 ) ( * 1560000 )
    NEW M1 ( 3060000 1560000 ) ( 2850000 * ) VIA12
    NEW M2 ( 2850000 1560000 ) VIA23
    NEW M3 ( 2850000 1560000 ) ( * 1730000 ) VIA23
    NEW M2 ( 2850000 1730000 ) VIA12
    NEW M1 ( 2850000 1730000 ) ( 3010000 * )
    NEW M1 ( 3010000 1730000 ) ( * 1740000 0 )
 ;
- net885
  ( SplitCLK_4_219 q0 ) ( OR2T_339_bit_out1 clk )
  + ROUTED  M1 ( 2870000 1870000 0 ) ( 2810000 * )
    NEW M1 ( 2810000 1870000 ) ( * 1880000 )
    NEW M1 ( 2810000 1880000 ) ( 2790000 * ) VIA12
    NEW M2 ( 2790000 1880000 ) VIA23
    NEW M3 ( 2790000 1880000 ) ( * 1760000 ) VIA23
    NEW M2 ( 2790000 1760000 ) VIA12
    NEW M1 ( 2790000 1760000 ) ( 2990000 * )
    NEW M1 ( 2990000 1760000 ) ( * 1740000 0 )
 ;
- net886
  ( SplitCLK_4_218 q1 ) ( DFFT_85_P015 clk )
  + ROUTED  M3 ( 3220000 1740000 0 ) ( * 1870000 )
    NEW M3 ( 3220000 1870000 ) ( 3240000 * 0 )
 ;
- net887
  ( SplitCLK_4_218 q0 ) ( DFFT_123_N111 clk )
  + ROUTED  M3 ( 3200000 1570000 0 ) ( * 1580000 )
    NEW M3 ( 3200000 1580000 ) ( 3220000 * )
    NEW M3 ( 3220000 1580000 ) ( * 1730000 )
    NEW M3 ( 3220000 1730000 ) ( 3210000 * )
    NEW M3 ( 3210000 1730000 ) ( * 1740000 )
    NEW M3 ( 3210000 1740000 ) ( 3200000 * 0 )
 ;
- net888
  ( SplitCLK_6_217 q0 ) ( SplitCLK_4_211 a )
  + ROUTED  M1 ( 2810000 2120000 0 ) ( 2820000 * )
    NEW M1 ( 2820000 2120000 ) ( * 2110000 )
    NEW M1 ( 2820000 2110000 ) ( 2910000 * )
    NEW M1 ( 2910000 2110000 ) ( * 2100000 )
    NEW M1 ( 2910000 2100000 ) ( 3030000 * )
    NEW M1 ( 3030000 2100000 ) ( * 2110000 0 )
 ;
- net889
  ( SplitCLK_6_217 q1 ) ( SplitCLK_2_216 a )
  + ROUTED  M1 ( 2690000 2260000 0 ) ( 2720000 * )
    NEW M1 ( 2720000 2260000 ) ( * 2250000 )
    NEW M1 ( 2720000 2250000 ) ( 2740000 * ) VIA12
    NEW M2 ( 2740000 2250000 ) VIA23
    NEW M3 ( 2740000 2250000 ) ( * 2130000 ) VIA23
    NEW M2 ( 2740000 2130000 ) VIA12
    NEW M1 ( 2740000 2130000 ) ( 2830000 * )
    NEW M1 ( 2830000 2130000 ) ( * 2120000 0 )
 ;
- net890
  ( SplitCLK_2_216 q1 ) ( SplitCLK_0_213 a )
  + ROUTED  M1 ( 2750000 2220000 0 ) ( 2670000 * )
    NEW M1 ( 2670000 2220000 ) ( * 2210000 0 )
 ;
- net891
  ( SplitCLK_2_216 q0 ) ( SplitCLK_4_215 a )
  + ROUTED  M3 ( 2690000 2210000 0 ) ( * 2200000 )
    NEW M3 ( 2690000 2200000 ) ( 2710000 * )
    NEW M3 ( 2710000 2200000 ) ( * 2120000 ) VIA23
    NEW M2 ( 2710000 2120000 ) VIA12
    NEW M1 ( 2710000 2120000 ) ( 2650000 * )
    NEW M1 ( 2650000 2120000 ) ( * 2110000 0 )
 ;
- net892
  ( SplitCLK_4_215 q0 ) ( SplitCLK_4_451 a )
  + ROUTED  M3 ( 2650000 1950000 0 ) ( * 1960000 )
    NEW M3 ( 2650000 1960000 ) ( 2670000 * )
    NEW M3 ( 2670000 1960000 ) ( * 2050000 )
    NEW M3 ( 2670000 2050000 ) ( 2660000 * )
    NEW M3 ( 2660000 2050000 ) ( * 2060000 )
    NEW M3 ( 2660000 2060000 ) ( 2650000 * 0 )
 ;
- net893
  ( SplitCLK_4_215 q1 ) ( SplitCLK_4_214 a )
  + ROUTED  M1 ( 2670000 2060000 0 ) ( 2700000 * ) VIA12
    NEW M2 ( 2700000 2060000 ) VIA23
    NEW M3 ( 2700000 2060000 ) ( * 2110000 )
    NEW M3 ( 2700000 2110000 ) ( 2710000 * 0 )
 ;
- net894
  ( SplitCLK_4_214 q1 ) ( NDROT_270_reg3_0ut1 clk )
  + ROUTED  M1 ( 2730000 2060000 0 ) ( 2800000 * ) VIA12
    NEW M2 ( 2800000 2060000 ) VIA23
    NEW M3 ( 2800000 2060000 ) ( * 2190000 ) VIA23
    NEW M2 ( 2800000 2190000 ) VIA12
    NEW M1 ( 2800000 2190000 ) ( 2750000 * )
    NEW M1 ( 2750000 2190000 ) ( * 2180000 0 )
 ;
- net895
  ( SplitCLK_4_214 q0 ) ( OR2T_327_N019 clk )
  + ROUTED  M1 ( 2800000 2030000 0 ) ( 2740000 * ) VIA12
    NEW M2 ( 2740000 2030000 ) VIA23
    NEW M3 ( 2740000 2030000 ) ( * 2070000 )
    NEW M3 ( 2740000 2070000 ) ( 2720000 * )
    NEW M3 ( 2720000 2070000 ) ( * 2060000 )
    NEW M3 ( 2720000 2060000 ) ( 2710000 * 0 )
 ;
- net896
  ( SplitCLK_0_213 q0 ) ( SplitCLK_2_446 a )
  + ROUTED  M3 ( 2750000 2270000 0 ) ( * 2410000 ) VIA23
    NEW M2 ( 2750000 2410000 ) VIA12
    NEW M1 ( 2750000 2410000 ) ( 2560000 * )
    NEW M1 ( 2560000 2410000 ) ( * 2420000 0 )
 ;
- net897
  ( SplitCLK_0_213 q1 ) ( SplitCLK_4_212 a )
  + ROUTED  M1 ( 2800000 2260000 0 ) ( 2730000 * )
    NEW M1 ( 2730000 2260000 ) ( * 2270000 0 )
 ;
- net898
  ( SplitCLK_4_212 q0 ) ( DFFT_50_P008 clk )
  + ROUTED  M3 ( 2800000 2340000 0 ) ( * 2330000 )
    NEW M3 ( 2800000 2330000 ) ( 2820000 * )
    NEW M3 ( 2820000 2330000 ) ( * 2220000 )
    NEW M3 ( 2820000 2220000 ) ( 2810000 * )
    NEW M3 ( 2810000 2220000 ) ( * 2210000 )
    NEW M3 ( 2810000 2210000 ) ( 2800000 * 0 )
 ;
- net899
  ( SplitCLK_4_212 q1 ) ( AND2T_299_N013 clk )
  + ROUTED  M3 ( 2840000 2180000 0 ) ( * 2190000 )
    NEW M3 ( 2840000 2190000 ) ( 2830000 * )
    NEW M3 ( 2830000 2190000 ) ( * 2210000 )
    NEW M3 ( 2830000 2210000 ) ( 2820000 * 0 )
 ;
- net900
  ( SplitCLK_4_211 q1 ) ( SplitCLK_6_208 a )
  + ROUTED  M3 ( 3110000 2220000 0 ) ( * 2070000 ) VIA23
    NEW M2 ( 3110000 2070000 ) VIA12
    NEW M1 ( 3110000 2070000 ) ( 3050000 * )
    NEW M1 ( 3050000 2070000 ) ( * 2060000 0 )
 ;
- net901
  ( SplitCLK_4_211 q0 ) ( SplitCLK_4_210 a )
  + ROUTED  M1 ( 3090000 2110000 0 ) ( 3060000 * ) VIA12
    NEW M2 ( 3060000 2110000 ) VIA23
    NEW M3 ( 3060000 2110000 ) ( * 2050000 )
    NEW M3 ( 3060000 2050000 ) ( 3040000 * )
    NEW M3 ( 3040000 2050000 ) ( * 2060000 )
    NEW M3 ( 3040000 2060000 ) ( 3030000 * 0 )
 ;
- net902
  ( SplitCLK_4_210 q0 ) ( SplitCLK_2_450 a )
  + ROUTED  M1 ( 2920000 2110000 0 ) ( 3020000 * )
    NEW M1 ( 3020000 2110000 ) ( * 2120000 )
    NEW M1 ( 3020000 2120000 ) ( 3120000 * ) VIA12
    NEW M2 ( 3120000 2120000 ) VIA23
    NEW M3 ( 3120000 2120000 ) ( * 2050000 ) VIA23
    NEW M2 ( 3120000 2050000 ) VIA12
    NEW M1 ( 3120000 2050000 ) ( 3090000 * )
    NEW M1 ( 3090000 2050000 ) ( * 2060000 0 )
 ;
- net903
  ( SplitCLK_4_210 q1 ) ( SplitCLK_4_209 a )
  + ROUTED  M3 ( 3110000 2060000 0 ) ( * 1950000 ) VIA23
    NEW M2 ( 3110000 1950000 ) VIA12
    NEW M1 ( 3110000 1950000 ) ( 3030000 * 0 )
 ;
- net904
  ( SplitCLK_4_209 q0 ) ( DFFT_86_P016 clk )
  + ROUTED  M1 ( 3030000 1900000 0 ) ( 2960000 * )
    NEW M1 ( 2960000 1900000 ) ( * 1870000 0 )
 ;
- net905
  ( SplitCLK_4_209 q1 ) ( DFFT_87_N084 clk )
  + ROUTED  M1 ( 3100000 1870000 0 ) ( 3050000 * )
    NEW M1 ( 3050000 1870000 ) ( * 1900000 0 )
 ;
- net906
  ( SplitCLK_6_208 q0 ) ( SplitCLK_4_206 a )
  + ROUTED  M1 ( 3170000 2260000 0 ) ( 3110000 * )
    NEW M1 ( 3110000 2260000 ) ( * 2270000 0 )
 ;
- net907
  ( SplitCLK_6_208 q1 ) ( SplitCLK_4_207 a )
  + ROUTED  M3 ( 3130000 2270000 0 ) ( * 2250000 ) VIA23
    NEW M2 ( 3130000 2250000 ) VIA12
    NEW M1 ( 3130000 2250000 ) ( 3050000 * )
    NEW M1 ( 3050000 2250000 ) ( * 2260000 0 )
 ;
- net908
  ( SplitCLK_4_207 q0 ) ( DFFT_49_P007 clk )
  + ROUTED  M3 ( 3050000 2340000 0 ) ( * 2330000 )
    NEW M3 ( 3050000 2330000 ) ( 3070000 * )
    NEW M3 ( 3070000 2330000 ) ( * 2220000 ) VIA23
    NEW M2 ( 3070000 2220000 ) VIA12
    NEW M1 ( 3070000 2220000 ) ( 3050000 * )
    NEW M1 ( 3050000 2220000 ) ( * 2210000 0 )
 ;
- net909
  ( SplitCLK_4_207 q1 ) ( DFFT_51_N044 clk )
  + ROUTED  M1 ( 3000000 2180000 0 ) ( 3060000 * )
    NEW M1 ( 3060000 2180000 ) ( * 2190000 )
    NEW M1 ( 3060000 2190000 ) ( 3070000 * )
    NEW M1 ( 3070000 2190000 ) ( * 2210000 0 )
 ;
- net910
  ( SplitCLK_4_206 q0 ) ( NDROT_284_reg4_0ut1 clk )
  + ROUTED  M1 ( 3250000 2030000 0 ) ( 3200000 * ) VIA12
    NEW M2 ( 3200000 2030000 ) VIA23
    NEW M3 ( 3200000 2030000 ) ( * 2220000 )
    NEW M3 ( 3200000 2220000 ) ( 3180000 * )
    NEW M3 ( 3180000 2220000 ) ( * 2210000 )
    NEW M3 ( 3180000 2210000 ) ( 3170000 * 0 )
 ;
- net911
  ( SplitCLK_4_206 q1 ) ( AND2T_285_P095 clk )
  + ROUTED  M1 ( 3250000 2180000 0 ) ( 3190000 * ) VIA12
    NEW M2 ( 3190000 2180000 ) VIA23
    NEW M3 ( 3190000 2180000 ) ( * 2210000 0 )
 ;
- net912
  ( GCLK_Pad a ) ( SplitCLK_0_460 a )
  + ROUTED  M1 ( 1690000 1300000 0 ) ( 1730000 * ) VIA12
    NEW M2 ( 1730000 1300000 ) VIA23
    NEW M3 ( 1730000 1300000 ) ( * 900000 ) VIA23
    NEW M2 ( 1730000 900000 ) VIA12
    NEW M1 ( 1730000 900000 ) ( 2000000 * ) VIA12
    NEW M2 ( 2000000 900000 ) VIA23
    NEW M3 ( 2000000 900000 ) ( * 30000 ) VIA23
    NEW M2 ( 2000000 30000 ) VIA12
    NEW M1 ( 2000000 30000 ) ( 2200000 * )
    NEW M1 ( 2200000 30000 ) ( * 20000 0 )
 ;
END NETS

END DESIGN
