#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GOWIN-PC

# Tue Aug 11 18:54:08 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":109:9:109:26|Net match_m0_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":110:9:110:26|Net match_m1_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":111:9:111:26|Net match_m2_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":112:9:112:27|Net match_ctl_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":113:9:113:24|Net match_cnt_reg_wr is not declared.
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":121:9:121:27|Net capture_length_zero is not declared.
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\ao_0\gw_ao_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\ao_0\gw_ao_expression.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\ao_0\gw_ao_parameter.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":629:9:629:20|Net start_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":632:9:632:29|Net trig_level_max_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":633:9:633:31|Net capture_mem_addr_max_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":634:9:634:31|Net capture_mem_addr_rem_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":635:9:635:30|Net capture_windows_num_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2109:9:2109:18|Net match_en_0 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2110:9:2110:18|Net match_en_1 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2111:9:2111:18|Net match_en_2 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2112:9:2112:18|Net match_en_3 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2113:9:2113:18|Net match_en_4 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2114:9:2114:18|Net match_en_5 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2115:9:2115:18|Net match_en_6 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2116:9:2116:18|Net match_en_7 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2117:9:2117:18|Net match_en_8 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2118:9:2118:18|Net match_en_9 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2119:9:2119:19|Net match_en_10 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2120:9:2120:19|Net match_en_11 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2121:9:2121:19|Net match_en_12 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2122:9:2122:19|Net match_en_13 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2123:9:2123:19|Net match_en_14 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2124:9:2124:19|Net match_en_15 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2636:9:2636:16|Net stop_reg is not declared.
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\ao_control\gw_con_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\ao_control\gw_con_parameter.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":203:9:203:18|Net capture_dr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":217:9:217:22|Net enable_i_delay is not declared.
@I::"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\gw_jtag.v" (library work)
@I::"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v" (library work)
Verilog syntax check successful!
Selecting top level module gw_gao
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":365:7:365:10|Synthesizing module IBUF in library work.
Running optimization stage 1 on IBUF .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro\lib\generic\gw2a.v":370:7:370:10|Synthesizing module OBUF in library work.
Running optimization stage 1 on OBUF .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6Beta\IDE\data\ipcores\gw_jtag.v":1:7:1:13|Synthesizing module GW_JTAG in library work.
Running optimization stage 1 on GW_JTAG .......
Running optimization stage 1 on MUX16 .......
Running optimization stage 1 on gw_con_top .......
Running optimization stage 1 on ao_mem_ctrl_0_1024s_10s_10s .......
Running optimization stage 1 on ao_crc32_0 .......
Running optimization stage 1 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 1 on ao_top_0 .......
@N: CG364 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Synthesizing module gw_gao in library work.
@W: CG360 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":63:5:63:11|Removing wire tdo_er2, as there is no assignment to it.
Running optimization stage 1 on gw_gao .......
Running optimization stage 2 on gw_gao .......
@W: CL156 :"C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":63:5:63:11|*Input tdo_er2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 2 on ao_top_0 .......
Extracted state machine for register module_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
   1011
Running optimization stage 2 on ao_crc32_0 .......
Running optimization stage 2 on ao_mem_ctrl_0_1024s_10s_10s .......
Running optimization stage 2 on gw_con_top .......
Running optimization stage 2 on MUX16 .......
Running optimization stage 2 on GW_JTAG .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 18:54:09 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: NF107 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 18:54:10 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\synwork\gao_std_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 18:54:10 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: NF107 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 18:54:11 2020

###########################################################]
Premap Report

# Tue Aug 11 18:54:12 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\gao_std_scck.rpt 
See clock summary report "C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\gao_std_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine module_state[10:0] (in view: work.ao_top_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)

@W: BN117 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":104:12:104:21|Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":104:12:104:21|Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                225.5 MHz     4.435         system       system_clkgroup           0    
                                                                                                                        
0 -       gw_gao|control0_inferred_clock[0]     169.5 MHz     5.898         inferred     Autoconstr_clkgroup_1     257  
                                                                                                                        
0 -       gw_gao|I_phy1_rxc_c                   216.1 MHz     4.627         inferred     Autoconstr_clkgroup_0     62   
========================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                       Clock Pin                                          Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                          Seq Example                                        Seq Example       Comb Example                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                            -                                                  -                 -                             
                                                                                                                                                                                
gw_gao|control0_inferred_clock[0]     257       u_gw_jtag.tck_o(GW_JTAG)     u_la0_top.data_register[36:0].C                    -                 u_icon_top.un1_tck_i.I[0](inv)
                                                                                                                                                                                
gw_gao|I_phy1_rxc_c                   62        I_phy1_rxc_c(port)           u_la0_top.internal_reg_force_triger_syn[1:0].C     -                 u_la0_top.clk_ao.I[0](keepbuf)
================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 310 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           port                   53         ENCRYPTED      
@KP:ckid0_1       u_gw_jtag.tck_o     GW_JTAG                257        ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\gao_std.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 227MB peak: 227MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 227MB peak: 227MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 227MB peak: 227MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 228MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 11 18:54:15 2020

###########################################################]
Map & Optimize Report

# Tue Aug 11 18:54:15 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 229MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 235MB peak: 235MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 235MB peak: 235MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 235MB peak: 235MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 252MB peak: 252MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.10ns		 408 /       293
   2		0h:00m:03s		    -3.10ns		 411 /       293
   3		0h:00m:03s		    -2.95ns		 409 /       293
   4		0h:00m:03s		    -2.50ns		 409 /       293
   5		0h:00m:03s		    -2.79ns		 410 /       293
   6		0h:00m:03s		    -2.50ns		 410 /       293
   7		0h:00m:03s		    -2.57ns		 410 /       293
   8		0h:00m:03s		    -2.57ns		 410 /       293
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   9		0h:00m:04s		    -1.76ns		 438 /       295
  10		0h:00m:04s		    -1.72ns		 441 /       295


  11		0h:00m:04s		    -1.72ns		 451 /       295

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 183MB peak: 255MB)

Writing Analyst data base C:\Users\gowin\Desktop\ceshi\ethernet_g\ethernet_g\impl\gao\rev_1\synwork\gao_std_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 255MB peak: 255MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 256MB peak: 256MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 256MB peak: 256MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 252MB peak: 256MB)

@W: MT246 :"c:\users\gowin\desktop\ceshi\ethernet_g\ethernet_g\impl\gao\gw_gao_top.v":85:9:85:17|Blackbox GW_JTAG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock gw_gao|I_phy1_rxc_c with period 5.23ns. Please declare a user-defined clock on port I_phy1_rxc_c.
@W: MT420 |Found inferred clock gw_gao|control0_inferred_clock[0] with period 6.61ns. Please declare a user-defined clock on net control0[0].


##### START OF TIMING REPORT #####[
# Timing report written on Tue Aug 11 18:54:23 2020
#


Top view:               gw_gao
Requested Frequency:    151.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.166

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
gw_gao|I_phy1_rxc_c                   191.3 MHz     162.6 MHz     5.229         6.151         -0.923     inferred     Autoconstr_clkgroup_0
gw_gao|control0_inferred_clock[0]     151.3 MHz     128.6 MHz     6.608         7.774         -1.166     inferred     Autoconstr_clkgroup_1
System                                338.4 MHz     287.6 MHz     2.955         3.477         -0.522     system       system_clkgroup      
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  2.956       -0.522  |  No paths    -      |  No paths    -      |  No paths    -    
System                             gw_gao|control0_inferred_clock[0]  |  6.608       0.399   |  No paths    -      |  6.608       5.953  |  No paths    -    
gw_gao|I_phy1_rxc_c                gw_gao|I_phy1_rxc_c                |  5.229       -0.923  |  5.229       4.306  |  No paths    -      |  2.614       1.691
gw_gao|I_phy1_rxc_c                gw_gao|control0_inferred_clock[0]  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  System                             |  6.608       0.956   |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|I_phy1_rxc_c                |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|control0_inferred_clock[0]  |  6.608       -1.166  |  6.608       5.685  |  No paths    -      |  3.304       0.121
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: gw_gao|I_phy1_rxc_c
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                       Arrival           
Instance                                        Reference               Type      Pin     Net                                  Time        Slack 
                                                Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[3]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[3]                  0.267       -0.923
u_la0_top.triger_level_cnt[2]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[2]                  0.267       -0.900
u_la0_top.internal_reg_force_triger_syn[1]      gw_gao|I_phy1_rxc_c     DFFC      Q       internal_reg_force_triger_syn[1]     0.267       -0.799
u_la0_top.genblk1\.u_ao_match_0.match_sep       gw_gao|I_phy1_rxc_c     DFFC      Q       match                                0.267       -0.775
u_la0_top.triger_level_cnt[0]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[0]                  0.267       0.389 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[1]     gw_gao|I_phy1_rxc_c     DFFCE     Q       capture_mem_addr[1]                  0.267       0.442 
u_la0_top.internal_reg_start_dly[1]             gw_gao|I_phy1_rxc_c     DFFC      Q       internal_reg_start_dly[1]            0.267       0.453 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[0]     gw_gao|I_phy1_rxc_c     DFFCE     Q       capture_mem_addr[0]                  0.267       0.466 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[3]     gw_gao|I_phy1_rxc_c     DFFCE     Q       capture_mem_addr[3]                  0.267       0.481 
u_la0_top.triger_level_cnt[1]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[1]                  0.267       0.489 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                             Required           
Instance                                        Reference               Type      Pin     Net                        Time         Slack 
                                                Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[2]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[2]      5.161        -0.923
u_la0_top.triger_level_cnt[3]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[3]      5.161        -0.804
u_la0_top.triger_level_cnt[1]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[1]      5.161        -0.704
u_la0_top.u_ao_mem_ctrl.capture_mem_wr          gw_gao|I_phy1_rxc_c     DFFCE     CE      g0                         5.161        -0.311
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en         gw_gao|I_phy1_rxc_c     DFFCE     CE      g0_3                       5.161        -0.311
u_la0_top.triger_level_cnt[0]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[0]      5.161        0.197 
u_la0_top.u_ao_mem_ctrl.capture_loop            gw_gao|I_phy1_rxc_c     DFFCE     CE      un1_mem_addr_inc_en6       5.161        0.442 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[0]     gw_gao|I_phy1_rxc_c     DFFCE     D       capture_mem_addr_lm[0]     5.161        0.442 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[1]     gw_gao|I_phy1_rxc_c     DFFCE     D       capture_mem_addr_lm[1]     5.161        0.442 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[2]     gw_gao|I_phy1_rxc_c     DFFCE     D       capture_mem_addr_lm[2]     5.161        0.442 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.229
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.161

    - Propagation time:                      6.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.923

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[3] / Q
    Ending point:                            u_la0_top.triger_level_cnt[2] / D
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[3]             DFFC     Q        Out     0.267     0.267 r     -         
triger_level_cnt[3]                       Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     I1       In      -         0.856 r     -         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     F        Out     0.627     1.483 r     -         
g0_1_1                                    Net      -        -       0.589     -           2         
u_la0_top.g0_10                           LUT4     I0       In      -         2.071 r     -         
u_la0_top.g0_10                           LUT4     F        Out     0.604     2.675 r     -         
un1_match_final                           Net      -        -       0.589     -           2         
u_la0_top.g0_8                            LUT3     I2       In      -         3.264 r     -         
u_la0_top.g0_8                            LUT3     F        Out     0.508     3.772 r     -         
triger_level_cnt13                        Net      -        -       0.589     -           4         
u_la0_top.un1_triger_level_cnt12          LUT4     I2       In      -         4.360 r     -         
u_la0_top.un1_triger_level_cnt12          LUT4     F        Out     0.508     4.869 r     -         
un1_triger_level_cnt12                    Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_4[2]           LUT3     I1       In      -         5.457 r     -         
u_la0_top.triger_level_cnt_4[2]           LUT3     F        Out     0.627     6.084 r     -         
triger_level_cnt_4[2]                     Net      -        -       0.000     -           1         
u_la0_top.triger_level_cnt[2]             DFFC     D        In      -         6.084 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 6.151 is 3.209(52.2%) logic and 2.942(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.229
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.161

    - Propagation time:                      6.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.900

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[2] / Q
    Ending point:                            u_la0_top.triger_level_cnt[2] / D
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[2]             DFFC     Q        Out     0.267     0.267 r     -         
triger_level_cnt[2]                       Net      -        -       0.589     -           4         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     I0       In      -         0.856 r     -         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     F        Out     0.604     1.460 r     -         
g0_1_1                                    Net      -        -       0.589     -           2         
u_la0_top.g0_10                           LUT4     I0       In      -         2.048 r     -         
u_la0_top.g0_10                           LUT4     F        Out     0.604     2.652 r     -         
un1_match_final                           Net      -        -       0.589     -           2         
u_la0_top.g0_8                            LUT3     I2       In      -         3.241 r     -         
u_la0_top.g0_8                            LUT3     F        Out     0.508     3.749 r     -         
triger_level_cnt13                        Net      -        -       0.589     -           4         
u_la0_top.un1_triger_level_cnt12          LUT4     I2       In      -         4.337 r     -         
u_la0_top.un1_triger_level_cnt12          LUT4     F        Out     0.508     4.846 r     -         
un1_triger_level_cnt12                    Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_4[2]           LUT3     I1       In      -         5.434 r     -         
u_la0_top.triger_level_cnt_4[2]           LUT3     F        Out     0.627     6.061 r     -         
triger_level_cnt_4[2]                     Net      -        -       0.000     -           1         
u_la0_top.triger_level_cnt[2]             DFFC     D        In      -         6.061 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 6.128 is 3.186(52.0%) logic and 2.942(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.229
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.161

    - Propagation time:                      6.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.900

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[3] / Q
    Ending point:                            u_la0_top.triger_level_cnt[2] / D
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[3]             DFFC     Q        Out     0.267     0.267 r     -         
triger_level_cnt[3]                       Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     I1       In      -         0.856 r     -         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     F        Out     0.627     1.483 r     -         
g0_1_1                                    Net      -        -       0.589     -           2         
u_la0_top.g0_10                           LUT4     I0       In      -         2.071 r     -         
u_la0_top.g0_10                           LUT4     F        Out     0.604     2.675 r     -         
un1_match_final                           Net      -        -       0.589     -           2         
u_la0_top.g0_8                            LUT3     I2       In      -         3.264 r     -         
u_la0_top.g0_8                            LUT3     F        Out     0.508     3.772 r     -         
triger_level_cnt13                        Net      -        -       0.589     -           4         
u_la0_top.un1_triger_level_cnt_ac0_1      LUT3     I0       In      -         4.360 r     -         
u_la0_top.un1_triger_level_cnt_ac0_1      LUT3     F        Out     0.604     4.964 r     -         
un1_triger_level_cnt_c2                   Net      -        -       0.589     -           2         
u_la0_top.triger_level_cnt_4[2]           LUT3     I2       In      -         5.553 r     -         
u_la0_top.triger_level_cnt_4[2]           LUT3     F        Out     0.508     6.061 r     -         
triger_level_cnt_4[2]                     Net      -        -       0.000     -           1         
u_la0_top.triger_level_cnt[2]             DFFC     D        In      -         6.061 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 6.128 is 3.186(52.0%) logic and 2.942(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.229
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.161

    - Propagation time:                      6.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.876

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[2] / Q
    Ending point:                            u_la0_top.triger_level_cnt[2] / D
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[2]             DFFC     Q        Out     0.267     0.267 r     -         
triger_level_cnt[2]                       Net      -        -       0.589     -           4         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     I0       In      -         0.856 r     -         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     F        Out     0.604     1.460 r     -         
g0_1_1                                    Net      -        -       0.589     -           2         
u_la0_top.g0_10                           LUT4     I0       In      -         2.048 r     -         
u_la0_top.g0_10                           LUT4     F        Out     0.604     2.652 r     -         
un1_match_final                           Net      -        -       0.589     -           2         
u_la0_top.g0_8                            LUT3     I2       In      -         3.241 r     -         
u_la0_top.g0_8                            LUT3     F        Out     0.508     3.749 r     -         
triger_level_cnt13                        Net      -        -       0.589     -           4         
u_la0_top.un1_triger_level_cnt_ac0_1      LUT3     I0       In      -         4.337 r     -         
u_la0_top.un1_triger_level_cnt_ac0_1      LUT3     F        Out     0.604     4.941 r     -         
un1_triger_level_cnt_c2                   Net      -        -       0.589     -           2         
u_la0_top.triger_level_cnt_4[2]           LUT3     I2       In      -         5.530 r     -         
u_la0_top.triger_level_cnt_4[2]           LUT3     F        Out     0.508     6.038 r     -         
triger_level_cnt_4[2]                     Net      -        -       0.000     -           1         
u_la0_top.triger_level_cnt[2]             DFFC     D        In      -         6.038 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 6.105 is 3.162(51.8%) logic and 2.942(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.229
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.161

    - Propagation time:                      5.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.804

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[3] / Q
    Ending point:                            u_la0_top.triger_level_cnt[3] / D
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] (rise=0.000 fall=2.614 period=5.229) on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[3]             DFFC     Q        Out     0.267     0.267 r     -         
triger_level_cnt[3]                       Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     I1       In      -         0.856 r     -         
u_la0_top.triger_level_cnt_RNI52BK[3]     LUT2     F        Out     0.627     1.483 r     -         
g0_1_1                                    Net      -        -       0.589     -           2         
u_la0_top.g0_10                           LUT4     I0       In      -         2.071 r     -         
u_la0_top.g0_10                           LUT4     F        Out     0.604     2.675 r     -         
un1_match_final                           Net      -        -       0.589     -           2         
u_la0_top.g0_8                            LUT3     I2       In      -         3.264 r     -         
u_la0_top.g0_8                            LUT3     F        Out     0.508     3.772 r     -         
triger_level_cnt13                        Net      -        -       0.589     -           4         
u_la0_top.un1_triger_level_cnt12          LUT4     I2       In      -         4.360 r     -         
u_la0_top.un1_triger_level_cnt12          LUT4     F        Out     0.508     4.869 r     -         
un1_triger_level_cnt12                    Net      -        -       0.589     -           3         
u_la0_top.triger_level_cnt_4[3]           LUT4     I2       In      -         5.457 r     -         
u_la0_top.triger_level_cnt_4[3]           LUT4     F        Out     0.508     5.965 r     -         
triger_level_cnt_4[3]                     Net      -        -       0.000     -           1         
u_la0_top.triger_level_cnt[3]             DFFC     D        In      -         5.965 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 6.032 is 3.090(51.2%) logic and 2.942(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gw_gao|control0_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                 Arrival           
Instance                                   Reference                             Type      Pin     Net                              Time        Slack 
                                           Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.internal_register_select[7]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[7]      0.267       -1.166
u_la0_top.internal_register_select[6]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[6]      0.267       -1.143
u_la0_top.internal_register_select[9]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[9]      0.267       -1.047
u_icon_top.module_id_reg[1]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[1]                 0.267       -1.040
u_icon_top.module_id_reg[0]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[0]                 0.267       -1.017
u_la0_top.internal_register_select[10]     gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[10]     0.267       -0.947
u_icon_top.module_id_reg[2]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[2]                 0.267       -0.921
u_la0_top.bit_count[1]                     gw_gao|control0_inferred_clock[0]     DFFC      Q       bit_count[1]                     0.267       -0.893
u_la0_top.bit_count[0]                     gw_gao|control0_inferred_clock[0]     DFFC      Q       bit_count[0]                     0.267       -0.870
u_icon_top.module_id_reg[3]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[3]                 0.267       -0.821
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                             Required           
Instance                             Reference                             Type      Pin     Net                          Time         Slack 
                                     Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.data_out_shift_reg[2]      gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[2]      6.541        -1.166
u_la0_top.bit_count[2]               gw_gao|control0_inferred_clock[0]     DFFC      D       bit_count_3[2]               6.541        -1.040
u_la0_top.data_out_shift_reg[1]      gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[1]      6.541        -0.947
u_la0_top.bit_count[0]               gw_gao|control0_inferred_clock[0]     DFFC      D       bit_count_3[0]               6.541        -0.921
u_la0_top.bit_count[3]               gw_gao|control0_inferred_clock[0]     DFFC      D       bit_count_3[3]               6.541        -0.921
u_la0_top.data_out_shift_reg[8]      gw_gao|control0_inferred_clock[0]     DFFCE     D       N_68_i                       6.541        -0.866
u_la0_top.data_out_shift_reg[6]      gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[6]      6.541        -0.836
u_la0_top.data_out_shift_reg[7]      gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[7]      6.541        -0.836
u_la0_top.data_out_shift_reg[9]      gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[9]      6.541        -0.836
u_la0_top.data_out_shift_reg[13]     gw_gao|control0_inferred_clock[0]     DFFCE     D       data_out_shift_reg_4[13]     6.541        -0.836
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      7.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                7
    Starting point:                          u_la0_top.internal_register_select[7] / Q
    Ending point:                            u_la0_top.data_out_shift_reg[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_register_select[7]          DFFCE     Q        Out     0.267     0.267 r     -         
internal_register_select[7]                    Net       -        -       0.589     -           4         
u_la0_top.m12_sx_sx                            LUT4      I1       In      -         0.856 r     -         
u_la0_top.m12_sx_sx                            LUT4      F        Out     0.627     1.483 r     -         
m12_sx_sx                                      Net       -        -       0.589     -           2         
u_la0_top.m12_RNO_0                            LUT2      I1       In      -         2.071 r     -         
u_la0_top.m12_RNO_0                            LUT2      F        Out     0.627     2.698 r     -         
m12_sx                                         Net       -        -       0.441     -           1         
u_la0_top.m12                                  LUT4      I3       In      -         3.140 r     -         
u_la0_top.m12                                  LUT4      F        Out     0.408     3.548 f     -         
N_13_0                                         Net       -        -       0.589     -           3         
u_la0_top.capture_windows_num_m[2]             LUT3      I0       In      -         4.136 f     -         
u_la0_top.capture_windows_num_m[2]             LUT3      F        Out     0.604     4.740 r     -         
capture_windows_num_m[2]                       Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      I2       In      -         5.181 r     -         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      F        Out     0.508     5.690 r     -         
data_from_internal_reg_0_iv_0[2]               Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      I1       In      -         6.131 r     -         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      F        Out     0.627     6.758 r     -         
data_from_internal_reg_0_iv_3[2]               Net       -        -       0.441     -           1         
u_la0_top.data_out_shift_reg_4[2]              LUT4      I2       In      -         7.199 r     -         
u_la0_top.data_out_shift_reg_4[2]              LUT4      F        Out     0.508     7.707 r     -         
data_out_shift_reg_4[2]                        Net       -        -       0.000     -           1         
u_la0_top.data_out_shift_reg[2]                DFFCE     D        In      -         7.707 r     -         
==========================================================================================================
Total path delay (propagation time + setup) of 7.774 is 4.244(54.6%) logic and 3.531(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      7.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.143

    Number of logic level(s):                7
    Starting point:                          u_la0_top.internal_register_select[6] / Q
    Ending point:                            u_la0_top.data_out_shift_reg[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_register_select[6]          DFFCE     Q        Out     0.267     0.267 r     -         
internal_register_select[6]                    Net       -        -       0.589     -           3         
u_la0_top.m12_sx_sx                            LUT4      I0       In      -         0.856 r     -         
u_la0_top.m12_sx_sx                            LUT4      F        Out     0.604     1.460 r     -         
m12_sx_sx                                      Net       -        -       0.589     -           2         
u_la0_top.m12_RNO_0                            LUT2      I1       In      -         2.048 r     -         
u_la0_top.m12_RNO_0                            LUT2      F        Out     0.627     2.675 r     -         
m12_sx                                         Net       -        -       0.441     -           1         
u_la0_top.m12                                  LUT4      I3       In      -         3.116 r     -         
u_la0_top.m12                                  LUT4      F        Out     0.408     3.525 f     -         
N_13_0                                         Net       -        -       0.589     -           3         
u_la0_top.capture_windows_num_m[2]             LUT3      I0       In      -         4.113 f     -         
u_la0_top.capture_windows_num_m[2]             LUT3      F        Out     0.604     4.717 r     -         
capture_windows_num_m[2]                       Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      I2       In      -         5.158 r     -         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      F        Out     0.508     5.667 r     -         
data_from_internal_reg_0_iv_0[2]               Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      I1       In      -         6.108 r     -         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      F        Out     0.627     6.735 r     -         
data_from_internal_reg_0_iv_3[2]               Net       -        -       0.441     -           1         
u_la0_top.data_out_shift_reg_4[2]              LUT4      I2       In      -         7.176 r     -         
u_la0_top.data_out_shift_reg_4[2]              LUT4      F        Out     0.508     7.684 r     -         
data_out_shift_reg_4[2]                        Net       -        -       0.000     -           1         
u_la0_top.data_out_shift_reg[2]                DFFCE     D        In      -         7.684 r     -         
==========================================================================================================
Total path delay (propagation time + setup) of 7.751 is 4.221(54.5%) logic and 3.531(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      7.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                7
    Starting point:                          u_la0_top.internal_register_select[9] / Q
    Ending point:                            u_la0_top.data_out_shift_reg[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_register_select[9]          DFFCE     Q        Out     0.267     0.267 r     -         
internal_register_select[9]                    Net       -        -       0.589     -           3         
u_la0_top.m12_sx_sx                            LUT4      I2       In      -         0.856 r     -         
u_la0_top.m12_sx_sx                            LUT4      F        Out     0.508     1.364 r     -         
m12_sx_sx                                      Net       -        -       0.589     -           2         
u_la0_top.m12_RNO_0                            LUT2      I1       In      -         1.952 r     -         
u_la0_top.m12_RNO_0                            LUT2      F        Out     0.627     2.579 r     -         
m12_sx                                         Net       -        -       0.441     -           1         
u_la0_top.m12                                  LUT4      I3       In      -         3.021 r     -         
u_la0_top.m12                                  LUT4      F        Out     0.408     3.429 f     -         
N_13_0                                         Net       -        -       0.589     -           3         
u_la0_top.capture_windows_num_m[2]             LUT3      I0       In      -         4.017 f     -         
u_la0_top.capture_windows_num_m[2]             LUT3      F        Out     0.604     4.621 r     -         
capture_windows_num_m[2]                       Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      I2       In      -         5.063 r     -         
u_la0_top.data_from_internal_reg_0_iv_0[2]     LUT4      F        Out     0.508     5.571 r     -         
data_from_internal_reg_0_iv_0[2]               Net       -        -       0.441     -           1         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      I1       In      -         6.012 r     -         
u_la0_top.data_from_internal_reg_0_iv_3[2]     LUT4      F        Out     0.627     6.639 r     -         
data_from_internal_reg_0_iv_3[2]               Net       -        -       0.441     -           1         
u_la0_top.data_out_shift_reg_4[2]              LUT4      I2       In      -         7.080 r     -         
u_la0_top.data_out_shift_reg_4[2]              LUT4      F        Out     0.508     7.589 r     -         
data_out_shift_reg_4[2]                        Net       -        -       0.000     -           1         
u_la0_top.data_out_shift_reg[2]                DFFCE     D        In      -         7.589 r     -         
==========================================================================================================
Total path delay (propagation time + setup) of 7.656 is 4.125(53.9%) logic and 3.531(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      7.581
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.040

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]     DFFCE     Q        Out     0.267     0.267 r     -         
module_id_reg[1]                Net       -        -       0.589     -           2         
u_icon_top._decfrac0            LUT4      I1       In      -         0.856 r     -         
u_icon_top._decfrac0            LUT4      F        Out     0.627     1.483 r     -         
control0[6]                     Net       -        -       0.656     -           15        
u_la0_top.g0_12                 LUT4      I1       In      -         2.138 r     -         
u_la0_top.g0_12                 LUT4      F        Out     0.627     2.765 r     -         
N_364                           Net       -        -       0.589     -           4         
u_la0_top.g0_0                  LUT4      I0       In      -         3.354 r     -         
u_la0_top.g0_0                  LUT4      F        Out     0.604     3.958 r     -         
module_next_state[0]            Net       -        -       0.589     -           3         
u_la0_top.bit_ct_rst_0          LUT4      I1       In      -         4.546 r     -         
u_la0_top.bit_ct_rst_0          LUT4      F        Out     0.627     5.173 r     -         
N_438                           Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u          LUT4      I0       In      -         5.762 r     -         
u_la0_top.bit_ct_rst_u          LUT4      F        Out     0.604     6.366 r     -         
bit_ct_rst                      Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[2]        LUT3      I1       In      -         6.954 r     -         
u_la0_top.bit_count_3[2]        LUT3      F        Out     0.627     7.581 r     -         
bit_count_3[2]                  Net       -        -       0.000     -           1         
u_la0_top.bit_count[2]          DFFC      D        In      -         7.581 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 7.648 is 4.050(53.0%) logic and 3.598(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      7.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[0] / Q
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[0]     DFFCE     Q        Out     0.267     0.267 r     -         
module_id_reg[0]                Net       -        -       0.589     -           2         
u_icon_top._decfrac0            LUT4      I0       In      -         0.856 r     -         
u_icon_top._decfrac0            LUT4      F        Out     0.604     1.460 r     -         
control0[6]                     Net       -        -       0.656     -           15        
u_la0_top.g0_12                 LUT4      I1       In      -         2.115 r     -         
u_la0_top.g0_12                 LUT4      F        Out     0.627     2.742 r     -         
N_364                           Net       -        -       0.589     -           4         
u_la0_top.g0_0                  LUT4      I0       In      -         3.331 r     -         
u_la0_top.g0_0                  LUT4      F        Out     0.604     3.935 r     -         
module_next_state[0]            Net       -        -       0.589     -           3         
u_la0_top.bit_ct_rst_0          LUT4      I1       In      -         4.523 r     -         
u_la0_top.bit_ct_rst_0          LUT4      F        Out     0.627     5.150 r     -         
N_438                           Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u          LUT4      I0       In      -         5.739 r     -         
u_la0_top.bit_ct_rst_u          LUT4      F        Out     0.604     6.343 r     -         
bit_ct_rst                      Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[2]        LUT3      I1       In      -         6.931 r     -         
u_la0_top.bit_count_3[2]        LUT3      F        Out     0.627     7.558 r     -         
bit_count_3[2]                  Net       -        -       0.000     -           1         
u_la0_top.bit_count[2]          DFFC      D        In      -         7.558 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 7.625 is 4.027(52.8%) logic and 3.598(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

              Starting                                                                    Arrival           
Instance      Reference     Type        Pin                       Net                     Time        Slack 
              Clock                                                                                         
------------------------------------------------------------------------------------------------------------
u_gw_jtag     System        GW_JTAG     update_dr_o               update_dr               0.000       -0.522
u_gw_jtag     System        GW_JTAG     shift_dr_capture_dr_o     shift_dr_capture_dr     0.000       0.538 
u_gw_jtag     System        GW_JTAG     test_logic_reset_o        gao_jtag_reset          0.000       4.760 
u_gw_jtag     System        GW_JTAG     enable_er1_o              enable_er1              0.000       5.953 
u_gw_jtag     System        GW_JTAG     tdi_o                     gao_jtag_tdi            0.000       5.953 
============================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                            Required           
Instance                            Reference     Type        Pin           Net                         Time         Slack 
                                    Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------
u_gw_jtag                           System        GW_JTAG     tdo_er1_i     tdo_er1                     2.955        -0.522
u_la0_top.bit_count[2]              System        DFFC        D             bit_count_3[2]              6.541        0.399 
u_la0_top.bit_count[0]              System        DFFC        D             bit_count_3[0]              6.541        0.518 
u_la0_top.bit_count[3]              System        DFFC        D             bit_count_3[3]              6.541        0.518 
u_la0_top.data_out_shift_reg[0]     System        DFFCE       D             N_88_i                      6.541        0.538 
u_la0_top.data_out_shift_reg[1]     System        DFFCE       D             data_out_shift_reg_4[1]     6.541        0.562 
u_la0_top.data_out_shift_reg[2]     System        DFFCE       D             data_out_shift_reg_4[2]     6.541        0.562 
u_la0_top.data_out_shift_reg[3]     System        DFFCE       D             data_out_shift_reg_4[3]     6.541        0.562 
u_la0_top.address_counter[0]        System        DFFCE       CE            addr_ct_en                  6.541        0.567 
u_la0_top.address_counter[1]        System        DFFCE       CE            addr_ct_en                  6.541        0.567 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.955
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.955

    - Propagation time:                      3.477
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.522

    Number of logic level(s):                2
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_gw_jtag / tdo_er1_i
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                            Pin             Pin               Arrival     No. of    
Name                          Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_gw_jtag                     GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                     Net         -               -       0.723     -           23        
u_la0_top.module_tdo_o_iv     LUT4        I1              In      -         0.723 r     -         
u_la0_top.module_tdo_o_iv     LUT4        F               Out     0.627     1.350 r     -         
control[7]                    Net         -               -       0.589     -           1         
u_icon_top.u_MUX16            MUX16       I0              In      -         1.938 r     -         
u_icon_top.u_MUX16            MUX16       O               Out     0.950     2.889 r     -         
tdo_o                         Net         -               -       0.589     -           1         
u_gw_jtag                     GW_JTAG     tdo_er1_i       In      -         3.477 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 3.477 is 1.577(45.4%) logic and 1.900(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      6.142
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.399

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                           Pin             Pin               Arrival     No. of    
Name                         Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_gw_jtag                    GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                    Net         -               -       0.723     -           23        
u_la0_top.g0_12              LUT4        I0              In      -         0.723 r     -         
u_la0_top.g0_12              LUT4        F               Out     0.604     1.327 r     -         
N_364                        Net         -               -       0.589     -           4         
u_la0_top.g0_0               LUT4        I0              In      -         1.915 r     -         
u_la0_top.g0_0               LUT4        F               Out     0.604     2.519 r     -         
module_next_state[0]         Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0       LUT4        I1              In      -         3.107 r     -         
u_la0_top.bit_ct_rst_0       LUT4        F               Out     0.627     3.735 r     -         
N_438                        Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u       LUT4        I0              In      -         4.323 r     -         
u_la0_top.bit_ct_rst_u       LUT4        F               Out     0.604     4.927 r     -         
bit_ct_rst                   Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[2]     LUT3        I1              In      -         5.515 r     -         
u_la0_top.bit_count_3[2]     LUT3        F               Out     0.627     6.142 r     -         
bit_count_3[2]               Net         -               -       0.000     -           1         
u_la0_top.bit_count[2]       DFFC        D               In      -         6.142 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 6.210 is 3.133(50.5%) logic and 3.077(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      6.041
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.500

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                           Pin             Pin               Arrival     No. of    
Name                         Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_gw_jtag                    GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                    Net         -               -       0.723     -           23        
u_la0_top.g0_0_sx            LUT3        I1              In      -         0.723 r     -         
u_la0_top.g0_0_sx            LUT3        F               Out     0.627     1.350 r     -         
g0_0_sx                      Net         -               -       0.441     -           1         
u_la0_top.g0_0               LUT4        I1              In      -         1.791 r     -         
u_la0_top.g0_0               LUT4        F               Out     0.627     2.418 r     -         
module_next_state[0]         Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0       LUT4        I1              In      -         3.006 r     -         
u_la0_top.bit_ct_rst_0       LUT4        F               Out     0.627     3.634 r     -         
N_438                        Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u       LUT4        I0              In      -         4.222 r     -         
u_la0_top.bit_ct_rst_u       LUT4        F               Out     0.604     4.826 r     -         
bit_ct_rst                   Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[2]     LUT3        I1              In      -         5.414 r     -         
u_la0_top.bit_count_3[2]     LUT3        F               Out     0.627     6.041 r     -         
bit_count_3[2]               Net         -               -       0.000     -           1         
u_la0_top.bit_count[2]       DFFC        D               In      -         6.041 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 6.109 is 3.179(52.0%) logic and 2.929(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      6.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.518

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                           Pin             Pin               Arrival     No. of    
Name                         Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_gw_jtag                    GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                    Net         -               -       0.723     -           23        
u_la0_top.g0_12              LUT4        I0              In      -         0.723 r     -         
u_la0_top.g0_12              LUT4        F               Out     0.604     1.327 r     -         
N_364                        Net         -               -       0.589     -           4         
u_la0_top.g0_0               LUT4        I0              In      -         1.915 r     -         
u_la0_top.g0_0               LUT4        F               Out     0.604     2.519 r     -         
module_next_state[0]         Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0       LUT4        I1              In      -         3.107 r     -         
u_la0_top.bit_ct_rst_0       LUT4        F               Out     0.627     3.735 r     -         
N_438                        Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u       LUT4        I0              In      -         4.323 r     -         
u_la0_top.bit_ct_rst_u       LUT4        F               Out     0.604     4.927 r     -         
bit_ct_rst                   Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[0]     LUT3        I2              In      -         5.515 r     -         
u_la0_top.bit_count_3[0]     LUT3        F               Out     0.508     6.024 r     -         
bit_count_3[0]               Net         -               -       0.000     -           1         
u_la0_top.bit_count[0]       DFFC        D               In      -         6.024 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 6.091 is 3.014(49.5%) logic and 3.077(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.608
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.541

    - Propagation time:                      6.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.518

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=3.304 period=6.608) on pin CLK

Instance / Net                           Pin             Pin               Arrival     No. of    
Name                         Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_gw_jtag                    GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                    Net         -               -       0.723     -           23        
u_la0_top.g0_12              LUT4        I0              In      -         0.723 r     -         
u_la0_top.g0_12              LUT4        F               Out     0.604     1.327 r     -         
N_364                        Net         -               -       0.589     -           4         
u_la0_top.g0_0               LUT4        I0              In      -         1.915 r     -         
u_la0_top.g0_0               LUT4        F               Out     0.604     2.519 r     -         
module_next_state[0]         Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0       LUT4        I1              In      -         3.107 r     -         
u_la0_top.bit_ct_rst_0       LUT4        F               Out     0.627     3.735 r     -         
N_438                        Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u       LUT4        I0              In      -         4.323 r     -         
u_la0_top.bit_ct_rst_u       LUT4        F               Out     0.604     4.927 r     -         
bit_ct_rst                   Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[3]     LUT4        I2              In      -         5.515 r     -         
u_la0_top.bit_count_3[3]     LUT4        F               Out     0.508     6.024 r     -         
bit_count_3[3]               Net         -               -       0.000     -           1         
u_la0_top.bit_count[3]       DFFC        D               In      -         6.024 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 6.091 is 3.014(49.5%) logic and 3.077(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 254MB peak: 256MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 254MB peak: 256MB)

---------------------------------------
Resource Usage Report for gw_gao 

Mapping to part: gw2a_18pbga484-7
Cell usage:
ALU             64 uses
DFF             9 uses
DFFC            50 uses
DFFCE           193 uses
DFFNC           4 uses
DFFNP           2 uses
DFFP            5 uses
DFFPE           32 uses
GSR             1 use
GW_JTAG         1 use
INV             3 uses
MUX2_LUT5       9 uses
MUX2_LUT6       1 use
SDPB            1 use
LUT2            60 uses
LUT3            103 uses
LUT4            239 uses
MUX16           1 use

I/O ports: 14
I/O primitives: 4
IBUF           3 uses
OBUF           1 use

I/O Register bits:                  0
Register bits not including I/Os:   295 of 15552 (1%)

RAM/ROM usage summary
Block Rams : 1 of 46 (2%)

Total load per clock:
   gw_gao|I_phy1_rxc_c: 1
   gw_gao|control0_inferred_clock[0]: 244

@S |Mapping Summary:
Total  LUTs: 410 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 80MB peak: 256MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue Aug 11 18:54:24 2020

###########################################################]
