(edif Synopsys_edif (edifVersion 2 0 0) (edifLevel 0)
 (keywordMap (keywordLevel 0))
 (status
  (written (timeStamp 2002 4 8 15 15 10)
   (program "Synopsys Design Compiler" (Version "1999.10"))
   (dataOrigin "company") (author "designer")
  )
 )
 (external pdt2 (edifLevel 0) (technology (numberDefinition))
  (cell FLIP_FLOP_D_RESET (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port RESET (direction INPUT)) (port CK (direction INPUT))
     (port D (direction INPUT)) (port Q (direction OUTPUT))
    )
   )
  )
  (cell NOR3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell INV_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)))
   )
  )
  (cell OR3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell OR_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
 )
 (library DESIGNS (edifLevel 0) (technology (numberDefinition))
  (cell b02 (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port reset (direction INPUT)) (port clock (direction INPUT))
     (port linea (direction INPUT)) (port u (direction OUTPUT))
    )
    (contents
     (instance (rename stato_reg_2_ "stato_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_1_ "stato_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_0_ "stato_reg[0]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance u_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance U52
      (viewRef Netlist_representation (cellRef NOR3_GATE (libraryRef pdt2)))
     )
     (instance U53
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U54
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U55
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U56
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U57
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U58
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U59
      (viewRef Netlist_representation (cellRef OR3_GATE (libraryRef pdt2)))
     )
     (instance U60
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U61
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U62
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U63
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U64
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U65
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U66
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U67
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U68
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U69
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U70
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U71
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U72
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (net (rename stato_2_ "stato[2]")
      (joined (portRef I1 (instanceRef U55)) (portRef I2 (instanceRef U59))
       (portRef I1 (instanceRef U67)) (portRef Q (instanceRef stato_reg_2_))
      )
     )
     (net (rename stato48_1_ "stato48[1]")
      (joined (portRef D (instanceRef stato_reg_1_))
       (portRef O (instanceRef U57))
      )
     )
     (net (rename stato_1_ "stato[1]")
      (joined (portRef I1 (instanceRef U52)) (portRef I3 (instanceRef U59))
       (portRef I1 (instanceRef U60)) (portRef I2 (instanceRef U62))
       (portRef I2 (instanceRef U65)) (portRef I1 (instanceRef U70))
       (portRef I2 (instanceRef U72)) (portRef Q (instanceRef stato_reg_1_))
      )
     )
     (net (rename stato_0_ "stato[0]")
      (joined (portRef I2 (instanceRef U52)) (portRef I1 (instanceRef U56))
       (portRef I1 (instanceRef U61)) (portRef I1 (instanceRef U65))
       (portRef I1 (instanceRef U69)) (portRef I1 (instanceRef U71))
       (portRef Q (instanceRef stato_reg_0_))
      )
     )
     (net linea
      (joined (portRef linea) (portRef I1 (instanceRef U58))
       (portRef I1 (instanceRef U59)) (portRef I1 (instanceRef U62))
       (portRef I1 (instanceRef U66)) (portRef I1 (instanceRef U72))
      )
     )
     (net reset
      (joined (portRef reset) (portRef RESET (instanceRef u_reg))
       (portRef RESET (instanceRef stato_reg_0_))
       (portRef RESET (instanceRef stato_reg_1_))
       (portRef RESET (instanceRef stato_reg_2_))
      )
     )
     (net clock
      (joined (portRef clock) (portRef CK (instanceRef u_reg))
       (portRef CK (instanceRef stato_reg_0_))
       (portRef CK (instanceRef stato_reg_1_))
       (portRef CK (instanceRef stato_reg_2_))
      )
     )
     (net u54
      (joined (portRef D (instanceRef u_reg)) (portRef O (instanceRef U52)))
     )
     (net (rename stato48_2_ "stato48[2]")
      (joined (portRef D (instanceRef stato_reg_2_))
       (portRef O (instanceRef U54))
      )
     )
     (net u (joined (portRef u) (portRef Q (instanceRef u_reg))))
     (net (rename stato48_0_ "stato48[0]")
      (joined (portRef D (instanceRef stato_reg_0_))
       (portRef O (instanceRef U53))
      )
     )
     (net n109
      (joined (portRef I3 (instanceRef U70)) (portRef O (instanceRef U56)))
     )
     (net n110
      (joined (portRef I1 (instanceRef U53)) (portRef O (instanceRef U65)))
     )
     (net n111
      (joined (portRef I2 (instanceRef U53)) (portRef O (instanceRef U64)))
     )
     (net n112
      (joined (portRef I1 (instanceRef U54)) (portRef O (instanceRef U61)))
     )
     (net n113
      (joined (portRef I2 (instanceRef U54)) (portRef O (instanceRef U60)))
     )
     (net n114
      (joined (portRef I3 (instanceRef U52)) (portRef I2 (instanceRef U70))
       (portRef I2 (instanceRef U66)) (portRef I3 (instanceRef U64))
       (portRef I1 (instanceRef U63)) (portRef O (instanceRef U55))
      )
     )
     (net n115
      (joined (portRef I1 (instanceRef U57)) (portRef O (instanceRef U70)))
     )
     (net n116
      (joined (portRef I2 (instanceRef U57)) (portRef O (instanceRef U69)))
     )
     (net n117
      (joined (portRef I2 (instanceRef U71)) (portRef I2 (instanceRef U67))
       (portRef O (instanceRef U58))
      )
     )
     (net n118
      (joined (portRef I2 (instanceRef U61)) (portRef O (instanceRef U59)))
     )
     (net n119
      (joined (portRef I2 (instanceRef U60)) (portRef O (instanceRef U68)))
     )
     (net n120
      (joined (portRef I2 (instanceRef U63)) (portRef O (instanceRef U62)))
     )
     (net n121
      (joined (portRef I2 (instanceRef U69)) (portRef O (instanceRef U63)))
     )
     (net n122
      (joined (portRef I1 (instanceRef U64)) (portRef O (instanceRef U72)))
     )
     (net n123
      (joined (portRef I2 (instanceRef U64)) (portRef O (instanceRef U71)))
     )
     (net n124
      (joined (portRef I2 (instanceRef U68)) (portRef O (instanceRef U66)))
     )
     (net n125
      (joined (portRef I1 (instanceRef U68)) (portRef O (instanceRef U67)))
     )
    )
   )
  )
 )
 (design Synopsys_edif (cellRef b02 (libraryRef DESIGNS)))
)
