

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Mon Aug 16 06:49:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        false_RAW_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   20|   20|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |       17|       17|         4|          2|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|     153|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     153|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_101_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln8_fu_147_p2       |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_126_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln5_fu_107_p2      |      icmp|   0|  0|   9|           4|           5|
    |reuse_select_fu_140_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 124|         106|         105|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_84_p4  |   9|          2|    4|          8|
    |i_reg_80                   |   9|          2|    4|          8|
    |reuse_addr_reg_fu_42       |   9|          2|   64|        128|
    |reuse_reg_fu_46            |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  70|         15|  106|        215|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln5_reg_171                 |   4|   0|    4|          0|
    |add_ln8_reg_196                 |  32|   0|   32|          0|
    |addr_cmp_reg_191                |   1|   0|    1|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |hist_addr_reg_185               |   8|   0|    8|          0|
    |i_reg_80                        |   4|   0|    4|          0|
    |icmp_ln5_reg_176                |   1|   0|    1|          0|
    |icmp_ln5_reg_176_pp0_iter1_reg  |   1|   0|    1|          0|
    |reuse_addr_reg_fu_42            |  64|   0|   64|          0|
    |reuse_reg_fu_46                 |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 153|   0|  153|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|in_r_address0  |  out|    3|   ap_memory|          in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0        |   in|   32|   ap_memory|          in_r|         array|
|hist_address0  |  out|    8|   ap_memory|          hist|         array|
|hist_ce0       |  out|    1|   ap_memory|          hist|         array|
|hist_we0       |  out|    1|   ap_memory|          hist|         array|
|hist_d0        |  out|   32|   ap_memory|          hist|         array|
|hist_address1  |  out|    8|   ap_memory|          hist|         array|
|hist_ce1       |  out|    1|   ap_memory|          hist|         array|
|hist_q1        |   in|   32|   ap_memory|          hist|         array|
+---------------+-----+-----+------------+--------------+--------------+

