// Seed: 2795245702
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  type_8 id_3 (
      .id_0((1)),
      .id_1(1),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5((id_0)),
      .id_6(id_2),
      .id_7(1'b0)
  );
  logic id_4;
  type_10(
      1'b0, 1
  );
  logic   id_5;
  type_11 id_6 = id_3;
endmodule
`default_nettype id_0
