# Verilog implementation

You can run the Verilog codes with the following commands (10 testcases are provided):

To source the licnese,

`$ source ncverilog.sh`

For the RTL simulation (x = 1-10),

`$ source SW.sh x`

For the simulation after Synthesis (x = 1-10),

`$ source SW_syn.sh x`

The reports for timing, area and power are provided.

<br/>

Note: The tsmc13.v file is not provided on github.
