Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 03:55:26 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design1_wrapper_control_sets_placed.rpt
| Design       : design1_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   107 |
| Unused register locations in slices containing registers |   251 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             377 |          131 |
| No           | No                    | Yes                    |              82 |           28 |
| No           | Yes                   | No                     |             322 |          138 |
| Yes          | No                    | No                     |             284 |           75 |
| Yes          | No                    | Yes                    |              41 |           17 |
| Yes          | Yes                   | No                     |             835 |          268 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                              Enable Signal                                                                                             |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
|  design1_i/ClockDivider_0/U0/divided_clock                     |                                                                                                                                                                                                        |                                                                                                                                                     |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                     |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                              |                1 |              1 |
| ~design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                             |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              2 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                       |                                                                                                                                                     |                2 |              2 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                         |                1 |              3 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     |                                                                                                                                                                                                        | design1_i/Hamming_weight_0/U0/temp[3]                                                                                                               |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Convert_10_8_to_8_10_FSM_0/U0/ready                                                                                                                                                          | btnC_IBUF                                                                                                                                           |                2 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/v_hamming                                                                                                                                                                |                                                                                                                                                     |                1 |              4 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                     |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/addr_in[3]_i_1_n_0                                                                                                                                                      | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                1 |              4 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Synchronization/E[0]                                                                                                                                                  | btnC_IBUF                                                                                                                                           |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                1 |              4 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                3 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                2 |              4 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              4 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixRow                                                                                                                                                 | btnC_IBUF                                                                                                                                           |                3 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                     |                                                                                                                                                     |                2 |              6 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixCol                                                                                                                                                 | btnC_IBUF                                                                                                                                           |                3 |              7 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][0] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][1] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][2] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][3] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][4] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][5] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][6] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][9] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][7] |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][8] |                                                                                                                                                                                                        |                                                                                                                                                     |                3 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                2 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                3 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              8 |
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                     |                2 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[23]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[71]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                5 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[7]_i_1_n_0                                                                                                                                                     | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[15]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[31]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[47]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                2 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[63]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                             |                4 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                     |                7 |              8 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                     |                1 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                          |                                                                                                                                                     |                4 |             10 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Synchronization/VCount_1                                                                                                                                              | btnC_IBUF                                                                                                                                           |                3 |             10 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             11 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/ready                 |                                                                                                                                                                                                        |                                                                                                                                                     |               11 |             13 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                4 |             14 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/final_word[9]_i_1_n_0                                                                                                                                                    |                                                                                                                                                     |                2 |             14 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/s_hamming                                                                                                                                                                |                                                                                                                                                     |                2 |             15 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             20 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                     | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                6 |             21 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                6 |             23 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                3 |             23 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               10 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                     |                6 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                           | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                     |               10 |             32 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                     |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index[31]_i_2_n_0                                                                                                                                      | design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index[31]_i_1_n_0                                                                                   |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               14 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               15 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                     |               11 |             33 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               17 |             43 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Serial_Dbg_Intf.capture_1_reg                                                                                                                                        |                                                                                                                                                     |               12 |             47 |
|  design1_i/VGA_for_block_0/Clock50In                           |                                                                                                                                                                                                        | btnC_IBUF                                                                                                                                           |               18 |             52 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                   |               23 |             64 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                     |               10 |             75 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               30 |             79 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     |                                                                                                                                                                                                        |                                                                                                                                                     |               30 |             88 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                                     |               16 |            128 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               68 |            140 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        |                                                                                                                                                     |               70 |            211 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               66 |            218 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    17 |
| 5      |                     2 |
| 6      |                     5 |
| 7      |                     1 |
| 8      |                    30 |
| 10     |                     2 |
| 11     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    31 |
+--------+-----------------------+


