module RAM_backspace
#(parameter DATA_WIDTH=12, parameter ADDR_WIDTH=12)
(
	input [ADDR_WIDTH-1:0] outaddr, 
	input clk,
	output reg [DATA_WIDTH-1:0] q
	//output [6:0] hex1,
	//output [6:0] hex0
);
	
	reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
	//reg [ADDR_WIDTH-1:0] addr_reg=0;
	reg [DATA_WIDTH-1:0] q=0;
	wire clk_1s;
	//integer i;
	
	initial
	begin
		$readmemh("F:/FPGA Project/ep11/vga_font.txt", ram, 0, 4095);
	end
	
	my_clock clock(clk, clk_1s);
	//my_hex h1(q[7:4], hex1);
	//my_hex h0(q[3:0], hex0);
	
	always @ (posedge clk_1s)
	begin
		q <= ram[addr_reg];
		//addr_reg <= outaddr;
	end

endmodule
