# Schematic
>
> The gate was constructed from the Dynamic 3-Input NAND and Hi-Skew Inverter cells.  
> <img src="https://github.com/marz-dax/dynamic-cmos-cla-adder/blob/ffcfb7c11d976fe353e43cf58415ef06c5282cdd/domino-gates/and3-dom/schematic/and3_dom_sch.png" width="800">
>
# HSpice
>
> Fo4 Delay (parasitic extraction).  
y3 is the output of the DUT with a load 4x larger than the gate.  
y2 is the output of a pair of FO4 gates.   
> Falling propagation delay of 731ps | Rising propagation delay of 205ps  
> <img src="https://github.com/marz-dax/dynamic-cmos-cla-adder/blob/ffcfb7c11d976fe353e43cf58415ef06c5282cdd/domino-gates/and3-dom/hspice/and3_dom_fo4_pex.png" width="800">
> 
# Layout
>
> Height = 90 lambda | Width = 185 lambda  
> <img src="https://github.com/marz-dax/dynamic-cmos-cla-adder/blob/ffcfb7c11d976fe353e43cf58415ef06c5282cdd/domino-gates/and3-dom/layout/and3_dom_layout.png" width="800">