$date
	Tue Sep 20 22:47:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module additional_tb $end
$var wire 1 ! f $end
$var reg 5 " S [4:0] $end
$var reg 32 # W [0:31] $end
$scope module test $end
$var wire 5 $ S [4:0] $end
$var wire 32 % W [0:31] $end
$var wire 1 ! f $end
$var wire 4 & X [0:3] $end
$scope module m1 $end
$var wire 3 ' S [2:0] $end
$var wire 8 ( W [0:7] $end
$var reg 1 ) f $end
$upscope $end
$scope module m2 $end
$var wire 3 * S [2:0] $end
$var wire 8 + W [0:7] $end
$var reg 1 , f $end
$upscope $end
$scope module m3 $end
$var wire 3 - S [2:0] $end
$var wire 8 . W [0:7] $end
$var reg 1 / f $end
$upscope $end
$scope module m4 $end
$var wire 3 0 S [2:0] $end
$var wire 8 1 W [0:7] $end
$var reg 1 2 f $end
$upscope $end
$scope module m5 $end
$var wire 2 3 S [1:0] $end
$var wire 4 4 W [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 4
b1 3
02
b0 1
b11 0
0/
b0 .
b11 -
1,
b10000 +
b11 *
0)
b0 (
b11 '
b100 &
b100000000000000000000 %
b1011 $
b100000000000000000000 #
b1011 "
1!
$end
#10
0!
1)
b1110 &
b1110 4
1/
b11 3
b11111111 (
b11111111 +
b11111111 .
b11101111 1
b11011 "
b11011 $
b11111111111111111111111111101111 #
b11111111111111111111111111101111 %
#20
1!
b1111 &
b1111 4
12
b101 '
b101 *
b101 -
b101 0
b10 3
b1010101 (
b1010101 +
b1010101 .
b1010101 1
b10101 "
b10101 $
b1010101010101010101010101010101 #
b1010101010101010101010101010101 %
#30
0!
0)
0,
0/
b0 &
b0 4
02
b110 '
b110 *
b110 -
b110 0
b10110 "
b10110 $
#40
