Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 07 20:55:28 2018
| Host         : DESKTOP-1VTC6TD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopMod_timing_summary_routed.rpt -rpx TopMod_timing_summary_routed.rpx
| Design       : TopMod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.001        0.000                      0                  317        0.131        0.000                      0                  317        3.000        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.001        0.000                      0                  317        0.131        0.000                      0                  317       19.500        0.000                       0                   308  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.001ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ls/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.895ns  (logic 2.085ns (19.138%)  route 8.810ns (80.862%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 r  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 f  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 f  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.821     8.396    a/V/b/t1
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.520 r  a/V/b/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.291     9.811    a/tt/b/t0
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.124     9.935 r  a/tt/b/d2_i_1__33/O
                         net (fo=1, routed)           0.000     9.935    ls/outC_0
    SLICE_X9Y24          FDRE                                         r  ls/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.433    38.438    ls/clk_out
    SLICE_X9Y24          FDRE                                         r  ls/d2/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.029    38.936    ls/d2
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 29.001    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ls/d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.521ns  (logic 2.085ns (19.817%)  route 8.436ns (80.183%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 r  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 f  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 f  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.821     8.396    a/V/b/t1
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.520 r  a/V/b/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.918     9.438    a/sl/t0_1
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.562 r  a/sl/d3_i_1__26/O
                         net (fo=1, routed)           0.000     9.562    ls/outC_3
    SLICE_X10Y24         FDRE                                         r  ls/d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.434    38.439    ls/clk_out
    SLICE_X10Y24         FDRE                                         r  ls/d3/C
                         clock pessimism              0.577    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)        0.079    39.000    ls/d3
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/sl/t1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.348ns  (logic 2.085ns (20.148%)  route 8.263ns (79.852%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 r  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 f  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 f  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.109     8.684    a/V/b/t1
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  a/V/b/t1_i_3__7/O
                         net (fo=1, routed)           0.457     9.265    a/sl/V/b/t0_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.389 r  a/sl/V/b/t1_i_1/O
                         net (fo=1, routed)           0.000     9.389    a/sl/D_1
    SLICE_X12Y18         FDRE                                         r  a/sl/t1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.440    38.445    a/sl/clk_out
    SLICE_X12Y18         FDRE                                         r  a/sl/t1/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    38.991    a/sl/t1
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.720ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ls/d0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.237ns  (logic 2.085ns (20.367%)  route 8.152ns (79.633%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 r  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 f  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 f  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.821     8.396    a/V/b/t1
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.520 r  a/V/b/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.634     9.154    a/sl/t0_1
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.278 r  a/sl/d0_i_1__31/O
                         net (fo=1, routed)           0.000     9.278    ls/outC_2
    SLICE_X10Y24         FDRE                                         r  ls/d0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.434    38.439    ls/clk_out
    SLICE_X10Y24         FDRE                                         r  ls/d0/C
                         clock pessimism              0.577    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)        0.077    38.998    ls/d0
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 29.720    

Slack (MET) :             29.727ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ls/d1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 2.085ns (20.373%)  route 8.149ns (79.627%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 r  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 f  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 f  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.821     8.396    a/V/b/t1
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.520 r  a/V/b/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.631     9.151    a/sl/t0_1
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  a/sl/d1_i_1__32/O
                         net (fo=1, routed)           0.000     9.275    ls/outC_1
    SLICE_X10Y24         FDRE                                         r  ls/d1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.434    38.439    ls/clk_out
    SLICE_X10Y24         FDRE                                         r  ls/d1/C
                         clock pessimism              0.577    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)        0.081    39.002    ls/d1
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 29.727    

Slack (MET) :             30.184ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/sl/t2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.085ns (21.319%)  route 7.695ns (78.681%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  a/V/b/d1/Q
                         net (fo=65, routed)          5.473     4.932    a/V/b/syc6_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.297     5.229 r  a/V/b/color1_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.229    a/v6/vertGap/S[3]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.605 r  a/v6/vertGap/color1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.605    a/v6/vertGap/color1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.859 f  a/v6/vertGap/color1_carry__0/CO[0]
                         net (fo=1, routed)           0.625     6.485    a/V/b/d3_13[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.367     6.852 r  a/V/b/t3_i_2__3/O
                         net (fo=4, routed)           0.599     7.451    a/V/b/t3_72
    SLICE_X4Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.575 r  a/V/b/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.821     8.396    a/V/b/t1
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.520 f  a/V/b/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.177     8.697    a/sl/t0_1
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  a/sl/t2_i_1/O
                         net (fo=1, routed)           0.000     8.821    a/sl/D_2
    SLICE_X10Y18         FDRE                                         r  a/sl/t2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.441    38.446    a/sl/clk_out
    SLICE_X10Y18         FDRE                                         r  a/sl/t2/C
                         clock pessimism              0.577    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.077    39.005    a/sl/t2
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                 30.184    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h1/t3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 1.869ns (19.947%)  route 7.501ns (80.053%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  a/V/b/d1/Q
                         net (fo=65, routed)          4.064     3.523    a/sl/V/b/d4_2[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.297     3.820 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.406     4.227    a/sl/V/c/d0_5[1]
    SLICE_X13Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.612 r  a/sl/V/c/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.612    a/sl/V/b/CO[0]
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.883 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_3/CO[0]
                         net (fo=1, routed)           1.002     5.884    a/tt/b/d4_0[0]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.373     6.257 r  a/tt/b/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          2.029     8.286    a/h1/d2_3
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124     8.410 r  a/h1/t3_i_1__6/O
                         net (fo=1, routed)           0.000     8.410    a/h1/D_3
    SLICE_X1Y19          FDRE                                         r  a/h1/t3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.508    38.513    a/h1/clk_out
    SLICE_X1Y19          FDRE                                         r  a/h1/t3/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.029    39.011    a/h1/t3
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 30.601    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v5/t3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 1.869ns (20.052%)  route 7.452ns (79.948%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  a/V/b/d1/Q
                         net (fo=65, routed)          4.064     3.523    a/sl/V/b/d4_2[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.297     3.820 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.406     4.227    a/sl/V/c/d0_5[1]
    SLICE_X13Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.612 r  a/sl/V/c/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.612    a/sl/V/b/CO[0]
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.883 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_3/CO[0]
                         net (fo=1, routed)           1.002     5.884    a/tt/b/d4_0[0]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.373     6.257 r  a/tt/b/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          1.980     8.237    a/v5/d2_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     8.361 r  a/v5/t3_i_1__3/O
                         net (fo=1, routed)           0.000     8.361    a/v5/D_3
    SLICE_X3Y3           FDRE                                         r  a/v5/t3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.519    38.524    a/v5/clk_out
    SLICE_X3Y3           FDRE                                         r  a/v5/t3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)        0.031    39.024    a/v5/t3
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v4/t3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 1.869ns (20.163%)  route 7.401ns (79.837%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  a/V/b/d1/Q
                         net (fo=65, routed)          4.064     3.523    a/sl/V/b/d4_2[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.297     3.820 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.406     4.227    a/sl/V/c/d0_5[1]
    SLICE_X13Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.612 r  a/sl/V/c/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.612    a/sl/V/b/CO[0]
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.883 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_3/CO[0]
                         net (fo=1, routed)           1.002     5.884    a/tt/b/d4_0[0]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.373     6.257 r  a/tt/b/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          1.929     8.186    a/v4/d2_2
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.310 r  a/v4/t3_i_1__2/O
                         net (fo=1, routed)           0.000     8.310    a/v4/D_3
    SLICE_X5Y12          FDRE                                         r  a/v4/t3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.513    38.518    a/v4/clk_out
    SLICE_X5Y12          FDRE                                         r  a/v4/t3/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.029    39.016    a/v4/t3
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.763ns  (required time - arrival time)
  Source:                 a/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h5/t3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.869ns (20.291%)  route 7.342ns (79.709%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.552    -0.960    a/V/b/clk_out
    SLICE_X11Y22         FDRE                                         r  a/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  a/V/b/d1/Q
                         net (fo=65, routed)          4.064     3.523    a/sl/V/b/d4_2[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.297     3.820 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.406     4.227    a/sl/V/c/d0_5[1]
    SLICE_X13Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.612 r  a/sl/V/c/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.612    a/sl/V/b/CO[0]
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.883 r  a/sl/V/b/vgaGreen_OBUF[3]_inst_i_3/CO[0]
                         net (fo=1, routed)           1.002     5.884    a/tt/b/d4_0[0]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.373     6.257 r  a/tt/b/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          1.870     8.127    a/h5/d2_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  a/h5/t3_i_1__10/O
                         net (fo=1, routed)           0.000     8.251    a/h5/D_3
    SLICE_X3Y18          FDRE                                         r  a/h5/t3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         1.509    38.514    a/h5/clk_out
    SLICE_X3Y18          FDRE                                         r  a/h5/t3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.031    39.014    a/h5/t3
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 30.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 a/v5/t3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v5/t2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.091%)  route 0.079ns (29.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.595    -0.586    a/v5/clk_out
    SLICE_X3Y3           FDRE                                         r  a/v5/t3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  a/v5/t3/Q
                         net (fo=5, routed)           0.079    -0.366    a/v5/tt/c/t3_0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  a/v5/tt/c/t2_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    a/v5/D_2
    SLICE_X2Y3           FDRE                                         r  a/v5/t2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.866    -0.824    a/v5/clk_out
    SLICE_X2Y3           FDRE                                         r  a/v5/t2/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.452    a/v5/t2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a/v2/t3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v2/t2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.590%)  route 0.143ns (43.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.566    -0.615    a/v2/clk_out
    SLICE_X9Y4           FDRE                                         r  a/v2/t3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  a/v2/t3/Q
                         net (fo=4, routed)           0.143    -0.332    a/v2/tt/c/t3_1
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  a/v2/tt/c/t2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    a/v2/D_2
    SLICE_X8Y3           FDRE                                         r  a/v2/t2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.836    -0.854    a/v2/clk_out
    SLICE_X8Y3           FDRE                                         r  a/v2/t2/C
                         clock pessimism              0.254    -0.599    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.121    -0.478    a/v2/t2
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 a/v3/t1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v3/t3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.565    -0.616    a/v3/clk_out
    SLICE_X11Y9          FDRE                                         r  a/v3/t1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  a/v3/t1/Q
                         net (fo=6, routed)           0.141    -0.335    a/v3/d2_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  a/v3/t3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    a/v3/D_3
    SLICE_X10Y9          FDRE                                         r  a/v3/t3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.835    -0.855    a/v3/clk_out
    SLICE_X10Y9          FDRE                                         r  a/v3/t3/C
                         clock pessimism              0.251    -0.603    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.121    -0.482    a/v3/t3
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 a/v2/t2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v2/tt/c/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.387%)  route 0.097ns (31.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.566    -0.615    a/v2/clk_out
    SLICE_X8Y3           FDRE                                         r  a/v2/t2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  a/v2/t2/Q
                         net (fo=6, routed)           0.097    -0.355    a/v2/tt/c/t2_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.045    -0.310 r  a/v2/tt/c/d2_i_1__5/O
                         net (fo=1, routed)           0.000    -0.310    a/v2/tt/c/Din_0_0
    SLICE_X9Y3           FDRE                                         r  a/v2/tt/c/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.836    -0.854    a/v2/tt/c/clk_out
    SLICE_X9Y3           FDRE                                         r  a/v2/tt/c/d2/C
                         clock pessimism              0.251    -0.602    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091    -0.511    a/v2/tt/c/d2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a/h4/t3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h4/t2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.832%)  route 0.125ns (40.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.588    -0.593    a/h4/clk_out
    SLICE_X1Y18          FDRE                                         r  a/h4/t3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  a/h4/t3/Q
                         net (fo=6, routed)           0.125    -0.328    a/h4/tt/c/t3_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.045    -0.283 r  a/h4/tt/c/t2_i_1__10/O
                         net (fo=1, routed)           0.000    -0.283    a/h4/D_2
    SLICE_X3Y17          FDRE                                         r  a/h4/t2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.858    -0.832    a/h4/clk_out
    SLICE_X3Y17          FDRE                                         r  a/h4/t2/C
                         clock pessimism              0.253    -0.578    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.092    -0.486    a/h4/t2
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 a/v7/t2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/v7/tt/c/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.272%)  route 0.139ns (42.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.566    -0.615    a/v7/clk_out
    SLICE_X13Y6          FDRE                                         r  a/v7/t2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  a/v7/t2/Q
                         net (fo=6, routed)           0.139    -0.336    a/v7/tt/c/t2
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  a/v7/tt/c/d2_i_1__15/O
                         net (fo=1, routed)           0.000    -0.291    a/v7/tt/c/Din_0_0
    SLICE_X15Y5          FDRE                                         r  a/v7/tt/c/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.836    -0.854    a/v7/tt/c/clk_out
    SLICE_X15Y5          FDRE                                         r  a/v7/tt/c/d2/C
                         clock pessimism              0.254    -0.599    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.091    -0.508    a/v7/tt/c/d2
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 a/sl/V/b/d1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/sl/V/b/d0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.567    -0.614    a/sl/V/b/clk_out
    SLICE_X12Y1          FDRE                                         r  a/sl/V/b/d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  a/sl/V/b/d1/Q
                         net (fo=12, routed)          0.117    -0.333    a/sl/V/b/d0_1
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  a/sl/V/b/d0_i_1/O
                         net (fo=1, routed)           0.000    -0.288    a/sl/V/b/Din_2
    SLICE_X13Y1          FDRE                                         r  a/sl/V/b/d0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.837    -0.853    a/sl/V/b/clk_out
    SLICE_X13Y1          FDRE                                         r  a/sl/V/b/d0/C
                         clock pessimism              0.251    -0.601    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.091    -0.510    a/sl/V/b/d0
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 a/h4/tt/c/d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h4/tt/c/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.588    -0.593    a/h4/tt/c/clk_out
    SLICE_X6Y16          FDRE                                         r  a/h4/tt/c/d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  a/h4/tt/c/d2/Q
                         net (fo=14, routed)          0.138    -0.291    a/h4/tt/c/d2_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  a/h4/tt/c/d2_i_1__24/O
                         net (fo=1, routed)           0.000    -0.246    a/h4/tt/c/Din_0_0
    SLICE_X6Y16          FDRE                                         r  a/h4/tt/c/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.857    -0.833    a/h4/tt/c/clk_out
    SLICE_X6Y16          FDRE                                         r  a/h4/tt/c/d2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.121    -0.472    a/h4/tt/c/d2
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 a/h7/t2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h7/tt/c/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.544%)  route 0.149ns (44.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.562    -0.619    a/h7/clk_out
    SLICE_X13Y14         FDRE                                         r  a/h7/t2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  a/h7/t2/Q
                         net (fo=6, routed)           0.149    -0.330    a/h7/tt/c/t2_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  a/h7/tt/c/d2_i_1__29/O
                         net (fo=1, routed)           0.000    -0.285    a/h7/tt/c/Din_0_0
    SLICE_X15Y13         FDRE                                         r  a/h7/tt/c/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.831    -0.859    a/h7/tt/c/clk_out
    SLICE_X15Y13         FDRE                                         r  a/h7/tt/c/d2/C
                         clock pessimism              0.254    -0.604    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.092    -0.512    a/h7/tt/c/d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 a/h2/tt/c/d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            a/h2/tt/c/d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.596    -0.585    a/h2/tt/c/clk_out
    SLICE_X3Y0           FDRE                                         r  a/h2/tt/c/d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  a/h2/tt/c/d2/Q
                         net (fo=15, routed)          0.134    -0.310    a/h2/tt/c/d2_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.045    -0.265 r  a/h2/tt/c/d2_i_1__20/O
                         net (fo=1, routed)           0.000    -0.265    a/h2/tt/c/Din_0_1
    SLICE_X3Y0           FDRE                                         r  a/h2/tt/c/d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=306, routed)         0.867    -0.823    a/h2/tt/c/clk_out
    SLICE_X3Y0           FDRE                                         r  a/h2/tt/c/d2/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.092    -0.493    a/h2/tt/c/d2
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y14      a/h1/tt/b/d0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y15      a/h1/tt/b/d1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y15      a/h1/tt/b/d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y14      a/h1/tt/b/d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y3       a/h2/tt/b/d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y8      a/h3/tt/c/d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y8      a/h3/tt/c/d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y9      a/h6/t0__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     a11/d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     a/H/b/d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     a/H/b/d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     a/V/b/d0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     a/V/b/d1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     a/V/b/d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     b1/d0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     b1/d1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     b1/d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     b1/d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      a/h1/tt/b/d0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y15      a/h1/tt/b/d1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y15      a/h1/tt/b/d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      a/h1/tt/b/d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y3       a/h2/tt/b/d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y8      a/h3/tt/c/d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y8      a/h3/tt/c/d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y9      a/h6/t0__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y9      a/h6/t0__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y8       a/h6/t1__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



