# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/94384/Desktop/Quartus/Lab1/5_Full_Adder/RTL {C:/Users/94384/Desktop/Quartus/Lab1/5_Full_Adder/RTL/fulladder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:43:41 on Oct 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/94384/Desktop/Quartus/Lab1/5_Full_Adder/RTL" C:/Users/94384/Desktop/Quartus/Lab1/5_Full_Adder/RTL/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 21:43:41 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
