// Seed: 213461772
module module_0 #(
    parameter id_2 = 32'd35
) (
    input  logic id_1,
    input  logic _id_2,
    output reg   id_3
);
  assign id_2 = 1;
  initial begin
    id_3 <= #1 1'b0;
  end
  defparam id_4.id_5 = id_5[id_2[1'b0]];
endmodule
