<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

</twCmdLine><twDesign>ISERDES_8bit.ncd</twDesign><twDesignPath>ISERDES_8bit.ncd</twDesignPath><twPCF>ISERDES_8bit.pcf</twPCF><twPcfPath>ISERDES_8bit.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>168</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.671</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X51Y209.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.329</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.415</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y203.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.498</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.894</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>2.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>81.8</twPctLog><twPctRoute>18.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X51Y209.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.381</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.856</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.3</twPctLog><twPctRoute>23.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.467</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y203.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.550</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.842</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y208.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.415</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.501</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y203.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.736</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.584</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.228</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y208.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>81.1</twPctLog><twPctRoute>18.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_4 (SLICE_X51Y204.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_4</twDest><twTotPathDel>0.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y204.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;4&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_4</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_12 (SLICE_X51Y208.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.813</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_12</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_12</twDest><twTotPathDel>0.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_12</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y208.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y208.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;12&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_12</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_1 (SLICE_X51Y202.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.852</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_1</twDest><twTotPathDel>0.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.386</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;1&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_0/CK" locationPin="SLICE_X51Y202.CLK" clockNet="Quarts"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_1/CK" locationPin="SLICE_X51Y202.CLK" clockNet="Quarts"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_2/CK" locationPin="SLICE_X51Y203.CLK" clockNet="Quarts"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;</twPinLimitBanner><twPinLimit anchorID="36" type="MAXPERIOD" name="Tdcmpco" slack="3.126" period="12.500" constraintValue="12.500" deviceLimit="15.626" freqLimit="63.996" physResource="DLL/DCM_ADV_INST/CLK2X" logResource="DLL/DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="DLL/CLK2X_BUF"/><twPinLimit anchorID="37" type="MAXPERIOD" name="Tdcmpc" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLKIN" logResource="DLL/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="DLL/CLKIN_IBUFG"/><twPinLimit anchorID="38" type="MAXPERIOD" name="Tdcmpco" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLK0" logResource="DLL/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="DLL/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.358</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_3 (SLICE_X96Y157.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.821</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_3</twDest><twTotPathDel>3.271</twTotPathDel><twClkSkew dest = "5.904" src = "5.924">0.020</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y172.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y157.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y157.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_3</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>3.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_2 (SLICE_X96Y157.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.821</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_2</twDest><twTotPathDel>3.271</twTotPathDel><twClkSkew dest = "5.904" src = "5.924">0.020</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y172.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y157.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y157.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_2</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>3.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_5 (SLICE_X96Y155.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.996</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_5</twDest><twTotPathDel>3.094</twTotPathDel><twClkSkew dest = "5.902" src = "5.924">0.022</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y172.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_5</twComp><twBEL>TriggerData_5</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>3.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PowerUp2/Trig (SLICE_X77Y169.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">CntTest/count_2</twSrc><twDest BELType="FF">PowerUp2/Trig</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "5.813" src = "5.854">0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CntTest/count_2</twSrc><twDest BELType='FF'>PowerUp2/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X79Y171.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y169.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y169.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig_mux00001</twBEL><twBEL>PowerUp2/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_3 (SLICE_X96Y157.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">GroupAmp_3</twSrc><twDest BELType="FF">TriggerData_3</twDest><twTotPathDel>0.753</twTotPathDel><twClkSkew dest = "5.904" src = "5.880">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_3</twSrc><twDest BELType='FF'>TriggerData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y159.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp><twBEL>GroupAmp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y157.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.504</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y157.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_3</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.504</twRouteDel><twTotDel>0.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_2 (SLICE_X96Y157.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="FF">GroupAmp_2</twSrc><twDest BELType="FF">TriggerData_2</twDest><twTotPathDel>0.771</twTotPathDel><twClkSkew dest = "5.904" src = "5.880">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_2</twSrc><twDest BELType='FF'>TriggerData_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y159.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp><twBEL>GroupAmp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y157.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.521</twDelInfo><twComp>GroupAmp&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y157.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_2</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>0.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="53" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp1/Trig/CLK" logResource="PowerUp1/Trig/CK" locationPin="SLICE_X79Y161.CLK" clockNet="Clk40"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp2/Trig/CLK" logResource="PowerUp2/Trig/CK" locationPin="SLICE_X77Y169.CLK" clockNet="Clk40"/><twPinLimit anchorID="55" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp0/CLK" logResource="PowerUp0/CK" locationPin="SLICE_X76Y168.CLK" clockNet="Clk40"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>640</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>217</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.855</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Sub_Ped_3 (SLICE_X84Y173.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.645</twSlack><twSrc BELType="RAM">Mrom__varindex0000</twSrc><twDest BELType="FF">Sub_Ped_3</twDest><twTotPathDel>3.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>Mrom__varindex0000</twSrc><twDest BELType='FF'>Sub_Ped_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X2Y21.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y21.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>Test_3_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Sub_Ped&lt;3&gt;</twComp><twBEL>Sub_Ped_3</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>1.228</twRouteDel><twTotDel>3.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Sub_Ped_2 (SLICE_X84Y173.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.898</twSlack><twSrc BELType="RAM">Mrom__varindex0000</twSrc><twDest BELType="FF">Sub_Ped_2</twDest><twTotPathDel>3.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>Mrom__varindex0000</twSrc><twDest BELType='FF'>Sub_Ped_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X2Y21.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y21.DOA2</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y173.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>Test_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Sub_Ped&lt;3&gt;</twComp><twBEL>Sub_Ped_2</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>3.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TrigDes_o (SLICE_X99Y203.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.935</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">TrigDes_o</twDest><twTotPathDel>3.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>TrigDes_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X93Y168.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y203.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y203.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>TrigDes_o</twComp><twBEL>TrigDes_o</twBEL></twPathDel><twLogDel>1.311</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>3.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">CntTest/count_3</twSrc><twDest BELType="RAM">Mrom__varindex0000</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.784" src = "0.812">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>CntTest/count_3</twSrc><twDest BELType='RAM'>Mrom__varindex0000</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X79Y171.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y21.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>CntTest/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y21.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>-2.8</twPctLog><twPctRoute>102.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">CntTest/count_6</twSrc><twDest BELType="RAM">Mrom__varindex0000</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.784" src = "0.809">0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>CntTest/count_6</twSrc><twDest BELType='RAM'>Mrom__varindex0000</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X79Y173.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/count_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y21.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y21.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">CntTest/count_4</twSrc><twDest BELType="RAM">Mrom__varindex0000</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.784" src = "0.809">0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>CntTest/count_4</twSrc><twDest BELType='RAM'>Mrom__varindex0000</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X79Y172.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/count_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y21.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y21.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="10.000" period="12.500" constraintValue="12.500" deviceLimit="2.500" freqLimit="400.000" physResource="Mrom__varindex0000/CLKA" logResource="Mrom__varindex0000/CLKA" locationPin="RAMB16_X2Y21.CLKA" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="AllReset/CLK" logResource="Mshreg_AllReset/SRL16E/WS" locationPin="SLICE_X90Y168.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="72" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="GroupSum&lt;3&gt;/CLK" logResource="Mshreg_GroupSum_2/SRL16E/WS" locationPin="SLICE_X86Y163.CLK" clockNet="ADC_CLK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>118</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.650</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_4 (SLICE_X57Y162.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.675</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_4</twDest><twTotPathDel>3.824</twTotPathDel><twClkSkew dest = "5.713" src = "5.826">0.113</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X79Y161.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;4&gt;</twComp><twBEL>ADCTest/count_4</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>2.252</twRouteDel><twTotDel>3.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.241</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_4</twDest><twTotPathDel>3.271</twTotPathDel><twClkSkew dest = "5.713" src = "5.813">0.100</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X77Y169.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;4&gt;</twComp><twBEL>ADCTest/count_4</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>1.699</twRouteDel><twTotDel>3.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_5 (SLICE_X56Y160.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.721</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_5</twDest><twTotPathDel>3.779</twTotPathDel><twClkSkew dest = "5.714" src = "5.826">0.112</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X79Y161.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y160.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;5&gt;</twComp><twBEL>ADCTest/count_5</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.287</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_5</twDest><twTotPathDel>3.226</twTotPathDel><twClkSkew dest = "5.714" src = "5.813">0.099</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X77Y169.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y160.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;5&gt;</twComp><twBEL>ADCTest/count_5</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_3 (SLICE_X56Y162.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.723</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_3</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew dest = "5.713" src = "5.826">0.113</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X79Y161.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;3&gt;</twComp><twBEL>ADCTest/count_3</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>2.084</twRouteDel><twTotDel>3.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.289</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_3</twDest><twTotPathDel>3.223</twTotPathDel><twClkSkew dest = "5.713" src = "5.813">0.100</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X77Y169.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y168.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y168.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;3&gt;</twComp><twBEL>ADCTest/count_3</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>3.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_16 (SLICE_X48Y129.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_15</twSrc><twDest BELType="FF">ShiftReg_test/tmp_16</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "0.758" src = "0.744">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_15</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X51Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;15&gt;</twComp><twBEL>ShiftReg_test/tmp_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y129.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>ShiftReg_test/tmp&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>ShiftReg_test/tmp&lt;17&gt;</twComp><twBEL>ShiftReg_test/tmp_16</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_21 (SLICE_X49Y129.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_20</twSrc><twDest BELType="FF">ShiftReg_test/tmp_21</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_20</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X49Y129.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;21&gt;</twComp><twBEL>ShiftReg_test/tmp_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y129.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ShiftReg_test/tmp&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>ShiftReg_test/tmp&lt;21&gt;</twComp><twBEL>ShiftReg_test/tmp_21</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_15 (SLICE_X51Y129.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_14</twSrc><twDest BELType="FF">ShiftReg_test/tmp_15</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_14</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X51Y129.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;15&gt;</twComp><twBEL>ShiftReg_test/tmp_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y129.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ShiftReg_test/tmp&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>ShiftReg_test/tmp&lt;15&gt;</twComp><twBEL>ShiftReg_test/tmp_15</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;21&gt;/SR" logResource="ShiftReg_test/tmp_21/SR" locationPin="SLICE_X49Y129.SR" clockNet="ADCtest_reg_sset"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;21&gt;/SR" logResource="ShiftReg_test/tmp_21/SR" locationPin="SLICE_X49Y129.SR" clockNet="ADCtest_reg_sset"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;21&gt;/SR" logResource="ShiftReg_test/tmp_20/SR" locationPin="SLICE_X49Y129.SR" clockNet="ADCtest_reg_sset"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="96"><twConstRollup name="TS_MuxClock_in" fullName="TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="7.710" errors="0" errorRollup="0" items="0" itemsRollup="793"/><twConstRollup name="TS_DLL_CLK0_BUF" fullName="TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="25.000" prefType="period" actual="7.358" actualRollup="N/A" errors="0" errorRollup="0" items="35" itemsRollup="0"/><twConstRollup name="TS_DLL_CLK2X_BUF" fullName="TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="12.500" prefType="period" actual="3.855" actualRollup="N/A" errors="0" errorRollup="0" items="640" itemsRollup="0"/><twConstRollup name="TS_DLL_CLKDV_BUF" fullName="TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="50.000" prefType="period" actual="8.650" actualRollup="N/A" errors="0" errorRollup="0" items="118" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="11"><twDest>MuxClock_in</twDest><twClk2SU><twSrc>MuxClock_in</twSrc><twRiseRise>4.325</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="100" twDestWidth="6"><twDest>Qclock</twDest><twClk2SU><twSrc>Qclock</twSrc><twRiseRise>2.671</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="101"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>961</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>515</twConnCnt></twConstCov><twStats anchorID="102"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 09 18:05:42 2019 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 374 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
