The error is due to a mistake in the named port mapping during the instantiation of ChildModule. In the instantiation, you are trying to connect a signal to a port named â€œbâ€ (i.e., using .b(in)), but ChildModule doesnâ€™t have any port with the name â€œbâ€â€”it only has ports named â€œaâ€ and â€œc.â€ Hereâ€™s whatâ€™s happening step by step:

1. In ChildModule, the port declaration is as follows:
â€ƒâ€ƒâ€¢ input wire a
â€ƒâ€ƒâ€¢ output wire c

2. However, in the instantiation inside module top18, you have:
â€ƒâ€ƒâ€¢ .a(clk)
â€ƒâ€ƒâ€¢ .b(in)â€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒ-- Error: â€œbâ€ does not exist in ChildModule
â€ƒâ€ƒâ€¢ .c(x)

3. Since Verilog uses named port mapping, it expects the port names to exactly match those defined in the module. The port â€œbâ€ is unknown in ChildModule, so the simulator (or synthesis tool) generates an error.

To fix the issue, do one of the following:

â€¢ Remove the erroneous port connection .b(in) if it was added by mistake. The instantiation should only reference existing ports, so modify it to:
â€ƒâ€ƒChildModule child_inst (
â€ƒâ€ƒâ€ƒ.a(clk),
â€ƒâ€ƒâ€ƒ.c(x)
â€ƒâ€ƒ);

â€¢ Alternatively, if the design intent was to have an additional input port named â€œbâ€ in ChildModule, then you must update ChildModuleâ€™s definition to include that port. For example:
â€ƒâ€ƒmodule ChildModule (
â€ƒâ€ƒâ€ƒinput wire a,
â€ƒâ€ƒâ€ƒinput wire b,â€ƒ// Added port
â€ƒâ€ƒâ€ƒoutput wire c
â€ƒâ€ƒ);
â€ƒâ€ƒâ€ƒ// Modify the moduleâ€™s functionality accordingly
â€ƒâ€ƒendmodule

Given your code, the simplest fix is to remove or correct the port mapping so that only the defined ports ("a" and "c") are used.

ğŸ” Related Documents:

- source_documents\Quick Start Guide to Verilog.pdf: mistakes in the signal order. The syntax for positional port mapping is as follows:
module_name : <instance_identifier> (signal1, signal2, etc.);
Example 4.2 shows how to create the same structural Verilog model as in Example 4.1, but using
positional port mapping instead.
52
â€¢
Chapter 4: Structural Design and Hierarchy...

- source_documents\Quick Start Guide to Verilog.pdf: Exercise Problems
Section 4.1: Structural Design Constructs
4.1.1
How many times can a lower-level module be
instantiated?
4.1.2
Which port mapping technique is more com-
pact, explicit or positional?
4.1.3
Which port mapping technique is less prone to
connection errors because the names of the
lower-level ports are listed within the mapping?
4.1.4
Would it make sense to design a lower-level
module to implement an AND gate in Verilog?
4.1.5
When would it makes more sense to build a...

- source_documents\verilog_2001_ref_guide.pdf: 8
   Verilog HDL Quick Reference Guide
5.0
Module Definitions
Verilog HDL models are represented as modules.  
(refer to the next page for the syntax of port declarations) 
port_name can be either:
â€¢ A simple name, which implicitly connects the port to an internal signal with
the same name.
â€¢ A name with an explicit internal connection, in the form of
.port_name(signal), which connects the port to an internal signal with a...

- source_documents\Quick Start Guide to Verilog.pdf: Â¼ 8â€™h42;
//-- A <Â¼ A + B
parameter BRA
Â¼ 8â€™h20;
//-- Branch Always
parameter BEQ
Â¼ 8â€™h23;
//-- Branch if ZÂ¼1
Now the program memory can be declared as an array type with initial values to deï¬ne the program.
The following Verilog shows how to declare the program memory and an example program to perform a
load, store, and a branch always. This program will continually write xâ€œAAâ€ to port_out_00.
160
â€¢
Chapter 11: Computer System Design...

- source_documents\Quick Start Guide to Verilog.pdf: begin
if (!reset)
port_out_00 <Â¼ 8â€™h00;
else
if ((address Â¼Â¼ 8â€™hE0) && (write))
port_out_00 <Â¼ data_in;
end
//-- port_out_01 (address E1)
always @ (posedge clock or negedge reset)
begin
if (!reset)
port_out_01 <Â¼ 8â€™h00;
else
if ((address Â¼Â¼ 8â€™hE1) && (write))
port_out_01 <Â¼ data_in;
end
:
â€œthe rest of the output port models go here. . .â€
:
11.3.3.4 Implementation of Input Ports in Verilog
The input ports do not contain storage but do require a mechanism to selectively route their...

- source_documents\verilog_2001_ref_guide.pdf: 18
   Verilog HDL Quick Reference Guide
    
    
Module Instance Examples
module reg4 (output wire [3:0] q,
             input  wire [3:0] d,
             input  wire       clk);
  //port order connection, no connection to 2nd port position
  dff u1 (q[0], , d[0], clk); 
  //port name connection, qb not connected 
  dff u2 (.clk(clk),.q(q[1]),.data(d[1]));
  //explicit parameter redefinition 
  dff u3 (q[2], ,d[2], clk); 
  defparam u3.delay = 3.2; 
  //in-line implicit parameter redefinition...
