Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  3 18:09:43 2020
| Host         : www1.ino.tifr.res.in running 64-bit unknown
| Command      : report_utilization -file cpu_block_wrapper_utilization_placed.rpt -pb cpu_block_wrapper_utilization_placed.pb
| Design       : cpu_block_wrapper
| Device       : xczu4cgsfvc784-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4087 |     0 |     87840 |  4.65 |
|   LUT as Logic             | 3843 |     0 |     87840 |  4.38 |
|   LUT as Memory            |  244 |     0 |     57600 |  0.42 |
|     LUT as Distributed RAM |  112 |     0 |           |       |
|     LUT as Shift Register  |  132 |     0 |           |       |
| CLB Registers              | 6045 |     0 |    175680 |  3.44 |
|   Register as Flip Flop    | 6045 |     0 |    175680 |  3.44 |
|   Register as Latch        |    0 |     0 |    175680 |  0.00 |
| CARRY8                     |   31 |     0 |     14640 |  0.21 |
| F7 Muxes                   |    0 |     0 |     58560 |  0.00 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 132   |          Yes |           - |          Set |
| 239   |          Yes |           - |        Reset |
| 119   |          Yes |         Set |            - |
| 5555  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1033 |     0 |     14640 |  7.06 |
|   CLBL                                     |  458 |     0 |           |       |
|   CLBM                                     |  575 |     0 |           |       |
| LUT as Logic                               | 3843 |     0 |     87840 |  4.38 |
|   using O5 output only                     |  220 |       |           |       |
|   using O6 output only                     | 2557 |       |           |       |
|   using O5 and O6                          | 1066 |       |           |       |
| LUT as Memory                              |  244 |     0 |     57600 |  0.42 |
|   LUT as Distributed RAM                   |  112 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   32 |       |           |       |
|     using O5 and O6                        |   80 |       |           |       |
|   LUT as Shift Register                    |  132 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  116 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
| CLB Registers                              | 6045 |     0 |    175680 |  3.44 |
|   Register driven from within the CLB      | 2855 |       |           |       |
|   Register driven from outside the CLB     | 3190 |       |           |       |
|     LUT in front of the register is unused | 2512 |       |           |       |
|     LUT in front of the register is used   |  678 |       |           |       |
| Unique Control Sets                        |  344 |       |     29280 |  1.17 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |       128 |  5.08 |
|   RAMB36/FIFO*    |    6 |     0 |       128 |  4.69 |
|     FIFO36E2 only |    1 |       |           |       |
|     RAMB36E2 only |    5 |       |           |       |
|   RAMB18          |    1 |     0 |       256 |  0.39 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        48 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    8 |     8 |       252 |  3.17 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    2 |     2 |        48 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    2 |     2 |        48 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       352 |  1.70 |
|   BUFGCE             |    1 |     0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    4 |     0 |        96 |  4.17 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |         4 |  25.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5555 |            Register |
| LUT6          | 1524 |                 CLB |
| LUT3          | 1013 |                 CLB |
| LUT5          |  910 |                 CLB |
| LUT4          |  726 |                 CLB |
| LUT2          |  609 |                 CLB |
| FDCE          |  239 |            Register |
| RAMD32        |  140 |                 CLB |
| FDPE          |  132 |            Register |
| LUT1          |  127 |                 CLB |
| FDSE          |  119 |            Register |
| SRLC32E       |   95 |                 CLB |
| SRL16E        |   53 |                 CLB |
| RAMD64E       |   32 |                 CLB |
| CARRY8        |   31 |                 CLB |
| RAMS32        |   20 |                 CLB |
| OBUF          |    6 |                 I/O |
| RAMB36E2      |    5 |           Block Ram |
| BUFG_GT       |    4 |               Clock |
| OBUFT         |    2 |                 I/O |
| INBUF         |    2 |                 I/O |
| IBUFCTRL      |    2 |              Others |
| BUFG_GT_SYNC  |    2 |               Clock |
| RAMB18E2      |    1 |           Block Ram |
| PS8           |    1 |            Advanced |
| MMCME4_ADV    |    1 |               Clock |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_CHANNEL |    1 |            Advanced |
| FIFO36E2      |    1 |           Block Ram |
| BUFG_PS       |    1 |               Clock |
| BUFGCE        |    1 |               Clock |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


