#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027fb200 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v000000000287cf40_0 .var "clk", 0 0;
v000000000287baa0_0 .var/i "f", 31 0;
v000000000287b3c0_0 .var/i "index", 31 0;
v000000000287c900_0 .var "reset", 0 0;
S_0000000002794440 .scope module, "CPU_Test1" "mipsCPUData1" 2 12, 3 1 0, S_00000000027fb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002877e40_0 .net "MOC", 0 0, v00000000028750a0_0;  1 drivers
v0000000002877da0_0 .net *"_s11", 3 0, L_0000000002880490;  1 drivers
v0000000002877620_0 .net "aluA", 31 0, v0000000002877bc0_0;  1 drivers
v0000000002877800_0 .net "aluB", 31 0, v000000000280ce50_0;  1 drivers
v0000000002878160_0 .net "aluCode", 5 0, v000000000280baf0_0;  1 drivers
v00000000028778a0_0 .net "aluOut", 31 0, v0000000002878520_0;  1 drivers
v0000000002877940_0 .net "aluSource", 1 0, v000000000280c9f0_0;  1 drivers
v000000000287b320_0 .net "andOut", 0 0, v0000000002877580_0;  1 drivers
v000000000287c720_0 .net "branch", 0 0, v000000000280c770_0;  1 drivers
v000000000287b820_0 .net "branchAddOut", 31 0, v0000000002878de0_0;  1 drivers
v000000000287ccc0_0 .net "branchSelect", 31 0, v000000000280c6d0_0;  1 drivers
v000000000287b0a0_0 .net "clk", 0 0, v000000000287cf40_0;  1 drivers
v000000000287cae0_0 .net "func", 5 0, v0000000002877080_0;  1 drivers
v000000000287ca40_0 .net "immediate", 0 0, v000000000280bc30_0;  1 drivers
v000000000287bc80_0 .net "instruction", 31 0, v0000000002875960_0;  1 drivers
v000000000287b140_0 .net "irLoad", 0 0, v000000000280bb90_0;  1 drivers
v000000000287b460_0 .net "jump", 0 0, v000000000280b410_0;  1 drivers
v000000000287c5e0_0 .net "jumpMuxOut", 31 0, v0000000002874d80_0;  1 drivers
v000000000287c180_0 .net "marLoad", 0 0, v00000000027e7820_0;  1 drivers
v000000000287b1e0_0 .net "mdrData", 31 0, v0000000002875280_0;  1 drivers
v000000000287bdc0_0 .net "mdrIn", 31 0, v00000000028774e0_0;  1 drivers
v000000000287b5a0_0 .net "mdrLoad", 0 0, v0000000002875140_0;  1 drivers
v000000000287bd20_0 .net "mdrSource", 0 0, v0000000002874c40_0;  1 drivers
v000000000287cd60_0 .net "memAdress", 31 0, v0000000002875be0_0;  1 drivers
v000000000287b500_0 .net "memData", 31 0, v0000000002874600_0;  1 drivers
v000000000287c0e0_0 .net "memEnable", 0 0, v0000000002875640_0;  1 drivers
o000000000281e738 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287be60_0 .net "mem_to_reg", 0 0, o000000000281e738;  0 drivers
v000000000287c220_0 .net "next", 31 0, v00000000028751e0_0;  1 drivers
v000000000287c680_0 .net "npcLoad", 0 0, v00000000028756e0_0;  1 drivers
v000000000287cc20_0 .net "pcAdd4", 31 0, L_0000000002881a70;  1 drivers
v000000000287cb80_0 .net "pcLoad", 0 0, v0000000002874b00_0;  1 drivers
v000000000287c4a0_0 .net "pcOut", 31 0, v0000000002875d20_0;  1 drivers
v000000000287c360_0 .net "pcSelect", 0 0, v0000000002875dc0_0;  1 drivers
v000000000287c9a0_0 .net "regMuxOut", 4 0, v0000000002874ba0_0;  1 drivers
v000000000287b640_0 .net "regOutA", 31 0, v00000000028749c0_0;  1 drivers
v000000000287c7c0_0 .net "regOutB", 31 0, v0000000002875b40_0;  1 drivers
v000000000287c860_0 .net "regWrite", 0 0, v0000000002874060_0;  1 drivers
v000000000287bb40_0 .net "reset", 0 0, v000000000287c900_0;  1 drivers
v000000000287bf00_0 .net "rfSource", 0 0, v0000000002875a00_0;  1 drivers
v000000000287bfa0_0 .net "rw", 0 0, v000000000280b230_0;  1 drivers
v000000000287b960_0 .net "shftLeft28Out", 27 0, v00000000028779e0_0;  1 drivers
v000000000287b280_0 .net "shftLeftOut", 31 0, v00000000028782a0_0;  1 drivers
v000000000287b8c0_0 .net "signExtOut", 31 0, v0000000002877760_0;  1 drivers
o000000000281ea98 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287c040_0 .net "unSign", 0 0, o000000000281ea98;  0 drivers
v000000000287ba00_0 .net "zFlag", 0 0, v0000000002878b60_0;  1 drivers
L_00000000028803f0 .part v0000000002875960_0, 26, 6;
L_00000000028800d0 .part v0000000002875960_0, 0, 6;
L_00000000028807b0 .part v0000000002875960_0, 16, 5;
L_0000000002880670 .part v0000000002875960_0, 11, 5;
L_0000000002880490 .part L_0000000002881a70, 28, 4;
L_0000000002880fd0 .concat [ 28 4 0 0], v00000000028779e0_0, L_0000000002880490;
L_0000000002881d90 .part v0000000002875960_0, 21, 5;
L_0000000002880530 .part v0000000002875960_0, 16, 5;
L_00000000028819d0 .part v0000000002875960_0, 0, 16;
L_0000000002880a30 .part v0000000002875960_0, 0, 26;
S_00000000027945c0 .scope module, "ALU_Mux" "mux4inputs" 3 92, 4 47 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000280c130_0 .net "one", 31 0, v0000000002877760_0;  alias, 1 drivers
v000000000280ce50_0 .var "result", 31 0;
v000000000280c3b0_0 .net "s", 1 0, v000000000280c9f0_0;  alias, 1 drivers
L_0000000002882098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000280c450_0 .net "three", 31 0, L_0000000002882098;  1 drivers
v000000000280b870_0 .net "two", 31 0, v0000000002875280_0;  alias, 1 drivers
v000000000280cf90_0 .net "zero", 31 0, v0000000002875b40_0;  alias, 1 drivers
E_00000000027fdcc0/0 .event edge, v000000000280c3b0_0, v000000000280cf90_0, v000000000280c130_0, v000000000280b870_0;
E_00000000027fdcc0/1 .event edge, v000000000280c450_0;
E_00000000027fdcc0 .event/or E_00000000027fdcc0/0, E_00000000027fdcc0/1;
S_00000000027a69a0 .scope module, "Branch_Mux" "mux32" 3 94, 4 33 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000280b910_0 .net "one", 31 0, v0000000002878de0_0;  alias, 1 drivers
v000000000280c6d0_0 .var "result", 31 0;
v000000000280b9b0_0 .net "s", 0 0, v0000000002877580_0;  alias, 1 drivers
v000000000280bff0_0 .net "zero", 31 0, L_0000000002881a70;  alias, 1 drivers
E_00000000027fde40 .event edge, v000000000280b9b0_0, v000000000280bff0_0, v000000000280b910_0;
S_00000000027a6b20 .scope module, "Control_Unit" "control" 3 83, 5 1 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "memEnable"
    .port_info 5 /OUTPUT 1 "irLoad"
    .port_info 6 /OUTPUT 1 "pcLoad"
    .port_info 7 /OUTPUT 1 "npcLoad"
    .port_info 8 /OUTPUT 1 "rfSource"
    .port_info 9 /OUTPUT 1 "regWrite"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "branch"
    .port_info 12 /OUTPUT 1 "immediate"
    .port_info 13 /OUTPUT 1 "RW"
    .port_info 14 /OUTPUT 1 "marLoad"
    .port_info 15 /OUTPUT 1 "mdrLoad"
    .port_info 16 /OUTPUT 1 "mdrSource"
    .port_info 17 /OUTPUT 1 "pcSelect"
    .port_info 18 /OUTPUT 2 "aluSrc"
    .port_info 19 /OUTPUT 6 "aluCode"
v000000000280d030_0 .net "MOC", 0 0, v00000000028750a0_0;  alias, 1 drivers
v000000000280b230_0 .var "RW", 0 0;
v000000000280baf0_0 .var "aluCode", 5 0;
v000000000280c9f0_0 .var "aluSrc", 1 0;
v000000000280c770_0 .var "branch", 0 0;
v000000000280b2d0_0 .net "clk", 0 0, v000000000287cf40_0;  alias, 1 drivers
v000000000280bc30_0 .var "immediate", 0 0;
v000000000280bb90_0 .var "irLoad", 0 0;
v000000000280b410_0 .var "jump", 0 0;
v00000000027e7820_0 .var "marLoad", 0 0;
v0000000002875140_0 .var "mdrLoad", 0 0;
v0000000002874c40_0 .var "mdrSource", 0 0;
v0000000002875640_0 .var "memEnable", 0 0;
v00000000028756e0_0 .var "npcLoad", 0 0;
v0000000002874e20_0 .net "opCode", 5 0, L_00000000028803f0;  1 drivers
v0000000002874b00_0 .var "pcLoad", 0 0;
v0000000002875dc0_0 .var "pcSelect", 0 0;
v0000000002874060_0 .var "regWrite", 0 0;
v0000000002874240_0 .net "reset", 0 0, v000000000287c900_0;  alias, 1 drivers
v0000000002875a00_0 .var "rfSource", 0 0;
v0000000002874ce0_0 .var "state", 4 0;
E_00000000027fd840 .event posedge, v000000000280b2d0_0;
S_00000000027a6350 .scope module, "IR" "register" 3 77, 6 50 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002874f60_0 .net "in", 31 0, v0000000002874600_0;  alias, 1 drivers
v0000000002875f00_0 .net "load", 0 0, v000000000280bb90_0;  alias, 1 drivers
v0000000002875960_0 .var "result", 31 0;
E_00000000027fdd00 .event posedge, v000000000280bb90_0;
S_00000000027a3cd0 .scope module, "Jump_Mux" "mux32" 3 95, 4 33 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002875780_0 .net "one", 31 0, L_0000000002880fd0;  1 drivers
v0000000002874d80_0 .var "result", 31 0;
v00000000028747e0_0 .net "s", 0 0, v000000000280b410_0;  alias, 1 drivers
v0000000002874100_0 .net "zero", 31 0, v000000000280c6d0_0;  alias, 1 drivers
E_00000000027fe2c0 .event edge, v000000000280b410_0, v000000000280c6d0_0, v0000000002875780_0;
S_00000000027a3e50 .scope module, "MAR" "register" 3 74, 6 50 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002874ec0_0 .net "in", 31 0, v0000000002878520_0;  alias, 1 drivers
v00000000028758c0_0 .net "load", 0 0, v00000000027e7820_0;  alias, 1 drivers
v0000000002875be0_0 .var "result", 31 0;
E_00000000027fe540 .event posedge, v00000000027e7820_0;
S_0000000002775b80 .scope module, "MDR" "register" 3 75, 6 50 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v00000000028741a0_0 .net "in", 31 0, v00000000028774e0_0;  alias, 1 drivers
v0000000002875820_0 .net "load", 0 0, v0000000002875140_0;  alias, 1 drivers
v0000000002875280_0 .var "result", 31 0;
E_00000000027fe500 .event posedge, v0000000002875140_0;
S_0000000002775d00 .scope module, "Memory" "MemoryTest1" 3 105, 7 1 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /OUTPUT 1 "MOC"
    .port_info 5 /INPUT 1 "memEnable"
v00000000028750a0_0 .var "MOC", 0 0;
v0000000002874880 .array "Mem", 511 0, 7 0;
v0000000002875000_0 .net "address", 31 0, v0000000002875be0_0;  alias, 1 drivers
v00000000028742e0_0 .net "dataIn", 31 0, v0000000002875280_0;  alias, 1 drivers
v0000000002874380_0 .net "memEnable", 0 0, v0000000002875640_0;  alias, 1 drivers
v0000000002874600_0 .var "output_destination", 31 0;
v0000000002875aa0_0 .net "rw", 0 0, v000000000280b230_0;  alias, 1 drivers
E_00000000027fe3c0 .event posedge, v0000000002875640_0;
S_00000000027a6e40 .scope module, "NPC" "register" 3 76, 6 50 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v0000000002875c80_0 .net "in", 31 0, v0000000002874d80_0;  alias, 1 drivers
v0000000002874420_0 .net "load", 0 0, v00000000028756e0_0;  alias, 1 drivers
v00000000028751e0_0 .var "result", 31 0;
E_00000000027fe600 .event posedge, v00000000028756e0_0;
S_00000000027a6fc0 .scope module, "Program_Counter" "ProgramCounter" 3 80, 5 231 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002875320_0 .net "Clk", 0 0, v000000000287cf40_0;  alias, 1 drivers
v00000000028753c0_0 .net "Load", 0 0, v0000000002874b00_0;  alias, 1 drivers
v0000000002875460_0 .net "PCNext", 31 0, v00000000028751e0_0;  alias, 1 drivers
v0000000002875d20_0 .var "PCResult", 31 0;
v0000000002875e60_0 .net "Reset", 0 0, v000000000287c900_0;  alias, 1 drivers
E_00000000027fe640 .event posedge, v0000000002874b00_0;
S_0000000002790010 .scope module, "Register_File" "RegisterFile" 3 99, 8 1 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000028744c0_0 .net "A_Address", 4 0, L_0000000002881d90;  1 drivers
v00000000028749c0_0 .var "A_Data", 31 0;
v0000000002875500_0 .net "B_Address", 4 0, L_0000000002880530;  1 drivers
v0000000002875b40_0 .var "B_Data", 31 0;
v00000000028755a0_0 .net "C_Address", 4 0, v0000000002874ba0_0;  alias, 1 drivers
v0000000002874560_0 .net "C_Data", 31 0, v00000000028774e0_0;  alias, 1 drivers
v00000000028746a0_0 .net "Clk", 0 0, v000000000287cf40_0;  alias, 1 drivers
v0000000002874740 .array "Registers", 31 0, 31 0;
v0000000002874920_0 .net "Write", 0 0, v0000000002874c40_0;  alias, 1 drivers
v0000000002874740_0 .array/port v0000000002874740, 0;
v0000000002874740_1 .array/port v0000000002874740, 1;
v0000000002874740_2 .array/port v0000000002874740, 2;
E_00000000027fd980/0 .event edge, v00000000028744c0_0, v0000000002874740_0, v0000000002874740_1, v0000000002874740_2;
v0000000002874740_3 .array/port v0000000002874740, 3;
v0000000002874740_4 .array/port v0000000002874740, 4;
v0000000002874740_5 .array/port v0000000002874740, 5;
v0000000002874740_6 .array/port v0000000002874740, 6;
E_00000000027fd980/1 .event edge, v0000000002874740_3, v0000000002874740_4, v0000000002874740_5, v0000000002874740_6;
v0000000002874740_7 .array/port v0000000002874740, 7;
v0000000002874740_8 .array/port v0000000002874740, 8;
v0000000002874740_9 .array/port v0000000002874740, 9;
v0000000002874740_10 .array/port v0000000002874740, 10;
E_00000000027fd980/2 .event edge, v0000000002874740_7, v0000000002874740_8, v0000000002874740_9, v0000000002874740_10;
v0000000002874740_11 .array/port v0000000002874740, 11;
v0000000002874740_12 .array/port v0000000002874740, 12;
v0000000002874740_13 .array/port v0000000002874740, 13;
v0000000002874740_14 .array/port v0000000002874740, 14;
E_00000000027fd980/3 .event edge, v0000000002874740_11, v0000000002874740_12, v0000000002874740_13, v0000000002874740_14;
v0000000002874740_15 .array/port v0000000002874740, 15;
v0000000002874740_16 .array/port v0000000002874740, 16;
v0000000002874740_17 .array/port v0000000002874740, 17;
v0000000002874740_18 .array/port v0000000002874740, 18;
E_00000000027fd980/4 .event edge, v0000000002874740_15, v0000000002874740_16, v0000000002874740_17, v0000000002874740_18;
v0000000002874740_19 .array/port v0000000002874740, 19;
v0000000002874740_20 .array/port v0000000002874740, 20;
v0000000002874740_21 .array/port v0000000002874740, 21;
v0000000002874740_22 .array/port v0000000002874740, 22;
E_00000000027fd980/5 .event edge, v0000000002874740_19, v0000000002874740_20, v0000000002874740_21, v0000000002874740_22;
v0000000002874740_23 .array/port v0000000002874740, 23;
v0000000002874740_24 .array/port v0000000002874740, 24;
v0000000002874740_25 .array/port v0000000002874740, 25;
v0000000002874740_26 .array/port v0000000002874740, 26;
E_00000000027fd980/6 .event edge, v0000000002874740_23, v0000000002874740_24, v0000000002874740_25, v0000000002874740_26;
v0000000002874740_27 .array/port v0000000002874740, 27;
v0000000002874740_28 .array/port v0000000002874740, 28;
v0000000002874740_29 .array/port v0000000002874740, 29;
v0000000002874740_30 .array/port v0000000002874740, 30;
E_00000000027fd980/7 .event edge, v0000000002874740_27, v0000000002874740_28, v0000000002874740_29, v0000000002874740_30;
v0000000002874740_31 .array/port v0000000002874740, 31;
E_00000000027fd980/8 .event edge, v0000000002874740_31, v0000000002875500_0;
E_00000000027fd980 .event/or E_00000000027fd980/0, E_00000000027fd980/1, E_00000000027fd980/2, E_00000000027fd980/3, E_00000000027fd980/4, E_00000000027fd980/5, E_00000000027fd980/6, E_00000000027fd980/7, E_00000000027fd980/8;
S_0000000002876670 .scope module, "Register_Mux" "mux4" 3 90, 4 13 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002874a60_0 .net "one", 4 0, L_0000000002880670;  1 drivers
v0000000002874ba0_0 .var "result", 4 0;
v0000000002878480_0 .net "s", 0 0, v0000000002875a00_0;  alias, 1 drivers
v0000000002878d40_0 .net "zero", 4 0, L_00000000028807b0;  1 drivers
E_00000000027fe680 .event edge, v0000000002875a00_0, v0000000002878d40_0, v0000000002874a60_0;
S_0000000002876970 .scope module, "addFour" "addplus4" 3 112, 6 3 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000028820e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002878700_0 .net/2u *"_s0", 31 0, L_00000000028820e0;  1 drivers
v0000000002878a20_0 .net "pc", 31 0, v0000000002875d20_0;  alias, 1 drivers
v0000000002877440_0 .net "result", 31 0, L_0000000002881a70;  alias, 1 drivers
L_0000000002881a70 .arith/sum 32, v0000000002875d20_0, L_00000000028820e0;
S_00000000028767f0 .scope module, "adder" "adder" 3 113, 6 8 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002878ac0_0 .net "entry0", 31 0, v00000000028782a0_0;  alias, 1 drivers
v0000000002878f20_0 .net "entry1", 31 0, L_0000000002881a70;  alias, 1 drivers
v0000000002878de0_0 .var "result", 31 0;
E_00000000027fdec0 .event edge, v0000000002878ac0_0, v000000000280bff0_0;
S_00000000028764f0 .scope module, "alu" "ALU" 3 102, 9 1 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002878520_0 .var "Result", 31 0;
v0000000002878200_0 .net "a", 31 0, v0000000002877bc0_0;  alias, 1 drivers
v0000000002877f80_0 .net "b", 31 0, v000000000280ce50_0;  alias, 1 drivers
v00000000028771c0_0 .var "carryFlag", 0 0;
v0000000002878660_0 .var/i "counter", 31 0;
v0000000002877ee0_0 .var "negativeFlag", 0 0;
v0000000002877b20_0 .net "operation", 5 0, v0000000002877080_0;  alias, 1 drivers
v0000000002878340_0 .var "overFlowFlag", 0 0;
v00000000028783e0_0 .var "tempVar", 31 0;
v00000000028788e0_0 .var/i "var", 31 0;
v0000000002878b60_0 .var "zeroFlag", 0 0;
E_00000000027fdac0 .event edge, v0000000002877b20_0, v000000000280ce50_0, v0000000002878200_0;
S_0000000002876c70 .scope module, "funcMux" "mux6" 3 89, 4 23 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000028773a0_0 .net "one", 5 0, v000000000280baf0_0;  alias, 1 drivers
v0000000002877080_0 .var "result", 5 0;
v0000000002877120_0 .net "s", 0 0, v000000000280bc30_0;  alias, 1 drivers
v00000000028776c0_0 .net "zero", 5 0, L_00000000028800d0;  1 drivers
E_00000000027fe340 .event edge, v000000000280bc30_0, v00000000028776c0_0, v000000000280baf0_0;
S_0000000002876df0 .scope module, "mdrMux" "mux32" 3 93, 4 33 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002878980_0 .net "one", 31 0, v0000000002878520_0;  alias, 1 drivers
v00000000028774e0_0 .var "result", 31 0;
v0000000002878c00_0 .net "s", 0 0, o000000000281e738;  alias, 0 drivers
v0000000002877260_0 .net "zero", 31 0, v0000000002874600_0;  alias, 1 drivers
E_00000000027fdb40 .event edge, v0000000002878c00_0, v0000000002874f60_0, v0000000002874ec0_0;
S_00000000028761f0 .scope module, "pcMux" "mux32" 3 88, 4 33 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002878840_0 .net "one", 31 0, v0000000002875d20_0;  alias, 1 drivers
v0000000002877bc0_0 .var "result", 31 0;
v0000000002878e80_0 .net "s", 0 0, v0000000002875dc0_0;  alias, 1 drivers
v0000000002877d00_0 .net "zero", 31 0, v00000000028749c0_0;  alias, 1 drivers
E_00000000027fdf40 .event edge, v0000000002875dc0_0, v00000000028749c0_0, v0000000002875d20_0;
S_0000000002876af0 .scope module, "shftJump" "shftLeft28" 3 110, 6 20 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000028780c0_0 .net "in", 25 0, L_0000000002880a30;  1 drivers
v00000000028779e0_0 .var "result", 27 0;
E_00000000027fe440 .event edge, v00000000028780c0_0;
S_0000000002876070 .scope module, "shftLeft" "shftLeft" 3 111, 6 42 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002878ca0_0 .net "in", 31 0, v0000000002877760_0;  alias, 1 drivers
v00000000028782a0_0 .var "result", 31 0;
E_00000000027fdd80 .event edge, v000000000280c130_0;
S_0000000002876370 .scope module, "signExt" "signExtender" 3 109, 6 27 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002877300_0 .net "ins", 15 0, L_00000000028819d0;  1 drivers
v0000000002877760_0 .var "result", 31 0;
v0000000002877a80_0 .var "tempOnes", 15 0;
v00000000028785c0_0 .var "tempZero", 15 0;
v00000000028787a0_0 .net "unSign", 0 0, o000000000281ea98;  alias, 0 drivers
E_00000000027fdb80 .event edge, v0000000002877300_0;
S_0000000002879210 .scope module, "simpleAND" "AND" 3 114, 6 14 0, S_0000000002794440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002877c60_0 .net "Z_flag", 0 0, v0000000002878b60_0;  alias, 1 drivers
v0000000002878020_0 .net "branch", 0 0, v000000000280c770_0;  alias, 1 drivers
v0000000002877580_0 .var "result", 0 0;
E_00000000027fda80 .event edge, v0000000002878b60_0, v000000000280c770_0;
S_000000000280e160 .scope module, "instructMemTest1" "instructMemTest1" 7 47;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o000000000281ecd8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287ce00_0 .net "Enable", 0 0, o000000000281ecd8;  0 drivers
v000000000287cea0_0 .net "Instruction", 31 0, L_0000000002880850;  1 drivers
v000000000287bbe0 .array "Mem", 511 0, 7 0;
o000000000281ed38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000287b780_0 .net "PC", 31 0, o000000000281ed38;  0 drivers
v000000000287c2c0_0 .net *"_s0", 7 0, L_0000000002880cb0;  1 drivers
v000000000287c400_0 .net *"_s10", 32 0, L_0000000002881ed0;  1 drivers
v000000000287b6e0_0 .net *"_s12", 7 0, L_0000000002880df0;  1 drivers
v000000000287c540_0 .net *"_s14", 32 0, L_0000000002880210;  1 drivers
L_00000000028821b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287f4c0_0 .net *"_s17", 0 0, L_00000000028821b8;  1 drivers
L_0000000002882200 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000287fd80_0 .net/2u *"_s18", 32 0, L_0000000002882200;  1 drivers
v000000000287e660_0 .net *"_s2", 7 0, L_00000000028811b0;  1 drivers
v000000000287eca0_0 .net *"_s20", 32 0, L_0000000002880d50;  1 drivers
v000000000287e2a0_0 .net *"_s22", 7 0, L_0000000002881610;  1 drivers
v000000000287fc40_0 .net *"_s24", 32 0, L_00000000028805d0;  1 drivers
L_0000000002882248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287fb00_0 .net *"_s27", 0 0, L_0000000002882248;  1 drivers
L_0000000002882290 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000287e7a0_0 .net/2u *"_s28", 32 0, L_0000000002882290;  1 drivers
v000000000287fa60_0 .net *"_s30", 32 0, L_00000000028816b0;  1 drivers
v000000000287f100_0 .net *"_s4", 32 0, L_00000000028817f0;  1 drivers
L_0000000002882128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287fba0_0 .net *"_s7", 0 0, L_0000000002882128;  1 drivers
L_0000000002882170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000287fce0_0 .net/2u *"_s8", 32 0, L_0000000002882170;  1 drivers
L_0000000002880cb0 .array/port v000000000287bbe0, o000000000281ed38;
L_00000000028811b0 .array/port v000000000287bbe0, L_0000000002881ed0;
L_00000000028817f0 .concat [ 32 1 0 0], o000000000281ed38, L_0000000002882128;
L_0000000002881ed0 .arith/sum 33, L_00000000028817f0, L_0000000002882170;
L_0000000002880df0 .array/port v000000000287bbe0, L_0000000002880d50;
L_0000000002880210 .concat [ 32 1 0 0], o000000000281ed38, L_00000000028821b8;
L_0000000002880d50 .arith/sum 33, L_0000000002880210, L_0000000002882200;
L_0000000002881610 .array/port v000000000287bbe0, L_00000000028816b0;
L_00000000028805d0 .concat [ 32 1 0 0], o000000000281ed38, L_0000000002882248;
L_00000000028816b0 .arith/sum 33, L_00000000028805d0, L_0000000002882290;
L_0000000002880850 .concat [ 8 8 8 8], L_0000000002881610, L_0000000002880df0, L_00000000028811b0, L_0000000002880cb0;
S_000000000280e2e0 .scope module, "instructMemTest2" "instructMemTest2" 7 57;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o000000000281f0f8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287fe20_0 .net "Enable", 0 0, o000000000281f0f8;  0 drivers
v000000000287f240_0 .net "Instruction", 31 0, L_0000000002881250;  1 drivers
v000000000287e980 .array "Mem", 511 0, 7 0;
o000000000281f158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000287e700_0 .net "PC", 31 0, o000000000281f158;  0 drivers
v000000000287f740_0 .net *"_s0", 7 0, L_0000000002881e30;  1 drivers
v000000000287e340_0 .net *"_s10", 32 0, L_0000000002880710;  1 drivers
v000000000287f920_0 .net *"_s12", 7 0, L_0000000002881f70;  1 drivers
v000000000287fec0_0 .net *"_s14", 32 0, L_0000000002881b10;  1 drivers
L_0000000002882368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287e840_0 .net *"_s17", 0 0, L_0000000002882368;  1 drivers
L_00000000028823b0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000287f600_0 .net/2u *"_s18", 32 0, L_00000000028823b0;  1 drivers
v000000000287e3e0_0 .net *"_s2", 7 0, L_0000000002880990;  1 drivers
v000000000287eac0_0 .net *"_s20", 32 0, L_0000000002881570;  1 drivers
v000000000287e480_0 .net *"_s22", 7 0, L_0000000002880ad0;  1 drivers
v000000000287ff60_0 .net *"_s24", 32 0, L_0000000002881890;  1 drivers
L_00000000028823f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287e0c0_0 .net *"_s27", 0 0, L_00000000028823f8;  1 drivers
L_0000000002882440 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000287e8e0_0 .net/2u *"_s28", 32 0, L_0000000002882440;  1 drivers
v000000000287e160_0 .net *"_s30", 32 0, L_0000000002881bb0;  1 drivers
v000000000287efc0_0 .net *"_s4", 32 0, L_0000000002880c10;  1 drivers
L_00000000028822d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287f560_0 .net *"_s7", 0 0, L_00000000028822d8;  1 drivers
L_0000000002882320 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000287e200_0 .net/2u *"_s8", 32 0, L_0000000002882320;  1 drivers
L_0000000002881e30 .array/port v000000000287e980, o000000000281f158;
L_0000000002880990 .array/port v000000000287e980, L_0000000002880710;
L_0000000002880c10 .concat [ 32 1 0 0], o000000000281f158, L_00000000028822d8;
L_0000000002880710 .arith/sum 33, L_0000000002880c10, L_0000000002882320;
L_0000000002881f70 .array/port v000000000287e980, L_0000000002881570;
L_0000000002881b10 .concat [ 32 1 0 0], o000000000281f158, L_0000000002882368;
L_0000000002881570 .arith/sum 33, L_0000000002881b10, L_00000000028823b0;
L_0000000002880ad0 .array/port v000000000287e980, L_0000000002881bb0;
L_0000000002881890 .concat [ 32 1 0 0], o000000000281f158, L_00000000028823f8;
L_0000000002881bb0 .arith/sum 33, L_0000000002881890, L_0000000002882440;
L_0000000002881250 .concat [ 8 8 8 8], L_0000000002880ad0, L_0000000002881f70, L_0000000002880990, L_0000000002881e30;
S_0000000002797c70 .scope module, "instructMemTest3" "instructMemTest3" 7 67;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
o000000000281f518 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287e520_0 .net "Enable", 0 0, o000000000281f518;  0 drivers
v000000000287e5c0_0 .net "Instruction", 31 0, L_00000000028df970;  1 drivers
v000000000287ea20 .array "Mem", 511 0, 7 0;
o000000000281f578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000287ed40_0 .net "PC", 31 0, o000000000281f578;  0 drivers
v000000000287eb60_0 .net *"_s0", 7 0, L_0000000002881c50;  1 drivers
v000000000287ef20_0 .net *"_s10", 32 0, L_0000000002880e90;  1 drivers
v000000000287ec00_0 .net *"_s12", 7 0, L_0000000002881cf0;  1 drivers
v000000000287ede0_0 .net *"_s14", 32 0, L_0000000002881390;  1 drivers
L_0000000002882518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287ee80_0 .net *"_s17", 0 0, L_0000000002882518;  1 drivers
L_0000000002882560 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000287f060_0 .net/2u *"_s18", 32 0, L_0000000002882560;  1 drivers
v000000000287f7e0_0 .net *"_s2", 7 0, L_00000000028812f0;  1 drivers
v000000000287f1a0_0 .net *"_s20", 32 0, L_0000000002880f30;  1 drivers
v000000000287f6a0_0 .net *"_s22", 7 0, L_0000000002881110;  1 drivers
v000000000287f2e0_0 .net *"_s24", 32 0, L_0000000002881430;  1 drivers
L_00000000028825a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000287f380_0 .net *"_s27", 0 0, L_00000000028825a8;  1 drivers
L_00000000028825f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000287f420_0 .net/2u *"_s28", 32 0, L_00000000028825f0;  1 drivers
v000000000287f880_0 .net *"_s30", 32 0, L_00000000028814d0;  1 drivers
v000000000287f9c0_0 .net *"_s4", 32 0, L_0000000002881070;  1 drivers
L_0000000002882488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028808f0_0 .net *"_s7", 0 0, L_0000000002882488;  1 drivers
L_00000000028824d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002880b70_0 .net/2u *"_s8", 32 0, L_00000000028824d0;  1 drivers
L_0000000002881c50 .array/port v000000000287ea20, o000000000281f578;
L_00000000028812f0 .array/port v000000000287ea20, L_0000000002880e90;
L_0000000002881070 .concat [ 32 1 0 0], o000000000281f578, L_0000000002882488;
L_0000000002880e90 .arith/sum 33, L_0000000002881070, L_00000000028824d0;
L_0000000002881cf0 .array/port v000000000287ea20, L_0000000002880f30;
L_0000000002881390 .concat [ 32 1 0 0], o000000000281f578, L_0000000002882518;
L_0000000002880f30 .arith/sum 33, L_0000000002881390, L_0000000002882560;
L_0000000002881110 .array/port v000000000287ea20, L_00000000028814d0;
L_0000000002881430 .concat [ 32 1 0 0], o000000000281f578, L_00000000028825a8;
L_00000000028814d0 .arith/sum 33, L_0000000002881430, L_00000000028825f0;
L_00000000028df970 .concat [ 8 8 8 8], L_0000000002881110, L_0000000002881cf0, L_00000000028812f0, L_0000000002881c50;
S_0000000002797df0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o000000000281f938 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002880170_0 .net "one", 4 0, o000000000281f938;  0 drivers
v0000000002880350_0 .var "result", 4 0;
o000000000281f998 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002881750_0 .net "s", 1 0, o000000000281f998;  0 drivers
o000000000281f9c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028802b0_0 .net "two", 4 0, o000000000281f9c8;  0 drivers
o000000000281f9f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002881930_0 .net "zero", 4 0, o000000000281f9f8;  0 drivers
E_00000000027fe6c0 .event edge, v0000000002881750_0, v0000000002881930_0, v0000000002880170_0, v00000000028802b0_0;
    .scope S_00000000027a3e50;
T_0 ;
    %wait E_00000000027fe540;
    %load/vec4 v0000000002874ec0_0;
    %store/vec4 v0000000002875be0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002775b80;
T_1 ;
    %wait E_00000000027fe500;
    %load/vec4 v00000000028741a0_0;
    %store/vec4 v0000000002875280_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027a6e40;
T_2 ;
    %wait E_00000000027fe600;
    %load/vec4 v0000000002875c80_0;
    %store/vec4 v00000000028751e0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027a6350;
T_3 ;
    %wait E_00000000027fdd00;
    %load/vec4 v0000000002874f60_0;
    %store/vec4 v0000000002875960_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027a6fc0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002875d20_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000027a6fc0;
T_5 ;
    %wait E_00000000027fe640;
    %load/vec4 v0000000002875e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002875d20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000002875460_0;
    %cassign/vec4 v0000000002875d20_0;
    %cassign/link v0000000002875d20_0, v0000000002875460_0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027a6b20;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000027a6b20;
T_7 ;
    %wait E_00000000027fd840;
    %load/vec4 v0000000002874ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875dc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000280c9f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000280baf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874c40_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875dc0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000280c9f0_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000280baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e7820_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e7820_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000280baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280b230_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.3 ;
    %load/vec4 v000000000280d030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875640_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002874ce0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280bb90_0, 0, 1;
T_7.15 ;
    %jmp T_7.14;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875dc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000280c9f0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000280baf0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %load/vec4 v0000000002874e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %jmp T_7.31;
T_7.17 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.18 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.19 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.20 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.21 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.23 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.24 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.25 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.26 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.27 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.28 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.29 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.30 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.31;
T_7.31 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.5 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874b00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002874ce0_0, 0;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000028761f0;
T_8 ;
    %wait E_00000000027fdf40;
    %load/vec4 v0000000002878e80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002877d00_0;
    %store/vec4 v0000000002877bc0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002878840_0;
    %store/vec4 v0000000002877bc0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002876c70;
T_9 ;
    %wait E_00000000027fe340;
    %load/vec4 v0000000002877120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000028776c0_0;
    %store/vec4 v0000000002877080_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000028773a0_0;
    %store/vec4 v0000000002877080_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002876670;
T_10 ;
    %wait E_00000000027fe680;
    %load/vec4 v0000000002878480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000002878d40_0;
    %store/vec4 v0000000002874ba0_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002874a60_0;
    %store/vec4 v0000000002874ba0_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027945c0;
T_11 ;
    %wait E_00000000027fdcc0;
    %load/vec4 v000000000280c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000280cf90_0;
    %store/vec4 v000000000280ce50_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000280cf90_0;
    %store/vec4 v000000000280ce50_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000280c130_0;
    %store/vec4 v000000000280ce50_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000280b870_0;
    %store/vec4 v000000000280ce50_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000280c450_0;
    %store/vec4 v000000000280ce50_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002876df0;
T_12 ;
    %wait E_00000000027fdb40;
    %load/vec4 v0000000002878c00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000002877260_0;
    %store/vec4 v00000000028774e0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002878980_0;
    %store/vec4 v00000000028774e0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000027a69a0;
T_13 ;
    %wait E_00000000027fde40;
    %load/vec4 v000000000280b9b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000280bff0_0;
    %store/vec4 v000000000280c6d0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000280b910_0;
    %store/vec4 v000000000280c6d0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000027a3cd0;
T_14 ;
    %wait E_00000000027fe2c0;
    %load/vec4 v00000000028747e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002874100_0;
    %store/vec4 v0000000002874d80_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002875780_0;
    %store/vec4 v0000000002874d80_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002790010;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
    %end;
    .thread T_15;
    .scope S_0000000002790010;
T_16 ;
    %wait E_00000000027fd840;
    %load/vec4 v0000000002874920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028755a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000002874560_0;
    %load/vec4 v00000000028755a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002874740, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002790010;
T_17 ;
    %wait E_00000000027fd980;
    %load/vec4 v00000000028744c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002874740, 4;
    %assign/vec4 v00000000028749c0_0, 0;
    %load/vec4 v0000000002875500_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002874740, 4;
    %assign/vec4 v0000000002875b40_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000028764f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002878660_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_00000000028764f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028788e0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000000028764f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002878b60_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000028764f0;
T_21 ;
    %wait E_00000000027fdac0;
    %load/vec4 v0000000002877b20_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %jmp T_21.18;
T_21.0 ;
    %load/vec4 v0000000002877f80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0000000002878200_0;
    %store/vec4 v0000000002878520_0, 0, 32;
T_21.19 ;
    %jmp T_21.18;
T_21.1 ;
    %load/vec4 v0000000002877f80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v0000000002878200_0;
    %store/vec4 v0000000002878520_0, 0, 32;
T_21.21 ;
    %jmp T_21.18;
T_21.2 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %and;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.3 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %or;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.4 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %xor;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.5 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %or;
    %inv;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.6 ;
    %load/vec4 v0000000002878200_0;
    %pad/u 33;
    %load/vec4 v0000000002877f80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002878520_0, 0, 32;
    %store/vec4 v00000000028771c0_0, 0, 1;
    %load/vec4 v0000000002878200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.24, 8;
T_21.23 ; End of true expr.
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.25, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.26, 9;
T_21.25 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.26, 9;
 ; End of false expr.
    %blend;
T_21.26;
    %jmp/0 T_21.24, 8;
 ; End of false expr.
    %blend;
T_21.24;
    %pad/s 1;
    %store/vec4 v0000000002878340_0, 0, 1;
    %jmp T_21.18;
T_21.7 ;
    %load/vec4 v0000000002878200_0;
    %pad/u 33;
    %load/vec4 v0000000002877f80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002878520_0, 0, 32;
    %store/vec4 v00000000028771c0_0, 0, 1;
    %load/vec4 v0000000002878200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.29, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.30, 9;
T_21.29 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.30, 9;
 ; End of false expr.
    %blend;
T_21.30;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %pad/s 1;
    %store/vec4 v0000000002878340_0, 0, 1;
    %jmp T_21.18;
T_21.8 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %add;
    %store/vec4 v0000000002878520_0, 0, 32;
    %load/vec4 v0000000002878200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.32, 8;
T_21.31 ; End of true expr.
    %load/vec4 v0000000002877f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.33, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.34, 9;
T_21.33 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.34, 9;
 ; End of false expr.
    %blend;
T_21.34;
    %jmp/0 T_21.32, 8;
 ; End of false expr.
    %blend;
T_21.32;
    %pad/s 1;
    %store/vec4 v0000000002878340_0, 0, 1;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.36, 8;
T_21.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.36, 8;
 ; End of false expr.
    %blend;
T_21.36;
    %pad/s 1;
    %store/vec4 v0000000002877ee0_0, 0, 1;
    %load/vec4 v0000000002878520_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.38, 8;
T_21.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.38, 8;
 ; End of false expr.
    %blend;
T_21.38;
    %store/vec4 v0000000002878b60_0, 0, 1;
    %jmp T_21.18;
T_21.9 ;
    %load/vec4 v0000000002877f80_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000028783e0_0, 0, 32;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v00000000028783e0_0;
    %add;
    %store/vec4 v0000000002878520_0, 0, 32;
    %load/vec4 v0000000002878200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028783e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %load/vec4 v00000000028783e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.42, 9;
T_21.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.42, 9;
 ; End of false expr.
    %blend;
T_21.42;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %pad/s 1;
    %store/vec4 v0000000002878340_0, 0, 1;
    %load/vec4 v0000000002878520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.44, 8;
T_21.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.44, 8;
 ; End of false expr.
    %blend;
T_21.44;
    %pad/s 1;
    %store/vec4 v0000000002877ee0_0, 0, 1;
    %load/vec4 v0000000002878520_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.45, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.46, 8;
T_21.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.46, 8;
 ; End of false expr.
    %blend;
T_21.46;
    %store/vec4 v0000000002878b60_0, 0, 1;
    %jmp T_21.18;
T_21.10 ;
    %load/vec4 v0000000002877f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.11 ;
    %load/vec4 v0000000002877f80_0;
    %ix/getv 4, v0000000002878200_0;
    %shiftl 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.12 ;
    %load/vec4 v0000000002877f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.13 ;
    %load/vec4 v0000000002877f80_0;
    %ix/getv 4, v0000000002878200_0;
    %shiftr 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.14 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.47, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.48;
T_21.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002878520_0, 0, 32;
T_21.48 ;
    %jmp T_21.18;
T_21.15 ;
    %load/vec4 v0000000002878200_0;
    %load/vec4 v0000000002877f80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.49, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.50;
T_21.49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002878520_0, 0, 32;
T_21.50 ;
    %jmp T_21.18;
T_21.16 ;
    %load/vec4 v0000000002878200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v0000000002878200_0;
    %ix/getv 4, v0000000002877f80_0;
    %shiftr 4;
    %store/vec4 v0000000002878520_0, 0, 32;
    %jmp T_21.18;
T_21.18 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000002775d00;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028750a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000002775d00;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002874880 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002874880, 0>, &A<v0000000002874880, 1>, &A<v0000000002874880, 2>, &A<v0000000002874880, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000000002775d00;
T_24 ;
    %wait E_00000000027fe3c0;
    %vpi_call 7 23 "$display", "We got In guys.... rw: %d", v0000000002875aa0_0 {0 0 0};
    %load/vec4 v0000000002875aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028750a0_0;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %vpi_call 7 26 "$display", "verify memory : %b%b%b%b", &A<v0000000002874880, v0000000002875000_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 6, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 7, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %vpi_call 7 27 "$display", "verify next memory : %b%b%b%b", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %ix/getv 4, v0000000002875000_0;
    %load/vec4a v0000000002874880, 4;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002874880, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002874600_0, 0, 32;
    %vpi_call 7 30 "$display", "Output: %b", v0000000002874600_0 {0 0 0};
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028750a0_0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028750a0_0;
    %load/vec4 v00000000028742e0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002875000_0;
    %store/vec4a v0000000002874880, 4, 0;
    %load/vec4 v00000000028742e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002874880, 4, 0;
    %load/vec4 v00000000028742e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002874880, 4, 0;
    %load/vec4 v00000000028742e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002875000_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002874880, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028750a0_0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000002876370;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002877a80_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0000000002876370;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028785c0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0000000002876370;
T_27 ;
    %wait E_00000000027fdb80;
    %load/vec4 v0000000002877300_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000028787a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000000028785c0_0;
    %load/vec4 v0000000002877300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002877760_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002877a80_0;
    %load/vec4 v0000000002877300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002877760_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000002876af0;
T_28 ;
    %wait E_00000000027fe440;
    %load/vec4 v00000000028780c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028779e0_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000002876070;
T_29 ;
    %wait E_00000000027fdd80;
    %load/vec4 v0000000002878ca0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028782a0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000000028767f0;
T_30 ;
    %wait E_00000000027fdec0;
    %load/vec4 v0000000002878ac0_0;
    %load/vec4 v0000000002878f20_0;
    %add;
    %store/vec4 v0000000002878de0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000002879210;
T_31 ;
    %wait E_00000000027fda80;
    %load/vec4 v0000000002878020_0;
    %load/vec4 v0000000002877c60_0;
    %and;
    %store/vec4 v0000000002877580_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000027fb200;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287c900_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000000027fb200;
T_33 ;
    %vpi_call 2 16 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000287cf40_0, v000000000287c900_0, S_00000000027a6fc0, S_0000000002775d00, S_00000000027a6b20, S_00000000028764f0, S_0000000002790010, S_0000000002876970, S_00000000028767f0, S_0000000002876370, S_0000000002876af0, S_0000000002876070, S_0000000002879210, S_00000000027a3e50, S_0000000002775b80, S_00000000027a6e40, S_00000000027a6350, S_0000000002876c70, S_00000000028761f0, S_00000000027a3cd0, S_00000000027945c0, S_0000000002876670, S_0000000002876df0, S_00000000027a69a0 {0 0 0};
    %vpi_func 2 60 "$fopen" 32, "output/output1.txt", "w" {0 0 0};
    %store/vec4 v000000000287baa0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000287b3c0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000000000287b3c0_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287cf40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287cf40_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v000000000287b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000287b3c0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %vpi_call 2 76 "$fclose", v000000000287baa0_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000000000280e160;
T_34 ;
    %vpi_call 7 52 "$readmemb", "Input/testcode_mips1.txt", v000000000287bbe0 {0 0 0};
    %end;
    .thread T_34;
    .scope S_000000000280e2e0;
T_35 ;
    %vpi_call 7 62 "$readmemb", "Input/testcode_mips2.txt", v000000000287e980 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000000002797c70;
T_36 ;
    %vpi_call 7 72 "$readmemb", "Input/testcode_mips3.txt", v000000000287ea20 {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000000002797df0;
T_37 ;
    %wait E_00000000027fe6c0;
    %load/vec4 v0000000002881750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %load/vec4 v0000000002881930_0;
    %store/vec4 v0000000002880350_0, 0, 5;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000002881930_0;
    %store/vec4 v0000000002880350_0, 0, 5;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000002880170_0;
    %store/vec4 v0000000002880350_0, 0, 5;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v00000000028802b0_0;
    %store/vec4 v0000000002880350_0, 0, 5;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
