# RV32I RISC-V 5-Stage Pipelined SoC

This repository contains a modular implementation of an RV32I-based RISC-V 5-stage pipelined System-on-Chip (SoC). Each module is placed in a separate folder with its Verilog code, testbench, and waveform image for easy understanding and testing.

## ğŸ“ Folder Structure

```
RV32I_SoC/
â”‚
â”œâ”€â”€ 01_pc/
â”‚   â”œâ”€â”€ pc.sv
â”‚   â”œâ”€â”€ tb_pc.sv
â”‚   â””â”€â”€ waveform_pc.png
â”‚
â”œâ”€â”€ 02_instruction_memory/
â”‚   â”œâ”€â”€ instruction_memory.sv
â”‚   â”œâ”€â”€ tb_instruction_memory.sv
â”‚   â””â”€â”€ waveform_instruction_memory.png
â”‚
â”œâ”€â”€ 03_if_id_pipeline_reg/
â”‚   â”œâ”€â”€ if_id_pipeline_reg.sv
â”‚   â”œâ”€â”€ tb_if_id_pipeline_reg.sv
â”‚   â””â”€â”€ waveform_if_id_pipeline_reg.png
â”‚
â”œâ”€â”€ 04_control_unit/
â”‚   â”œâ”€â”€ control_unit.sv
â”‚   â”œâ”€â”€ tb_control_unit.sv
â”‚   â””â”€â”€ waveform_control_unit.png
â”‚
â”œâ”€â”€ 05_register_file/
â”‚   â”œâ”€â”€ register_file.sv
â”‚   â”œâ”€â”€ tb_register_file.sv
â”‚   â””â”€â”€ waveform_register_file.png
â”‚
â”œâ”€â”€ 06_immediate_generator/
â”‚   â”œâ”€â”€ immediate_generator.sv
â”‚   â”œâ”€â”€ tb_immediate_generator.sv
â”‚   â””â”€â”€ waveform_immediate_generator.png
â”‚
â”œâ”€â”€ 07_id_ex_pipeline_reg/
â”‚   â”œâ”€â”€ id_ex_pipeline_reg.sv
â”‚   â”œâ”€â”€ tb_id_ex_pipeline_reg.sv
â”‚   â””â”€â”€ waveform_id_ex_pipeline_reg.png
â”‚
â”œâ”€â”€ 08_alu_control/
â”‚   â”œâ”€â”€ alu_control.sv
â”‚   â”œâ”€â”€ tb_alu_control.sv
â”‚   â””â”€â”€ waveform_alu_control.png
â”‚
â”œâ”€â”€ 09_alu/
â”‚   â”œâ”€â”€ alu.sv
â”‚   â”œâ”€â”€ tb_alu.sv
â”‚   â””â”€â”€ waveform_alu.png
â”‚
â”œâ”€â”€ 10_forwarding_unit/
â”‚   â”œâ”€â”€ forwarding_unit.sv
â”‚   â”œâ”€â”€ tb_forwarding_unit.sv
â”‚   â””â”€â”€ waveform_forwarding_unit.png
â”‚
â”œâ”€â”€ 11_ex_mem_pipeline_reg/
â”‚   â”œâ”€â”€ ex_mem_pipeline_reg.sv
â”‚   â”œâ”€â”€ tb_ex_mem_pipeline_reg.sv
â”‚   â””â”€â”€ waveform_ex_mem_pipeline_reg.png
â”‚
â””â”€â”€ README.md
```

## ğŸ§ª How to Use

1. **Clone the Repository:**
```bash
git clone https://github.com/your_username/RV32I_SoC.git
cd RV32I_SoC
```

2. **Open Any Module Folder:**
Each folder contains:
- The main Verilog module
- Testbench file (`tb_*.sv`)
- Waveform image to visualize the simulation results

3. **Simulate Using Questa or Any Tool:**
Open the testbench in your simulator and run to view waveform and module behavior.

4. **Contributions:**
Feel free to fork and submit pull requests with improvements or additional modules.

## ğŸ“Œ License
This project is open-source and available under the MIT License.
