// Seed: 161502531
module module_0;
  logic id_1 = id_1;
  assign id_1 = id_1;
  assign module_1.id_9 = 0;
endmodule
program module_1 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3
    , id_18, id_19,
    output tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri0 id_7,
    input uwire id_8,
    output wire id_9,
    output logic id_10,
    input tri1 id_11,
    output wire id_12,
    output wire id_13,
    input tri0 id_14[1 'b0 : -1 'b0],
    output supply1 id_15#(
        .id_20(1),
        .id_21(1'd0 >>> 1),
        .id_22((1)),
        .id_23(1),
        .id_24(1'h0),
        .id_25(-1'b0),
        .id_26(1)
    ),
    output tri0 id_16
);
  always id_10 <= id_23;
  module_0 modCall_1 ();
endprogram
