
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[6]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.31    0.24    0.44 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    0.44 ^ divider_counter[6]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ divider_counter[6]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.05    0.05   library removal time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: ack_error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.11    0.40    0.40 v ack_error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net22 (net)
                  0.11    0.00    0.40 v _339_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    0.54 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _008_ (net)
                  0.05    0.00    0.54 v ack_error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.54   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.31    0.24    0.44 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.37    0.25    0.24    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.00    0.68 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.39   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.12    0.45    0.45 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.12    0.00    0.45 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.46    0.92 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.24    0.00    0.92 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.18    0.36    1.27 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.18    0.00    1.27 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.29    1.57 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    1.57 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    1.93 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    1.93 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.22    2.15 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.15 v _506_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    2.35 v _506_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _222_ (net)
                  0.08    0.00    2.35 v _507_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.18    2.53 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _031_ (net)
                  0.06    0.00    2.53 v shift_reg_debug[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg_debug[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.31    0.24    0.44 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.37    0.25    0.24    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.00    0.68 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.39   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.12    0.45    0.45 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.12    0.00    0.45 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.46    0.92 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.24    0.00    0.92 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.18    0.36    1.27 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.18    0.00    1.27 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.29    1.57 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    1.57 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    1.93 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    1.93 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.22    2.15 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.15 v _506_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    2.35 v _506_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _222_ (net)
                  0.08    0.00    2.35 v _507_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.18    2.53 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _031_ (net)
                  0.06    0.00    2.53 v shift_reg_debug[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg_debug[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.8202861547470093

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6501

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20717401802539825

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9286

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.45    0.45 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.46    0.92 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.36    1.27 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
   0.29    1.57 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.37    1.93 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    2.15 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.20    2.35 v _506_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    2.53 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    2.53 v shift_reg_debug[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ shift_reg_debug[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.11    9.89   library setup time
           9.89   data required time
---------------------------------------------------------
           9.89   data required time
          -2.53   data arrival time
---------------------------------------------------------
           7.36   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ack_error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v ack_error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.54 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.54 v ack_error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.54   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.54   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5292

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.3563

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
290.854816

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.70e-03   1.42e-04   2.35e-08   3.84e-03  71.4%
Combinational          1.03e-03   5.15e-04   7.50e-08   1.54e-03  28.6%
Clock                  0.00e+00   0.00e+00   5.51e-09   5.51e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.72e-03   6.57e-04   1.04e-07   5.38e-03 100.0%
                          87.8%      12.2%       0.0%
