//;my $bW = $self->get_parent()->get_param('bitWidth');
//Need to check
//seqDivALU.vp

module `mname`(
	input logic [`2*$bW`:0] RemIn,
	input logic [`$bW-1`:0] Div,
	input logic aluADD,
	input logic clk,
	output logic [`2*$bW`:0] RemOut
);

	always @(posedge clk)
	begin
		if(aluADD==0)
		begin
			RemOut=RemIn-Div;
		end
		else if(aluADD==1)
		begin
			RemOut=RemIn+Div;
		end

	end

endmodule : `mname`
    

