{
    "begin_end/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "case_default.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 3,
        "Pi": 11,
        "Po": 3,
        "logic element": 38,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 8,
        "Estimated LUTs": 38,
        "Total Node": 38
    },
    "begin_end/case_default/no_arch": {
        "test_name": "begin_end/case_default/no_arch",
        "input_blif": "case_default.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.8,
        "Pi": 11,
        "Po": 3,
        "logic element": 38,
        "Longest Path": 9,
        "Average Path": 8,
        "Estimated LUTs": 38,
        "Total Node": 38
    },
    "begin_end/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "negedge.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "begin_end/negedge/no_arch": {
        "test_name": "begin_end/negedge/no_arch",
        "input_blif": "negedge.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "begin_end/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "posedge.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "begin_end/posedge/no_arch": {
        "test_name": "begin_end/posedge/no_arch",
        "input_blif": "posedge.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
