#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129f04080 .scope module, "tb_ALU" "tb_ALU" 2 5;
 .timescale -9 -12;
P_0x60000007c000 .param/l "CLKT" 1 2 8, +C4<00000000000000000000000000001010>;
P_0x60000007c040 .param/l "period" 1 2 9, +C4<00000000000000000000000000101000>;
v0x600001c7c7e0_0 .var "A", 7 0;
v0x600001c7c870_0 .var "B", 7 0;
v0x600001c7c900_0 .var "FN", 3 0;
v0x600001c7c990_0 .var "clk", 0 0;
v0x600001c7ca20_0 .net "overflow", 0 0, L_0x600001f7c1e0;  1 drivers
v0x600001c7cab0_0 .net "result", 7 0, L_0x600000570070;  1 drivers
v0x600001c7cb40_0 .net "sign", 0 0, L_0x6000005700e0;  1 drivers
S_0x129f047b0 .scope module, "I_ALU" "ALU" 2 33, 3 1 0, S_0x129f04080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x600000570070 .functor BUFZ 8, v0x600001c7c120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000005700e0 .functor BUFZ 1, v0x600001c7c5a0_0, C4<0>, C4<0>, C4<0>;
v0x600001c7c090_0 .net "A", 7 0, v0x600001c7c7e0_0;  1 drivers
v0x600001c7c120_0 .var "ALU_Result", 7 0;
v0x600001c7c1b0_0 .net "B", 7 0, v0x600001c7c870_0;  1 drivers
v0x600001c7c240_0 .net "FN", 3 0, v0x600001c7c900_0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c7c2d0_0 .net/2u *"_ivl_2", 0 0, L_0x120040010;  1 drivers
v0x600001c7c360_0 .net *"_ivl_4", 8 0, L_0x600001f7c000;  1 drivers
L_0x120040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c7c3f0_0 .net/2u *"_ivl_6", 0 0, L_0x120040058;  1 drivers
v0x600001c7c480_0 .net *"_ivl_8", 8 0, L_0x600001f7c0a0;  1 drivers
v0x600001c7c510_0 .net "overflow", 0 0, L_0x600001f7c1e0;  alias, 1 drivers
v0x600001c7c5a0_0 .var "pn", 0 0;
v0x600001c7c630_0 .net "result", 7 0, L_0x600000570070;  alias, 1 drivers
v0x600001c7c6c0_0 .net "sign", 0 0, L_0x6000005700e0;  alias, 1 drivers
v0x600001c7c750_0 .net "tmp", 8 0, L_0x600001f7c140;  1 drivers
E_0x600003b6c1c0 .event anyedge, v0x600001c7c240_0, v0x600001c7c090_0, v0x600001c7c1b0_0, v0x600001c7c120_0;
L_0x600001f7c000 .concat [ 8 1 0 0], v0x600001c7c7e0_0, L_0x120040010;
L_0x600001f7c0a0 .concat [ 8 1 0 0], v0x600001c7c870_0, L_0x120040058;
L_0x600001f7c140 .arith/sum 9, L_0x600001f7c000, L_0x600001f7c0a0;
L_0x600001f7c1e0 .part L_0x600001f7c140, 8, 1;
S_0x129f041f0 .scope module, "tb_ALU_ctrl" "tb_ALU_ctrl" 4 4;
 .timescale -9 -12;
P_0x60000007c080 .param/l "CLKT" 1 4 7, +C4<00000000000000000000000000001010>;
P_0x60000007c0c0 .param/l "period" 1 4 8, +C4<00000000000000000000000000101000>;
v0x600001c7d200_0 .var "clk", 0 0;
v0x600001c7d290_0 .var "enter", 0 0;
v0x600001c7d320_0 .net "func", 3 0, L_0x600000570150;  1 drivers
v0x600001c7d3b0_0 .net "reg_ctrl", 1 0, L_0x6000005701c0;  1 drivers
v0x600001c7d440_0 .var "rst_n", 0 0;
v0x600001c7d4d0_0 .var "sign", 0 0;
S_0x129f04920 .scope module, "I_ALU_CTRL" "ALU_ctrl" 4 32, 5 1 0, S_0x129f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600000570150 .functor BUFZ 4, v0x600001c7d170_0, C4<0000>, C4<0000>, C4<0000>;
L_0x6000005701c0 .functor BUFZ 2, v0x600001c7ce10_0, C4<00>, C4<00>, C4<00>;
v0x600001c7cc60_0 .net "clk", 0 0, v0x600001c7d200_0;  1 drivers
v0x600001c7ccf0_0 .net "enter", 0 0, v0x600001c7d290_0;  1 drivers
v0x600001c7cd80_0 .net "func", 3 0, L_0x600000570150;  alias, 1 drivers
v0x600001c7ce10_0 .var "i_reg", 1 0;
v0x600001c7cea0_0 .var "next_i_reg", 1 0;
v0x600001c7cf30_0 .var "next_state", 3 0;
v0x600001c7cfc0_0 .net "reg_ctrl", 1 0, L_0x6000005701c0;  alias, 1 drivers
v0x600001c7d050_0 .net "rst_n", 0 0, v0x600001c7d440_0;  1 drivers
v0x600001c7d0e0_0 .net "sign", 0 0, v0x600001c7d4d0_0;  1 drivers
v0x600001c7d170_0 .var "state", 3 0;
E_0x600003b6c240 .event anyedge, v0x600001c7d0e0_0, v0x600001c7ccf0_0;
E_0x600003b6c280 .event posedge, v0x600001c7cc60_0;
S_0x129f04360 .scope module, "tb_ALU_top" "tb_ALU_top" 6 4;
 .timescale -9 -12;
P_0x60000007c100 .param/l "CLKT" 1 6 6, +C4<00000000000000000000000000001010>;
P_0x60000007c140 .param/l "period" 1 6 7, +C4<00000000000000000000000000101000>;
v0x600001c70480_0 .net "anode", 7 0, L_0x600000570690;  1 drivers
v0x600001c70510_0 .var "b_enter", 0 0;
v0x600001c705a0_0 .var "b_sign", 0 0;
v0x600001c70630_0 .var "clk", 0 0;
v0x600001c706c0_0 .var "rst_n", 0 0;
v0x600001c70750_0 .net "sev_seg", 7 0, L_0x600000570620;  1 drivers
v0x600001c707e0_0 .var "sw_in", 7 0;
S_0x129f04a90 .scope module, "I_ALU_TOP" "ALU_top" 6 31, 7 1 0, S_0x129f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "b_enter";
    .port_info 3 /INPUT 1 "b_sign";
    .port_info 4 /INPUT 8 "sw_in";
    .port_info 5 /OUTPUT 8 "sev_seg";
    .port_info 6 /OUTPUT 8 "anode";
v0x600001c7fa80_0 .net "A", 7 0, v0x600001c7e7f0_0;  1 drivers
v0x600001c7fb10_0 .net "B", 7 0, v0x600001c7e880_0;  1 drivers
v0x600001c7fba0_0 .net "anode", 7 0, L_0x600000570690;  alias, 1 drivers
v0x600001c7fc30_0 .net "b_enter", 0 0, v0x600001c70510_0;  1 drivers
v0x600001c7fcc0_0 .net "b_sign", 0 0, v0x600001c705a0_0;  1 drivers
v0x600001c7fd50_0 .net "clk", 0 0, v0x600001c70630_0;  1 drivers
v0x600001c7fde0_0 .net "d_enter", 0 0, L_0x600000570230;  1 drivers
v0x600001c7fe70_0 .net "d_sign", 0 0, L_0x6000005702a0;  1 drivers
v0x600001c7ff00_0 .net "rst_n", 0 0, v0x600001c706c0_0;  1 drivers
v0x600001c70000_0 .net "sev_seg", 7 0, L_0x600000570620;  alias, 1 drivers
v0x600001c70090_0 .net "sw_in", 7 0, v0x600001c707e0_0;  1 drivers
v0x600001c70120_0 .net "w_bcd_digit", 9 0, L_0x600001f7c500;  1 drivers
v0x600001c701b0_0 .net "w_func", 3 0, L_0x600000570310;  1 drivers
v0x600001c70240_0 .net "w_overflow", 0 0, L_0x600001f7c460;  1 drivers
v0x600001c702d0_0 .net "w_reg_ctrl", 1 0, L_0x600000570380;  1 drivers
v0x600001c70360_0 .net "w_result", 7 0, L_0x6000005704d0;  1 drivers
v0x600001c703f0_0 .net "w_sign", 0 0, L_0x600000570540;  1 drivers
S_0x129f04c00 .scope module, "I_ALU" "ALU" 7 65, 3 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x6000005704d0 .functor BUFZ 8, v0x600001c7d680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000570540 .functor BUFZ 1, v0x600001c7db00_0, C4<0>, C4<0>, C4<0>;
v0x600001c7d5f0_0 .net "A", 7 0, v0x600001c7e7f0_0;  alias, 1 drivers
v0x600001c7d680_0 .var "ALU_Result", 7 0;
v0x600001c7d710_0 .net "B", 7 0, v0x600001c7e880_0;  alias, 1 drivers
v0x600001c7d7a0_0 .net "FN", 3 0, L_0x600000570310;  alias, 1 drivers
L_0x1200400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c7d830_0 .net/2u *"_ivl_2", 0 0, L_0x1200400a0;  1 drivers
v0x600001c7d8c0_0 .net *"_ivl_4", 8 0, L_0x600001f7c280;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c7d950_0 .net/2u *"_ivl_6", 0 0, L_0x1200400e8;  1 drivers
v0x600001c7d9e0_0 .net *"_ivl_8", 8 0, L_0x600001f7c320;  1 drivers
v0x600001c7da70_0 .net "overflow", 0 0, L_0x600001f7c460;  alias, 1 drivers
v0x600001c7db00_0 .var "pn", 0 0;
v0x600001c7db90_0 .net "result", 7 0, L_0x6000005704d0;  alias, 1 drivers
v0x600001c7dc20_0 .net "sign", 0 0, L_0x600000570540;  alias, 1 drivers
v0x600001c7dcb0_0 .net "tmp", 8 0, L_0x600001f7c3c0;  1 drivers
E_0x600003b6c340 .event anyedge, v0x600001c7d7a0_0, v0x600001c7d5f0_0, v0x600001c7d710_0, v0x600001c7d680_0;
L_0x600001f7c280 .concat [ 8 1 0 0], v0x600001c7e7f0_0, L_0x1200400a0;
L_0x600001f7c320 .concat [ 8 1 0 0], v0x600001c7e880_0, L_0x1200400e8;
L_0x600001f7c3c0 .arith/sum 9, L_0x600001f7c280, L_0x600001f7c320;
L_0x600001f7c460 .part L_0x600001f7c3c0, 8, 1;
S_0x129f04d70 .scope module, "I_ALU_CTRL" "ALU_ctrl" 7 43, 5 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600000570310 .functor BUFZ 4, v0x600001c7e2e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000570380 .functor BUFZ 2, v0x600001c7df80_0, C4<00>, C4<00>, C4<00>;
v0x600001c7ddd0_0 .net "clk", 0 0, v0x600001c70630_0;  alias, 1 drivers
v0x600001c7de60_0 .net "enter", 0 0, L_0x600000570230;  alias, 1 drivers
v0x600001c7def0_0 .net "func", 3 0, L_0x600000570310;  alias, 1 drivers
v0x600001c7df80_0 .var "i_reg", 1 0;
v0x600001c7e010_0 .var "next_i_reg", 1 0;
v0x600001c7e0a0_0 .var "next_state", 3 0;
v0x600001c7e130_0 .net "reg_ctrl", 1 0, L_0x600000570380;  alias, 1 drivers
v0x600001c7e1c0_0 .net "rst_n", 0 0, v0x600001c706c0_0;  alias, 1 drivers
v0x600001c7e250_0 .net "sign", 0 0, L_0x6000005702a0;  alias, 1 drivers
v0x600001c7e2e0_0 .var "state", 3 0;
E_0x600003b6c380 .event anyedge, v0x600001c7e250_0, v0x600001c7de60_0;
E_0x600003b6c3c0 .event posedge, v0x600001c7ddd0_0;
S_0x129f04ee0 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 7 77, 8 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x600001c7e370_0 .net "bcd_out", 9 0, L_0x600001f7c500;  alias, 1 drivers
v0x600001c7e400_0 .net "binary_in", 7 0, L_0x6000005704d0;  alias, 1 drivers
v0x600001c7e490_0 .var "i", 3 0;
v0x600001c7e520_0 .var "reg_bcd_out", 11 0;
E_0x600003b6c400 .event anyedge, v0x600001c7db90_0;
L_0x600001f7c500 .part v0x600001c7e520_0, 0, 10;
S_0x129f05050 .scope module, "I_REG_UPDATER" "reg_updater" 7 54, 9 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
v0x600001c7e640_0 .net "A", 7 0, v0x600001c7e7f0_0;  alias, 1 drivers
v0x600001c7e6d0_0 .net "B", 7 0, v0x600001c7e880_0;  alias, 1 drivers
v0x600001c7e760_0 .net "clk", 0 0, v0x600001c70630_0;  alias, 1 drivers
v0x600001c7e7f0_0 .var "r_A", 7 0;
v0x600001c7e880_0 .var "r_B", 7 0;
v0x600001c7e910_0 .net "reg_ctrl", 1 0, L_0x600000570380;  alias, 1 drivers
v0x600001c7e9a0_0 .net "rst_n", 0 0, v0x600001c706c0_0;  alias, 1 drivers
v0x600001c7ea30_0 .net "sw_input", 7 0, v0x600001c707e0_0;  alias, 1 drivers
E_0x600003b6c440 .event anyedge, v0x600001c7e1c0_0, v0x600001c7e130_0;
S_0x129f051c0 .scope module, "I_SEVEN_SEGMENT_DRIVER" "seven_segment_driver" 7 85, 10 2 0, S_0x129f04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "BCD_digit";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /OUTPUT 8 "digit_anode";
    .port_info 6 /OUTPUT 8 "segment";
L_0x600000570620 .functor BUFZ 8, v0x600001c7eb50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000570690 .functor NOT 8, v0x600001c7f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001c7ec70_0 .net "BCD_digit", 9 0, L_0x600001f7c500;  alias, 1 drivers
v0x600001c7ed00_0 .net "clk", 0 0, v0x600001c70630_0;  alias, 1 drivers
v0x600001c7ed90_0 .net "digit_anode", 7 0, L_0x600000570690;  alias, 1 drivers
v0x600001c7ee20_0 .net "led_out", 7 0, v0x600001c7eb50_0;  1 drivers
v0x600001c7eeb0_0 .net "overflow", 0 0, L_0x600001f7c460;  alias, 1 drivers
v0x600001c7ef40_0 .var "routed_vals", 3 0;
v0x600001c7efd0_0 .net "rst_n", 0 0, v0x600001c706c0_0;  alias, 1 drivers
v0x600001c7f060_0 .net "segment", 7 0, L_0x600000570620;  alias, 1 drivers
v0x600001c7f0f0_0 .var "segment_counter", 31 0;
v0x600001c7f180_0 .var "segment_state", 7 0;
v0x600001c7f210_0 .net "sign", 0 0, L_0x600000570540;  alias, 1 drivers
E_0x600003b6c540 .event anyedge, v0x600001c7f180_0, v0x600001c7e370_0;
S_0x129f05330 .scope module, "my_converter" "sc_to_seven_seg" 10 17, 10 48 0, S_0x129f051c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD_digit";
    .port_info 1 /OUTPUT 8 "led_out";
v0x600001c7eac0_0 .net "BCD_digit", 3 0, v0x600001c7ef40_0;  1 drivers
v0x600001c7eb50_0 .var "int_seven_segment_number", 7 0;
v0x600001c7ebe0_0 .net "led_out", 7 0, v0x600001c7eb50_0;  alias, 1 drivers
E_0x600003b6c580 .event anyedge, v0x600001c7eac0_0;
S_0x129f054a0 .scope module, "enter_debouncer" "debouncer" 7 25, 11 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "button_in";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x600000570230 .functor BUFZ 1, v0x600001c7f570_0, C4<0>, C4<0>, C4<0>;
v0x600001c7f2a0_0 .net "button_in", 0 0, v0x600001c70510_0;  alias, 1 drivers
v0x600001c7f330_0 .net "button_out", 0 0, L_0x600000570230;  alias, 1 drivers
v0x600001c7f3c0_0 .var "button_tmp", 0 0;
v0x600001c7f450_0 .net "clk", 0 0, v0x600001c70630_0;  alias, 1 drivers
v0x600001c7f4e0_0 .var "count", 19 0;
v0x600001c7f570_0 .var "reg_button_out", 0 0;
v0x600001c7f600_0 .net "rst_n", 0 0, v0x600001c706c0_0;  alias, 1 drivers
S_0x129f05610 .scope module, "sign_debouncer" "debouncer" 7 34, 11 1 0, S_0x129f04a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "button_in";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x6000005702a0 .functor BUFZ 1, v0x600001c7f960_0, C4<0>, C4<0>, C4<0>;
v0x600001c7f690_0 .net "button_in", 0 0, v0x600001c705a0_0;  alias, 1 drivers
v0x600001c7f720_0 .net "button_out", 0 0, L_0x6000005702a0;  alias, 1 drivers
v0x600001c7f7b0_0 .var "button_tmp", 0 0;
v0x600001c7f840_0 .net "clk", 0 0, v0x600001c70630_0;  alias, 1 drivers
v0x600001c7f8d0_0 .var "count", 19 0;
v0x600001c7f960_0 .var "reg_button_out", 0 0;
v0x600001c7f9f0_0 .net "rst_n", 0 0, v0x600001c706c0_0;  alias, 1 drivers
S_0x129f044d0 .scope module, "tb_binary_to_bcd" "tb_binary_to_bcd" 12 6;
 .timescale -9 -12;
P_0x60000007c180 .param/l "CLKT" 1 12 8, +C4<00000000000000000000000000001010>;
P_0x60000007c1c0 .param/l "period" 1 12 9, +C4<00000000000000000000000000101000>;
v0x600001c70ab0_0 .var "Clk", 0 0;
v0x600001c70b40_0 .var "Rst_n", 0 0;
v0x600001c70bd0_0 .net "bcd_out", 9 0, L_0x600001f7c5a0;  1 drivers
v0x600001c70c60_0 .var "binary_in", 7 0;
S_0x129f05780 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 12 38, 8 1 0, S_0x129f044d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x600001c70870_0 .net "bcd_out", 9 0, L_0x600001f7c5a0;  alias, 1 drivers
v0x600001c70900_0 .net "binary_in", 7 0, v0x600001c70c60_0;  1 drivers
v0x600001c70990_0 .var "i", 3 0;
v0x600001c70a20_0 .var "reg_bcd_out", 11 0;
E_0x600003b6ca40 .event anyedge, v0x600001c70900_0;
L_0x600001f7c5a0 .part v0x600001c70a20_0, 0, 10;
S_0x129f04640 .scope module, "tb_reg_updater" "tb_reg_updater" 13 4;
 .timescale -9 -12;
P_0x60000007c200 .param/l "CLKT" 1 13 6, +C4<00000000000000000000000000001010>;
P_0x60000007c240 .param/l "period" 1 13 7, +C4<00000000000000000000000000101000>;
v0x600001c71200_0 .net "A", 7 0, L_0x600000570700;  1 drivers
v0x600001c71290_0 .net "B", 7 0, L_0x600000570770;  1 drivers
v0x600001c71320_0 .var "clk", 0 0;
v0x600001c713b0_0 .var "reg_ctrl", 1 0;
v0x600001c71440_0 .var "rst_n", 0 0;
v0x600001c714d0_0 .var "sw_input", 7 0;
S_0x129f058f0 .scope module, "I_REG_UPDATER" "reg_updater" 13 30, 9 1 0, S_0x129f04640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
L_0x600000570700 .functor BUFZ 8, v0x600001c70f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000570770 .functor BUFZ 8, v0x600001c70fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001c70d80_0 .net "A", 7 0, L_0x600000570700;  alias, 1 drivers
v0x600001c70e10_0 .net "B", 7 0, L_0x600000570770;  alias, 1 drivers
v0x600001c70ea0_0 .net "clk", 0 0, v0x600001c71320_0;  1 drivers
v0x600001c70f30_0 .var "r_A", 7 0;
v0x600001c70fc0_0 .var "r_B", 7 0;
v0x600001c71050_0 .net "reg_ctrl", 1 0, v0x600001c713b0_0;  1 drivers
v0x600001c710e0_0 .net "rst_n", 0 0, v0x600001c71440_0;  1 drivers
v0x600001c71170_0 .net "sw_input", 7 0, v0x600001c714d0_0;  1 drivers
E_0x600003b6ca80 .event anyedge, v0x600001c710e0_0, v0x600001c71050_0;
    .scope S_0x129f047b0;
T_0 ;
    %wait E_0x600003b6c1c0;
    %load/vec4 v0x600001c7c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x600001c7c090_0;
    %load/vec4 v0x600001c7c1b0_0;
    %add;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x600001c7c090_0;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x600001c7c1b0_0;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x600001c7c090_0;
    %load/vec4 v0x600001c7c1b0_0;
    %add;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x600001c7c090_0;
    %load/vec4 v0x600001c7c1b0_0;
    %sub;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x600001c7c090_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x600001c7c090_0;
    %load/vec4 v0x600001c7c1b0_0;
    %add;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x600001c7c090_0;
    %load/vec4 v0x600001c7c1b0_0;
    %sub;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x600001c7c090_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x600001c7c120_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x600001c7c240_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_0.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600001c7c240_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600001c7c240_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 9;
T_0.13;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0x600001c7c120_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7c5a0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7c5a0_0, 0;
T_0.11 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x129f04080;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7c990_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001c7c7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001c7c870_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7c900_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x129f04080;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c7c990_0;
    %inv;
    %store/vec4 v0x600001c7c990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x129f04080;
T_3 ;
    %vpi_call 2 46 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129f04080 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 99, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 242, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 49, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7c7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7c870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x600001c7c900_0, 0;
    %delay 40000, 0;
    %vpi_call 2 113 "$display", "@%0d: ALU TEST PASSED", $time {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x129f04920;
T_4 ;
    %wait E_0x600003b6c280;
    %load/vec4 v0x600001c7d050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c7d170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c7ce10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001c7cf30_0;
    %assign/vec4 v0x600001c7d170_0, 0;
    %load/vec4 v0x600001c7cea0_0;
    %assign/vec4 v0x600001c7ce10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x129f04920;
T_5 ;
    %wait E_0x600003b6c240;
    %load/vec4 v0x600001c7d170_0;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %load/vec4 v0x600001c7ce10_0;
    %store/vec4 v0x600001c7cea0_0, 0, 2;
    %load/vec4 v0x600001c7ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600001c7d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001c7cea0_0, 0, 2;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001c7cea0_0, 0, 2;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001c7d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x600001c7d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x600001c7d170_0;
    %store/vec4 v0x600001c7cf30_0, 0, 4;
    %load/vec4 v0x600001c7ce10_0;
    %store/vec4 v0x600001c7cea0_0, 0, 2;
T_5.13 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x129f041f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7d440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7d4d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x129f041f0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c7d200_0;
    %inv;
    %store/vec4 v0x600001c7d200_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x129f041f0;
T_8 ;
    %vpi_call 4 45 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129f041f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d440_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d440_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d4d0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d4d0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7d290_0, 0;
    %delay 40000, 0;
    %vpi_call 4 88 "$display", "@%0d: TEST PASSED", $time {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x129f054a0;
T_9 ;
    %wait E_0x600003b6c3c0;
    %load/vec4 v0x600001c7f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c7f4e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001c7f4e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c7f4e0_0, 0;
    %load/vec4 v0x600001c7f2a0_0;
    %assign/vec4 v0x600001c7f3c0_0, 0;
    %load/vec4 v0x600001c7f4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x600001c7f3c0_0;
    %assign/vec4 v0x600001c7f570_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x129f05610;
T_10 ;
    %wait E_0x600003b6c3c0;
    %load/vec4 v0x600001c7f9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c7f8d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001c7f8d0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c7f8d0_0, 0;
    %load/vec4 v0x600001c7f690_0;
    %assign/vec4 v0x600001c7f7b0_0, 0;
    %load/vec4 v0x600001c7f8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x600001c7f7b0_0;
    %assign/vec4 v0x600001c7f960_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x129f04d70;
T_11 ;
    %wait E_0x600003b6c3c0;
    %load/vec4 v0x600001c7e1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c7e2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c7df80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001c7e0a0_0;
    %assign/vec4 v0x600001c7e2e0_0, 0;
    %load/vec4 v0x600001c7e010_0;
    %assign/vec4 v0x600001c7df80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x129f04d70;
T_12 ;
    %wait E_0x600003b6c380;
    %load/vec4 v0x600001c7e2e0_0;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %load/vec4 v0x600001c7df80_0;
    %store/vec4 v0x600001c7e010_0, 0, 2;
    %load/vec4 v0x600001c7de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600001c7e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001c7e010_0, 0, 2;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001c7e010_0, 0, 2;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001c7e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x600001c7e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x600001c7e2e0_0;
    %store/vec4 v0x600001c7e0a0_0, 0, 4;
    %load/vec4 v0x600001c7df80_0;
    %store/vec4 v0x600001c7e010_0, 0, 2;
T_12.13 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x129f05050;
T_13 ;
    %wait E_0x600003b6c440;
    %load/vec4 v0x600001c7e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7e880_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001c7e910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c7e880_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x600001c7ea30_0;
    %assign/vec4 v0x600001c7e7f0_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x600001c7ea30_0;
    %assign/vec4 v0x600001c7e880_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x129f04c00;
T_14 ;
    %wait E_0x600003b6c340;
    %load/vec4 v0x600001c7d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x600001c7d5f0_0;
    %load/vec4 v0x600001c7d710_0;
    %add;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x600001c7d5f0_0;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x600001c7d710_0;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x600001c7d5f0_0;
    %load/vec4 v0x600001c7d710_0;
    %add;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x600001c7d5f0_0;
    %load/vec4 v0x600001c7d710_0;
    %sub;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x600001c7d5f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x600001c7d5f0_0;
    %load/vec4 v0x600001c7d710_0;
    %add;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x600001c7d5f0_0;
    %load/vec4 v0x600001c7d710_0;
    %sub;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x600001c7d5f0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x600001c7d680_0, 0, 8;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x600001c7d7a0_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_14.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600001c7d7a0_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_14.14;
    %jmp/1 T_14.13, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600001c7d7a0_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 9;
T_14.13;
    %flag_get/vec4 4;
    %jmp/0 T_14.12, 4;
    %load/vec4 v0x600001c7d680_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c7db00_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c7db00_0, 0;
T_14.11 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x129f04ee0;
T_15 ;
    %wait E_0x600003b6c400;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001c7e520_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c7e490_0, 0, 4;
T_15.0 ;
    %load/vec4 v0x600001c7e490_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x600001c7e400_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600001c7e490_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001c7e520_0, 0, 12;
    %load/vec4 v0x600001c7e490_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_15.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7e520_0, 4, 4;
T_15.2 ;
    %load/vec4 v0x600001c7e490_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_15.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7e520_0, 4, 4;
T_15.5 ;
    %load/vec4 v0x600001c7e490_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_15.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x600001c7e520_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7e520_0, 4, 4;
T_15.8 ;
    %load/vec4 v0x600001c7e490_0;
    %addi 1, 0, 4;
    %store/vec4 v0x600001c7e490_0, 0, 4;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x129f05330;
T_16 ;
    %wait E_0x600003b6c580;
    %load/vec4 v0x600001c7eac0_0;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x600001c7eb50_0, 0, 8;
    %jmp T_16.1;
T_16.1 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x129f051c0;
T_17 ;
    %wait E_0x600003b6c540;
    %load/vec4 v0x600001c7f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v0x600001c7ec70_0;
    %parti/s 8, 0, 2;
    %pad/u 4;
    %store/vec4 v0x600001c7ef40_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x600001c7ec70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x600001c7ef40_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x600001c7ec70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x600001c7ef40_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600001c7ec70_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001c7ef40_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x129f051c0;
T_18 ;
    %wait E_0x600003b6c3c0;
    %load/vec4 v0x600001c7efd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600001c7f180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c7f0f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001c7f0f0_0;
    %cmpi/e 100000, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c7f0f0_0, 0;
    %load/vec4 v0x600001c7f180_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x600001c7f180_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c7f180_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001c7f180_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600001c7f0f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001c7f0f0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x129f04360;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c70630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c706c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c70510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c705a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001c707e0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x129f04360;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c70630_0;
    %inv;
    %store/vec4 v0x600001c70630_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x129f04360;
T_21 ;
    %vpi_call 6 44 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 6 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129f04360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c706c0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c706c0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600001c707e0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x600001c707e0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %delay 40000, 0;
    %vpi_call 6 78 "$display", "@%0d: TOP TEST PASSED", $time {0 0 0};
    %vpi_call 6 79 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x129f05780;
T_22 ;
    %wait E_0x600003b6ca40;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001c70a20_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001c70990_0, 0, 4;
T_22.0 ;
    %load/vec4 v0x600001c70990_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_22.1, 5;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x600001c70900_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600001c70990_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001c70a20_0, 0, 12;
    %load/vec4 v0x600001c70990_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c70a20_0, 4, 4;
T_22.2 ;
    %load/vec4 v0x600001c70990_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c70a20_0, 4, 4;
T_22.5 ;
    %load/vec4 v0x600001c70990_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x600001c70a20_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c70a20_0, 4, 4;
T_22.8 ;
    %load/vec4 v0x600001c70990_0;
    %addi 1, 0, 4;
    %store/vec4 v0x600001c70990_0, 0, 4;
    %jmp T_22.0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x129f044d0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c70ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c70b40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001c70c60_0, 0, 8;
    %end;
    .thread T_23;
    .scope S_0x129f044d0;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c70ab0_0;
    %inv;
    %store/vec4 v0x600001c70ab0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x129f044d0;
T_25 ;
    %vpi_call 12 54 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 12 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129f044d0 {0 0 0};
    %delay 40000, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x600001c70c60_0, 0;
    %delay 40000, 0;
    %vpi_call 12 65 "$display", "@%0d: BCD TEST PASSED", $time {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x129f058f0;
T_26 ;
    %wait E_0x600003b6ca80;
    %load/vec4 v0x600001c710e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c70f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c70fc0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001c71050_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c70f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c70fc0_0, 0;
    %jmp T_26.5;
T_26.2 ;
    %load/vec4 v0x600001c71170_0;
    %assign/vec4 v0x600001c70f30_0, 0;
    %jmp T_26.5;
T_26.3 ;
    %load/vec4 v0x600001c71170_0;
    %assign/vec4 v0x600001c70fc0_0, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x129f04640;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c71320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c71440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c713b0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001c714d0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x129f04640;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c71320_0;
    %inv;
    %store/vec4 v0x600001c71320_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x129f04640;
T_29 ;
    %vpi_call 13 42 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 13 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129f04640 {0 0 0};
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600001c714d0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001c713b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x600001c714d0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001c713b0_0, 0;
    %delay 40000, 0;
    %delay 40000, 0;
    %vpi_call 13 62 "$display", "@%0d: reg_updater TEST PASSED", $time {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench_ALU.v";
    "ALU.v";
    "testbench_ALU_ctrl.v";
    "ALU_ctrl.v";
    "testbench_top.v";
    "ALU_top.v";
    "binary_to_bcd.v";
    "reg_updater.v";
    "seven_segment_driver.v";
    "debouncer.v";
    "testbench_bcd.v";
    "testbench_reg.v";
