{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 16:03:02 2014 " "Info: Processing started: Thu Jan 02 16:03:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"MCU8951\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll50:inst17\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"pll50:inst17\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst17\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll50:inst17\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/pll50.vhd" 128 0 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll50:inst17\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL \"pll50:inst17\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/pll50.vhd" 128 0 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 45 " "Warning: No exact pin location assignment(s) for 5 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[3\] " "Info: Pin P3O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[3] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25881 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[2\] " "Info: Pin P3O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[2] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25898 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[1\] " "Info: Pin P3O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[1] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25915 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Info: Pin POE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25949 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Info: Pin POE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25966 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll50:inst17\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"pll50:inst17\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll50:inst17\|altpll:altpll_component\|_clk0" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 592 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 Global clock " "Info: Automatically promoted signal \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" to use Global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 206 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CPU_Core:inst\|SCHKT:inst\|ENA Global clock " "Info: Automatically promoted some destinations of signal \"CPU_Core:inst\|SCHKT:inst\|ENA\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|POE\[5\]~I " "Info: Destination \"CPU_Core:inst\|POE\[5\]~I\" may be non-global or may not use global clock" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1927 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1928 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[0\]~5_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[0\]~5_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1929 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1827 46 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~75_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~75_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1718 46 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 421 53 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|BC~1328_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|BC~1328_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1326 43 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[7\]~8_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[7\]~8_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 469 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[5\]~10_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[5\]~10_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 967 29 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|clr_reg Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|clr_reg\" to use Global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~4 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~4\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~8 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~8\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_8b91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_8b91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_8b91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_8b91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~5 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~5\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~6 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~6\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~12 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~12\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 29 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 43 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 24 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 47 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.179 ns " "Info: Slack time is 29.179 ns between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.755 ns + Largest register register " "Info: + Largest register to register requirement is 46.755 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.374 ns   Shortest register " "Info:   Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 685 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 685; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.711 ns) 2.374 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG Unassigned 5 " "Info: 2: + IC(1.663 ns) + CELL(0.711 ns) = 2.374 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.95 % ) " "Info: Total cell delay = 0.711 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 70.05 % ) " "Info: Total interconnect delay = 1.663 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.374 ns   Longest register " "Info:   Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 685 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 685; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.711 ns) 2.374 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG Unassigned 5 " "Info: 2: + IC(1.663 ns) + CELL(0.711 ns) = 2.374 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.95 % ) " "Info: Total cell delay = 0.711 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 70.05 % ) " "Info: Total interconnect delay = 1.663 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 4.466 ns   Shortest register " "Info:   Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 685 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 685; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.935 ns) 2.598 ns CPU_Core:inst\|SCHKT:inst\|Q\[5\] 2 REG Unassigned 7 " "Info: 2: + IC(1.663 ns) + CELL(0.935 ns) = 2.598 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[5] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 3.327 ns CPU_Core:inst\|SCHKT:inst\|A1 3 COMB Unassigned 1 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 3.327 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { CPU_Core:inst|SCHKT:inst|Q[5] CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.711 ns) 4.466 ns CPU_Core:inst\|SCHKT:inst\|ENA 4 REG Unassigned 188 " "Info: 4: + IC(0.428 ns) + CELL(0.711 ns) = 4.466 ns; Loc. = Unassigned; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 43.39 % ) " "Info: Total cell delay = 1.938 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.528 ns ( 56.61 % ) " "Info: Total interconnect delay = 2.528 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.358 ns   Longest register " "Info:   Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 685 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 685; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.935 ns) 2.598 ns CPU_Core:inst\|SCHKT:inst\|Q\[3\] 2 REG Unassigned 13 " "Info: 2: + IC(1.663 ns) + CELL(0.935 ns) = 2.598 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[3] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.114 ns) 3.566 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB Unassigned 1 " "Info: 3: + IC(0.854 ns) + CELL(0.114 ns) = 3.566 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { CPU_Core:inst|SCHKT:inst|Q[3] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 4.219 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB Unassigned 1 " "Info: 4: + IC(0.539 ns) + CELL(0.114 ns) = 4.219 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.711 ns) 5.358 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG Unassigned 188 " "Info: 5: + IC(0.428 ns) + CELL(0.711 ns) = 5.358 ns; Loc. = Unassigned; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 34.98 % ) " "Info: Total cell delay = 1.874 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.484 ns ( 65.02 % ) " "Info: Total interconnect delay = 3.484 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.576 ns - Longest register register " "Info: - Longest register to register delay is 17.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG Unassigned 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.292 ns) 1.411 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61 2 COMB Unassigned 24 " "Info: 2: + IC(1.119 ns) + CELL(0.292 ns) = 1.411 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 421 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.442 ns) 2.303 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152 3 COMB Unassigned 2 " "Info: 3: + IC(0.450 ns) + CELL(0.442 ns) = 2.303 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 510 42 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.442 ns) 3.195 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16 4 COMB Unassigned 8 " "Info: 4: + IC(0.450 ns) + CELL(0.442 ns) = 3.195 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 511 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 4.530 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~7 5 COMB Unassigned 1 " "Info: 5: + IC(1.221 ns) + CELL(0.114 ns) = 4.530 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1023 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.183 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~8 6 COMB Unassigned 5 " "Info: 6: + IC(0.539 ns) + CELL(0.114 ns) = 5.183 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1024 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.836 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1386 7 COMB Unassigned 2 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 5.836 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1386'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1080 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 6.728 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1387 8 COMB Unassigned 2 " "Info: 8: + IC(0.778 ns) + CELL(0.114 ns) = 6.728 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1387'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1109 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.381 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 9 COMB Unassigned 2 " "Info: 9: + IC(0.539 ns) + CELL(0.114 ns) = 7.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.034 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 10 COMB Unassigned 5 " "Info: 10: + IC(0.539 ns) + CELL(0.114 ns) = 8.034 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.114 ns) 8.740 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 11 COMB Unassigned 8 " "Info: 11: + IC(0.592 ns) + CELL(0.114 ns) = 8.740 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.292 ns) 10.075 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059 12 COMB Unassigned 5 " "Info: 12: + IC(1.043 ns) + CELL(0.292 ns) = 10.075 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1307 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.292 ns) 11.445 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 13 COMB Unassigned 1 " "Info: 13: + IC(1.078 ns) + CELL(0.292 ns) = 11.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.098 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 14 COMB Unassigned 3 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 12.098 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.751 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 15 COMB Unassigned 10 " "Info: 15: + IC(0.361 ns) + CELL(0.292 ns) = 12.751 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 13.696 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 16 COMB Unassigned 2 " "Info: 16: + IC(0.831 ns) + CELL(0.114 ns) = 13.696 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.432 ns) 14.898 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8 17 COMB Unassigned 1 " "Info: 17: + IC(0.770 ns) + CELL(0.432 ns) = 14.898 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.978 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10 18 COMB Unassigned 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 14.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.058 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.058 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.138 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.138 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 15.396 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 21 COMB Unassigned 1 " "Info: 21: + IC(0.000 ns) + CELL(0.258 ns) = 15.396 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 16.075 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.679 ns) = 16.075 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 16.728 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 23 COMB Unassigned 1 " "Info: 23: + IC(0.539 ns) + CELL(0.114 ns) = 16.728 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 17.576 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 24 REG Unassigned 5 " "Info: 24: + IC(0.539 ns) + CELL(0.309 ns) = 17.576 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.466 ns ( 31.10 % ) " "Info: Total cell delay = 5.466 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.110 ns ( 68.90 % ) " "Info: Total interconnect delay = 12.110 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.576 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.576 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.576 ns register register " "Info: Estimated most critical path is register to register delay of 17.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LAB_X11_Y16 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y16; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.292 ns) 1.411 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61 2 COMB LAB_X12_Y15 24 " "Info: 2: + IC(1.119 ns) + CELL(0.292 ns) = 1.411 ns; Loc. = LAB_X12_Y15; Fanout = 24; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 421 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.442 ns) 2.303 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152 3 COMB LAB_X11_Y15 2 " "Info: 3: + IC(0.450 ns) + CELL(0.442 ns) = 2.303 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 510 42 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.442 ns) 3.195 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16 4 COMB LAB_X10_Y15 8 " "Info: 4: + IC(0.450 ns) + CELL(0.442 ns) = 3.195 ns; Loc. = LAB_X10_Y15; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 511 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 4.530 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~7 5 COMB LAB_X11_Y14 1 " "Info: 5: + IC(1.221 ns) + CELL(0.114 ns) = 4.530 ns; Loc. = LAB_X11_Y14; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1023 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.183 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~8 6 COMB LAB_X11_Y14 5 " "Info: 6: + IC(0.539 ns) + CELL(0.114 ns) = 5.183 ns; Loc. = LAB_X11_Y14; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U6\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1024 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.836 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1386 7 COMB LAB_X11_Y14 2 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 5.836 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1386'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1080 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 6.728 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1387 8 COMB LAB_X10_Y14 2 " "Info: 8: + IC(0.778 ns) + CELL(0.114 ns) = 6.728 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U10\|S~1387'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1109 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.381 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 9 COMB LAB_X10_Y14 2 " "Info: 9: + IC(0.539 ns) + CELL(0.114 ns) = 7.381 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.034 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 10 COMB LAB_X10_Y14 5 " "Info: 10: + IC(0.539 ns) + CELL(0.114 ns) = 8.034 ns; Loc. = LAB_X10_Y14; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.114 ns) 8.740 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 11 COMB LAB_X10_Y14 8 " "Info: 11: + IC(0.592 ns) + CELL(0.114 ns) = 8.740 ns; Loc. = LAB_X10_Y14; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.292 ns) 10.075 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059 12 COMB LAB_X9_Y15 5 " "Info: 12: + IC(1.043 ns) + CELL(0.292 ns) = 10.075 ns; Loc. = LAB_X9_Y15; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1307 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.292 ns) 11.445 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 13 COMB LAB_X10_Y11 1 " "Info: 13: + IC(1.078 ns) + CELL(0.292 ns) = 11.445 ns; Loc. = LAB_X10_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.098 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 14 COMB LAB_X10_Y11 3 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 12.098 ns; Loc. = LAB_X10_Y11; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.751 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 15 COMB LAB_X10_Y11 10 " "Info: 15: + IC(0.361 ns) + CELL(0.292 ns) = 12.751 ns; Loc. = LAB_X10_Y11; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 13.696 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 16 COMB LAB_X11_Y11 2 " "Info: 16: + IC(0.831 ns) + CELL(0.114 ns) = 13.696 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.432 ns) 14.898 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8 17 COMB LAB_X12_Y11 1 " "Info: 17: + IC(0.770 ns) + CELL(0.432 ns) = 14.898 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.978 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10 18 COMB LAB_X12_Y11 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 14.978 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.058 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12 19 COMB LAB_X12_Y11 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.058 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.138 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14 20 COMB LAB_X12_Y11 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.138 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 15.396 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 21 COMB LAB_X12_Y11 1 " "Info: 21: + IC(0.000 ns) + CELL(0.258 ns) = 15.396 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 16.075 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 22 COMB LAB_X12_Y11 1 " "Info: 22: + IC(0.000 ns) + CELL(0.679 ns) = 16.075 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 16.728 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 23 COMB LAB_X12_Y11 1 " "Info: 23: + IC(0.539 ns) + CELL(0.114 ns) = 16.728 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 17.576 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 24 REG LAB_X12_Y11 5 " "Info: 24: + IC(0.539 ns) + CELL(0.309 ns) = 17.576 ns; Loc. = LAB_X12_Y11; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.466 ns ( 31.10 % ) " "Info: Total cell delay = 5.466 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.110 ns ( 68.90 % ) " "Info: Total interconnect delay = 12.110 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.576 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[7\] GND " "Info: Pin POE\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25949 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[6\] VCC " "Info: Pin POE\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 25966 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[4\] GND " "Info: Pin POE\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "POE\[4\]" } } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 26000 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 16:03:32 2014 " "Info: Processing ended: Thu Jan 02 16:03:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
