{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 15:04:48 2018 " "Info: Processing started: Fri Jan 05 15:04:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aluofwb -c aluofwb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aluofwb -c aluofwb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[7\] " "Warning: Node \"k2\[7\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[7\] " "Warning: Node \"k1\[7\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[6\] " "Warning: Node \"k1\[6\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[6\] " "Warning: Node \"k2\[6\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[5\] " "Warning: Node \"k2\[5\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[5\] " "Warning: Node \"k1\[5\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[4\] " "Warning: Node \"k1\[4\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[4\] " "Warning: Node \"k2\[4\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[3\] " "Warning: Node \"k2\[3\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[3\] " "Warning: Node \"k1\[3\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[2\] " "Warning: Node \"k1\[2\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[2\] " "Warning: Node \"k2\[2\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[1\] " "Warning: Node \"k2\[1\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[1\] " "Warning: Node \"k1\[1\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k2\[0\] " "Warning: Node \"k2\[0\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k1\[0\] " "Warning: Node \"k1\[0\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\$latch " "Warning: Node \"c\$latch\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "k3\[8\] " "Warning: Node \"k3\[8\]\" is a latch" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "m " "Info: Assuming node \"m\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_0~1 " "Info: Detected gated clock \"process_0~1\" as buffer" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "m register k2\[5\] register k3\[8\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"m\" has Internal fmax of 235.02 MHz between source register \"k2\[5\]\" and destination register \"k3\[8\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns + Longest register register " "Info: + Longest register to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[5\] 1 REG LC_X12_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.575 ns) 2.095 ns Add0~7COUT1_35 2 COMB LC_X9_Y4_N5 1 " "Info: 2: + IC(1.520 ns) + CELL(0.575 ns) = 2.095 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'Add0~7COUT1_35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { k2[5] Add0~7COUT1_35 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.175 ns Add0~5COUT1_37 3 COMB LC_X9_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.175 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; COMB Node = 'Add0~5COUT1_37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7COUT1_35 Add0~5COUT1_37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.255 ns Add0~3COUT1_39 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.255 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'Add0~3COUT1_39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5COUT1_37 Add0~3COUT1_39 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.863 ns Add0~0 5 COMB LC_X9_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.863 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~3COUT1_39 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.159 ns k3\[8\] 6 REG LC_X9_Y4_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 46.12 % ) " "Info: Total cell delay = 1.457 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.702 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.222 ns - Smallest " "Info: - Smallest clock skew is 0.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 8.159 ns + Shortest register " "Info: + Shortest clock path from clock \"m\" to destination register is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_42 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_42; Fanout = 21; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.114 ns) 3.545 ns process_0~1 2 COMB LC_X8_Y10_N9 19 " "Info: 2: + IC(1.962 ns) + CELL(0.114 ns) = 3.545 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { m process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.590 ns) 8.159 ns k3\[8\] 3 REG LC_X9_Y4_N9 1 " "Info: 3: + IC(4.024 ns) + CELL(0.590 ns) = 8.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { process_0~1 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 26.63 % ) " "Info: Total cell delay = 2.173 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.986 ns ( 73.37 % ) " "Info: Total interconnect delay = 5.986 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { m process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { m {} m~out0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.962ns 4.024ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 7.937 ns - Longest register " "Info: - Longest clock path from clock \"m\" to source register is 7.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_42 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_42; Fanout = 21; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.114 ns) 3.545 ns process_0~1 2 COMB LC_X8_Y10_N9 19 " "Info: 2: + IC(1.962 ns) + CELL(0.114 ns) = 3.545 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { m process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.292 ns) 7.937 ns k2\[5\] 3 REG LC_X12_Y3_N1 2 " "Info: 3: + IC(4.100 ns) + CELL(0.292 ns) = 7.937 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { process_0~1 k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 23.62 % ) " "Info: Total cell delay = 1.875 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 76.38 % ) " "Info: Total interconnect delay = 6.062 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.937 ns" { m process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.937 ns" { m {} m~out0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.962ns 4.100ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { m process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { m {} m~out0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.962ns 4.024ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.937 ns" { m process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.937 ns" { m {} m~out0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.962ns 4.100ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { m process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { m {} m~out0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.962ns 4.024ns } { 0.000ns 1.469ns 0.114ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.937 ns" { m process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.937 ns" { m {} m~out0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.962ns 4.100ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[2\] register k2\[5\] register k3\[8\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"s\[2\]\" has Internal fmax of 235.02 MHz between source register \"k2\[5\]\" and destination register \"k3\[8\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns + Longest register register " "Info: + Longest register to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[5\] 1 REG LC_X12_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.575 ns) 2.095 ns Add0~7COUT1_35 2 COMB LC_X9_Y4_N5 1 " "Info: 2: + IC(1.520 ns) + CELL(0.575 ns) = 2.095 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'Add0~7COUT1_35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { k2[5] Add0~7COUT1_35 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.175 ns Add0~5COUT1_37 3 COMB LC_X9_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.175 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; COMB Node = 'Add0~5COUT1_37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7COUT1_35 Add0~5COUT1_37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.255 ns Add0~3COUT1_39 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.255 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'Add0~3COUT1_39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5COUT1_37 Add0~3COUT1_39 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.863 ns Add0~0 5 COMB LC_X9_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.863 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~3COUT1_39 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.159 ns k3\[8\] 6 REG LC_X9_Y4_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 46.12 % ) " "Info: Total cell delay = 1.457 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.702 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.222 ns - Smallest " "Info: - Smallest clock skew is 0.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 9.475 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[2\]\" to destination register is 9.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s\[2\] 1 CLK PIN_74 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_74; Fanout = 3; CLK Node = 's\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.114 ns) 2.833 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.244 ns) + CELL(0.114 ns) = 2.833 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { s[2] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 4.861 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 4.861 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.590 ns) 9.475 ns k3\[8\] 4 REG LC_X9_Y4_N9 1 " "Info: 4: + IC(4.024 ns) + CELL(0.590 ns) = 9.475 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { process_0~1 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 26.08 % ) " "Info: Total cell delay = 2.471 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.004 ns ( 73.92 % ) " "Info: Total interconnect delay = 7.004 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.475 ns" { s[2] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.475 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] source 9.253 ns - Longest register " "Info: - Longest clock path from clock \"s\[2\]\" to source register is 9.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s\[2\] 1 CLK PIN_74 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_74; Fanout = 3; CLK Node = 's\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.114 ns) 2.833 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.244 ns) + CELL(0.114 ns) = 2.833 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { s[2] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 4.861 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 4.861 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.292 ns) 9.253 ns k2\[5\] 4 REG LC_X12_Y3_N1 2 " "Info: 4: + IC(4.100 ns) + CELL(0.292 ns) = 9.253 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { process_0~1 k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 23.48 % ) " "Info: Total cell delay = 2.173 ns ( 23.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.080 ns ( 76.52 % ) " "Info: Total interconnect delay = 7.080 ns ( 76.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.253 ns" { s[2] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.253 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.475 ns" { s[2] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.475 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.253 ns" { s[2] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.253 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.475 ns" { s[2] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.475 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.253 ns" { s[2] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.253 ns" { s[2] {} s[2]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.244ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[0\] register k2\[5\] register k3\[8\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"s\[0\]\" has Internal fmax of 235.02 MHz between source register \"k2\[5\]\" and destination register \"k3\[8\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns + Longest register register " "Info: + Longest register to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[5\] 1 REG LC_X12_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.575 ns) 2.095 ns Add0~7COUT1_35 2 COMB LC_X9_Y4_N5 1 " "Info: 2: + IC(1.520 ns) + CELL(0.575 ns) = 2.095 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'Add0~7COUT1_35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { k2[5] Add0~7COUT1_35 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.175 ns Add0~5COUT1_37 3 COMB LC_X9_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.175 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; COMB Node = 'Add0~5COUT1_37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7COUT1_35 Add0~5COUT1_37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.255 ns Add0~3COUT1_39 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.255 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'Add0~3COUT1_39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5COUT1_37 Add0~3COUT1_39 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.863 ns Add0~0 5 COMB LC_X9_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.863 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~3COUT1_39 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.159 ns k3\[8\] 6 REG LC_X9_Y4_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 46.12 % ) " "Info: Total cell delay = 1.457 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.702 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.222 ns - Smallest " "Info: - Smallest clock skew is 0.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 9.676 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[0\]\" to destination register is 9.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s\[0\] 1 CLK PIN_75 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.292 ns) 3.034 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.267 ns) + CELL(0.292 ns) = 3.034 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { s[0] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 5.062 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 5.062 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.590 ns) 9.676 ns k3\[8\] 4 REG LC_X9_Y4_N9 1 " "Info: 4: + IC(4.024 ns) + CELL(0.590 ns) = 9.676 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { process_0~1 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.649 ns ( 27.38 % ) " "Info: Total cell delay = 2.649 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.027 ns ( 72.62 % ) " "Info: Total interconnect delay = 7.027 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.676 ns" { s[0] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.676 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 9.454 ns - Longest register " "Info: - Longest clock path from clock \"s\[0\]\" to source register is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s\[0\] 1 CLK PIN_75 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.292 ns) 3.034 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.267 ns) + CELL(0.292 ns) = 3.034 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { s[0] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 5.062 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 5.062 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.292 ns) 9.454 ns k2\[5\] 4 REG LC_X12_Y3_N1 2 " "Info: 4: + IC(4.100 ns) + CELL(0.292 ns) = 9.454 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { process_0~1 k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.351 ns ( 24.87 % ) " "Info: Total cell delay = 2.351 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.103 ns ( 75.13 % ) " "Info: Total interconnect delay = 7.103 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { s[0] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.676 ns" { s[0] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.676 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { s[0] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.676 ns" { s[0] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.676 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.024ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { s[0] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { s[0] {} s[0]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.267ns 1.736ns 4.100ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[1\] register k2\[5\] register k3\[8\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"s\[1\]\" has Internal fmax of 235.02 MHz between source register \"k2\[5\]\" and destination register \"k3\[8\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns + Longest register register " "Info: + Longest register to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[5\] 1 REG LC_X12_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.575 ns) 2.095 ns Add0~7COUT1_35 2 COMB LC_X9_Y4_N5 1 " "Info: 2: + IC(1.520 ns) + CELL(0.575 ns) = 2.095 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'Add0~7COUT1_35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { k2[5] Add0~7COUT1_35 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.175 ns Add0~5COUT1_37 3 COMB LC_X9_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.175 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; COMB Node = 'Add0~5COUT1_37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7COUT1_35 Add0~5COUT1_37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.255 ns Add0~3COUT1_39 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.255 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'Add0~3COUT1_39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5COUT1_37 Add0~3COUT1_39 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.863 ns Add0~0 5 COMB LC_X9_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.863 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~3COUT1_39 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.159 ns k3\[8\] 6 REG LC_X9_Y4_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 46.12 % ) " "Info: Total cell delay = 1.457 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.702 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.222 ns - Smallest " "Info: - Smallest clock skew is 0.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] destination 10.054 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[1\]\" to destination register is 10.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[1\] 1 CLK PIN_54 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 's\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.442 ns) 3.412 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.501 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { s[1] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 5.440 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 5.440 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.590 ns) 10.054 ns k3\[8\] 4 REG LC_X9_Y4_N9 1 " "Info: 4: + IC(4.024 ns) + CELL(0.590 ns) = 10.054 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { process_0~1 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.793 ns ( 27.78 % ) " "Info: Total cell delay = 2.793 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.261 ns ( 72.22 % ) " "Info: Total interconnect delay = 7.261 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.054 ns" { s[1] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.054 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] source 9.832 ns - Longest register " "Info: - Longest clock path from clock \"s\[1\]\" to source register is 9.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[1\] 1 CLK PIN_54 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 's\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.442 ns) 3.412 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(1.501 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { s[1] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 5.440 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 5.440 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.292 ns) 9.832 ns k2\[5\] 4 REG LC_X12_Y3_N1 2 " "Info: 4: + IC(4.100 ns) + CELL(0.292 ns) = 9.832 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { process_0~1 k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.495 ns ( 25.38 % ) " "Info: Total cell delay = 2.495 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.337 ns ( 74.62 % ) " "Info: Total interconnect delay = 7.337 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { s[1] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.054 ns" { s[1] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.054 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { s[1] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.054 ns" { s[1] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.054 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { s[1] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { s[1] {} s[1]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 1.501ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s\[3\] register k2\[5\] register k3\[8\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"s\[3\]\" has Internal fmax of 235.02 MHz between source register \"k2\[5\]\" and destination register \"k3\[8\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns + Longest register register " "Info: + Longest register to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns k2\[5\] 1 REG LC_X12_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.575 ns) 2.095 ns Add0~7COUT1_35 2 COMB LC_X9_Y4_N5 1 " "Info: 2: + IC(1.520 ns) + CELL(0.575 ns) = 2.095 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'Add0~7COUT1_35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { k2[5] Add0~7COUT1_35 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.175 ns Add0~5COUT1_37 3 COMB LC_X9_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.175 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; COMB Node = 'Add0~5COUT1_37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7COUT1_35 Add0~5COUT1_37 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.255 ns Add0~3COUT1_39 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.255 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'Add0~3COUT1_39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5COUT1_37 Add0~3COUT1_39 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.863 ns Add0~0 5 COMB LC_X9_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.863 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~3COUT1_39 Add0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.159 ns k3\[8\] 6 REG LC_X9_Y4_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.159 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add0~0 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 46.12 % ) " "Info: Total cell delay = 1.457 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.702 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.222 ns - Smallest " "Info: - Smallest clock skew is 0.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 11.922 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[3\]\" to destination register is 11.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_128 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.221 ns) + CELL(0.590 ns) 5.280 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(3.221 ns) + CELL(0.590 ns) = 5.280 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { s[3] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 7.308 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 7.308 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.590 ns) 11.922 ns k3\[8\] 4 REG LC_X9_Y4_N9 1 " "Info: 4: + IC(4.024 ns) + CELL(0.590 ns) = 11.922 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; REG Node = 'k3\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { process_0~1 k3[8] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.941 ns ( 24.67 % ) " "Info: Total cell delay = 2.941 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.981 ns ( 75.33 % ) " "Info: Total interconnect delay = 8.981 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.922 ns" { s[3] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.922 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] source 11.700 ns - Longest register " "Info: - Longest clock path from clock \"s\[3\]\" to source register is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_128 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.221 ns) + CELL(0.590 ns) 5.280 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(3.221 ns) + CELL(0.590 ns) = 5.280 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { s[3] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 7.308 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 7.308 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.292 ns) 11.700 ns k2\[5\] 4 REG LC_X12_Y3_N1 2 " "Info: 4: + IC(4.100 ns) + CELL(0.292 ns) = 11.700 ns; Loc. = LC_X12_Y3_N1; Fanout = 2; REG Node = 'k2\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { process_0~1 k2[5] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 22.59 % ) " "Info: Total cell delay = 2.643 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.057 ns ( 77.41 % ) " "Info: Total interconnect delay = 9.057 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { s[3] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.922 ns" { s[3] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.922 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { s[3] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { k2[5] Add0~7COUT1_35 Add0~5COUT1_37 Add0~3COUT1_39 Add0~0 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { k2[5] {} Add0~7COUT1_35 {} Add0~5COUT1_37 {} Add0~3COUT1_39 {} Add0~0 {} k3[8] {} } { 0.000ns 1.520ns 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.922 ns" { s[3] Equal2~0 process_0~1 k3[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.922 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k3[8] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.024ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { s[3] Equal2~0 process_0~1 k2[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k2[5] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 4.100ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "k2\[3\] alu_b\[3\] m 2.815 ns register " "Info: tsu for register \"k2\[3\]\" (data pin = \"alu_b\[3\]\", clock pin = \"m\") is 2.815 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.644 ns + Longest pin register " "Info: + Longest pin to register delay is 9.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_b\[3\] 1 PIN PIN_134 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_134; Fanout = 6; PIN Node = 'alu_b\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.585 ns) + CELL(0.590 ns) 9.644 ns k2\[3\] 2 REG LC_X13_Y4_N2 2 " "Info: 2: + IC(7.585 ns) + CELL(0.590 ns) = 9.644 ns; Loc. = LC_X13_Y4_N2; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { alu_b[3] k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 21.35 % ) " "Info: Total cell delay = 2.059 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 78.65 % ) " "Info: Total interconnect delay = 7.585 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.644 ns" { alu_b[3] k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.644 ns" { alu_b[3] {} alu_b[3]~out0 {} k2[3] {} } { 0.000ns 0.000ns 7.585ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.842 ns + " "Info: + Micro setup delay of destination is 0.842 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 7.671 ns - Shortest register " "Info: - Shortest clock path from clock \"m\" to destination register is 7.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns m 1 CLK PIN_42 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_42; Fanout = 21; CLK Node = 'm'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.114 ns) 3.545 ns process_0~1 2 COMB LC_X8_Y10_N9 19 " "Info: 2: + IC(1.962 ns) + CELL(0.114 ns) = 3.545 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { m process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.012 ns) + CELL(0.114 ns) 7.671 ns k2\[3\] 3 REG LC_X13_Y4_N2 2 " "Info: 3: + IC(4.012 ns) + CELL(0.114 ns) = 7.671 ns; Loc. = LC_X13_Y4_N2; Fanout = 2; REG Node = 'k2\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { process_0~1 k2[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 22.12 % ) " "Info: Total cell delay = 1.697 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 77.88 % ) " "Info: Total interconnect delay = 5.974 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { m process_0~1 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { m {} m~out0 {} process_0~1 {} k2[3] {} } { 0.000ns 0.000ns 1.962ns 4.012ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.644 ns" { alu_b[3] k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.644 ns" { alu_b[3] {} alu_b[3]~out0 {} k2[3] {} } { 0.000ns 0.000ns 7.585ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { m process_0~1 k2[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { m {} m~out0 {} process_0~1 {} k2[3] {} } { 0.000ns 0.000ns 1.962ns 4.012ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[3\] c c\$latch 15.777 ns register " "Info: tco from clock \"s\[3\]\" to destination pin \"c\" through register \"c\$latch\" is 15.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] source 11.409 ns + Longest register " "Info: + Longest clock path from clock \"s\[3\]\" to source register is 11.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_128 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.221 ns) + CELL(0.590 ns) 5.280 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(3.221 ns) + CELL(0.590 ns) = 5.280 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { s[3] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 7.308 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 7.308 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.987 ns) + CELL(0.114 ns) 11.409 ns c\$latch 4 REG LC_X5_Y9_N2 1 " "Info: 4: + IC(3.987 ns) + CELL(0.114 ns) = 11.409 ns; Loc. = LC_X5_Y9_N2; Fanout = 1; REG Node = 'c\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.101 ns" { process_0~1 c$latch } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 21.61 % ) " "Info: Total cell delay = 2.465 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.944 ns ( 78.39 % ) " "Info: Total interconnect delay = 8.944 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.409 ns" { s[3] Equal2~0 process_0~1 c$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.409 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} c$latch {} } { 0.000ns 0.000ns 3.221ns 1.736ns 3.987ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.368 ns + Longest register pin " "Info: + Longest register to pin delay is 4.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\$latch 1 REG LC_X5_Y9_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N2; Fanout = 1; REG Node = 'c\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { c$latch } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(2.124 ns) 4.368 ns c 2 PIN PIN_14 0 " "Info: 2: + IC(2.244 ns) + CELL(2.124 ns) = 4.368 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { c$latch c } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 48.63 % ) " "Info: Total cell delay = 2.124 ns ( 48.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 51.37 % ) " "Info: Total interconnect delay = 2.244 ns ( 51.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { c$latch c } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { c$latch {} c {} } { 0.000ns 2.244ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.409 ns" { s[3] Equal2~0 process_0~1 c$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.409 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} c$latch {} } { 0.000ns 0.000ns 3.221ns 1.736ns 3.987ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { c$latch c } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { c$latch {} c {} } { 0.000ns 2.244ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "alu_b\[3\] alu_out\[3\] 24.944 ns Longest " "Info: Longest tpd from source pin \"alu_b\[3\]\" to destination pin \"alu_out\[3\]\" is 24.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_b\[3\] 1 PIN PIN_134 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_134; Fanout = 6; PIN Node = 'alu_b\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.721 ns) + CELL(0.423 ns) 10.613 ns LessThan0~22 2 COMB LC_X7_Y4_N3 1 " "Info: 2: + IC(8.721 ns) + CELL(0.423 ns) = 10.613 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; COMB Node = 'LessThan0~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.144 ns" { alu_b[3] LessThan0~22 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.791 ns LessThan0~17 3 COMB LC_X7_Y4_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 10.791 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LessThan0~22 LessThan0~17 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 11.412 ns LessThan0~0 4 COMB LC_X7_Y4_N7 16 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 11.412 ns; Loc. = LC_X7_Y4_N7; Fanout = 16; COMB Node = 'LessThan0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { LessThan0~17 LessThan0~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.442 ns) 13.299 ns Add1~21 5 COMB LC_X8_Y8_N5 3 " "Info: 5: + IC(1.445 ns) + CELL(0.442 ns) = 13.299 ns; Loc. = LC_X8_Y8_N5; Fanout = 3; COMB Node = 'Add1~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { LessThan0~0 Add1~21 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.575 ns) 15.096 ns Add1~4COUT1_48 6 COMB LC_X8_Y10_N2 2 " "Info: 6: + IC(1.222 ns) + CELL(0.575 ns) = 15.096 ns; Loc. = LC_X8_Y10_N2; Fanout = 2; COMB Node = 'Add1~4COUT1_48'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { Add1~21 Add1~4COUT1_48 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.176 ns Add1~6COUT1_50 7 COMB LC_X8_Y10_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 15.176 ns; Loc. = LC_X8_Y10_N3; Fanout = 2; COMB Node = 'Add1~6COUT1_50'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~4COUT1_48 Add1~6COUT1_50 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 15.784 ns Add1~7 8 COMB LC_X8_Y10_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 15.784 ns; Loc. = LC_X8_Y10_N4; Fanout = 1; COMB Node = 'Add1~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~6COUT1_50 Add1~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.590 ns) 18.393 ns alu_out~68 9 COMB LC_X12_Y3_N5 1 " "Info: 9: + IC(2.019 ns) + CELL(0.590 ns) = 18.393 ns; Loc. = LC_X12_Y3_N5; Fanout = 1; COMB Node = 'alu_out~68'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { Add1~7 alu_out~68 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 19.247 ns alu_out~69 10 COMB LC_X12_Y3_N2 1 " "Info: 10: + IC(0.412 ns) + CELL(0.442 ns) = 19.247 ns; Loc. = LC_X12_Y3_N2; Fanout = 1; COMB Node = 'alu_out~69'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { alu_out~68 alu_out~69 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.573 ns) + CELL(2.124 ns) 24.944 ns alu_out\[3\] 11 PIN PIN_132 0 " "Info: 11: + IC(3.573 ns) + CELL(2.124 ns) = 24.944 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'alu_out\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { alu_out~69 alu_out[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.552 ns ( 30.28 % ) " "Info: Total cell delay = 7.552 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.392 ns ( 69.72 % ) " "Info: Total interconnect delay = 17.392 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.944 ns" { alu_b[3] LessThan0~22 LessThan0~17 LessThan0~0 Add1~21 Add1~4COUT1_48 Add1~6COUT1_50 Add1~7 alu_out~68 alu_out~69 alu_out[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "24.944 ns" { alu_b[3] {} alu_b[3]~out0 {} LessThan0~22 {} LessThan0~17 {} LessThan0~0 {} Add1~21 {} Add1~4COUT1_48 {} Add1~6COUT1_50 {} Add1~7 {} alu_out~68 {} alu_out~69 {} alu_out[3] {} } { 0.000ns 0.000ns 8.721ns 0.000ns 0.000ns 1.445ns 1.222ns 0.000ns 0.000ns 2.019ns 0.412ns 3.573ns } { 0.000ns 1.469ns 0.423ns 0.178ns 0.621ns 0.442ns 0.575ns 0.080ns 0.608ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "k2\[6\] alu_b\[6\] s\[3\] 8.277 ns register " "Info: th for register \"k2\[6\]\" (data pin = \"alu_b\[6\]\", clock pin = \"s\[3\]\") is 8.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 11.414 ns + Longest register " "Info: + Longest clock path from clock \"s\[3\]\" to destination register is 11.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns s\[3\] 1 CLK PIN_128 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.221 ns) + CELL(0.590 ns) 5.280 ns Equal2~0 2 COMB LC_X8_Y3_N9 19 " "Info: 2: + IC(3.221 ns) + CELL(0.590 ns) = 5.280 ns; Loc. = LC_X8_Y3_N9; Fanout = 19; COMB Node = 'Equal2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { s[3] Equal2~0 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.292 ns) 7.308 ns process_0~1 3 COMB LC_X8_Y10_N9 19 " "Info: 3: + IC(1.736 ns) + CELL(0.292 ns) = 7.308 ns; Loc. = LC_X8_Y10_N9; Fanout = 19; COMB Node = 'process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Equal2~0 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.992 ns) + CELL(0.114 ns) 11.414 ns k2\[6\] 4 REG LC_X8_Y8_N3 2 " "Info: 4: + IC(3.992 ns) + CELL(0.114 ns) = 11.414 ns; Loc. = LC_X8_Y8_N3; Fanout = 2; REG Node = 'k2\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.106 ns" { process_0~1 k2[6] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 21.60 % ) " "Info: Total cell delay = 2.465 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.949 ns ( 78.40 % ) " "Info: Total interconnect delay = 8.949 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.414 ns" { s[3] Equal2~0 process_0~1 k2[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.414 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k2[6] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 3.992ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_b\[6\] 1 PIN PIN_29 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; PIN Node = 'alu_b\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[6] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.292 ns) 3.137 ns k2\[6\] 2 REG LC_X8_Y8_N3 2 " "Info: 2: + IC(1.376 ns) + CELL(0.292 ns) = 3.137 ns; Loc. = LC_X8_Y8_N3; Fanout = 2; REG Node = 'k2\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { alu_b[6] k2[6] } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/aluofwb/aluofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 56.14 % ) " "Info: Total cell delay = 1.761 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.376 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { alu_b[6] k2[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { alu_b[6] {} alu_b[6]~out0 {} k2[6] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.414 ns" { s[3] Equal2~0 process_0~1 k2[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.414 ns" { s[3] {} s[3]~out0 {} Equal2~0 {} process_0~1 {} k2[6] {} } { 0.000ns 0.000ns 3.221ns 1.736ns 3.992ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { alu_b[6] k2[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { alu_b[6] {} alu_b[6]~out0 {} k2[6] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 15:04:48 2018 " "Info: Processing ended: Fri Jan 05 15:04:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
