{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545814072305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545814072315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 16:47:51 2018 " "Processing started: Wed Dec 26 16:47:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545814072315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545814072315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios_pio_it -c nios_pio_it " "Command: quartus_sta nios_pio_it -c nios_pio_it" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545814072315 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1545814072789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1545814074172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074239 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545814074679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545814074679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545814074679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545814074679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545814074679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1545814074679 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1545814074707 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc " "Reading SDC File: 'c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1545814074726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_nios2_cpu.sdc 65 *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at unsaved_nios2_cpu.sdc(65): *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545814074776 ""}  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_nios2_cpu.sdc 66 *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at unsaved_nios2_cpu.sdc(66): *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545814074779 ""}  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_nios2_cpu.sdc 70 *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at unsaved_nios2_cpu.sdc(70): *unsaved_nios2_cpu:*\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$unsaved_nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545814074791 ""}  } { { "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1545814074791 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready clk " "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545814074811 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1545814074811 "|nios_pio_it|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814074830 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814074830 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1545814074830 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545814074831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545814074852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.271 " "Worst-case setup slack is 45.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.271               0.000 altera_reserved_tck  " "   45.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.365 " "Worst-case recovery slack is 97.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.365               0.000 altera_reserved_tck  " "   97.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.137 " "Worst-case removal slack is 1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 altera_reserved_tck  " "    1.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.523 " "Worst-case minimum pulse width slack is 49.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.523               0.000 altera_reserved_tck  " "   49.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814074909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814074909 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 194.466 ns " "Worst Case Available Settling Time: 194.466 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814074975 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545814074975 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545814074980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545814075015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545814075953 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready clk " "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545814076259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1545814076259 "|nios_pio_it|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814076265 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814076265 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1545814076265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.652 " "Worst-case setup slack is 45.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.652               0.000 altera_reserved_tck  " "   45.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.526 " "Worst-case recovery slack is 97.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.526               0.000 altera_reserved_tck  " "   97.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 altera_reserved_tck  " "    1.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.397 " "Worst-case minimum pulse width slack is 49.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076304 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 194.773 ns " "Worst Case Available Settling Time: 194.773 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076366 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545814076366 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545814076372 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready clk " "Register unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545814076598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1545814076598 "|nios_pio_it|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814076605 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545814076605 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1545814076605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.090 " "Worst-case setup slack is 48.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.090               0.000 altera_reserved_tck  " "   48.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.775 " "Worst-case recovery slack is 98.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.775               0.000 altera_reserved_tck  " "   98.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 altera_reserved_tck  " "    0.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 altera_reserved_tck  " "   49.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545814076639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545814076639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.686 ns " "Worst Case Available Settling Time: 197.686 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545814076697 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545814076697 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545814077010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545814077011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545814077107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 16:47:57 2018 " "Processing ended: Wed Dec 26 16:47:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545814077107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545814077107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545814077107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545814077107 ""}
