{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655550925939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655550925939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 12:15:25 2022 " "Processing started: Sat Jun 18 12:15:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655550925939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550925939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550925939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655550926431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655550926431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1testefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1testefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1TesteFSM-Behavioral " "Found design unit 1: P1TesteFSM-Behavioral" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933730 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1TesteFSM " "Found entity 1: P1TesteFSM" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "D:/LSD/LSD/projFinal/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "D:/LSD/LSD/projFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "D:/LSD/LSD/projFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933734 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "D:/LSD/LSD/projFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/debouceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/debouceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "D:/LSD/LSD/projFinal/DebouceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933736 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "D:/LSD/LSD/projFinal/DebouceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/displaydecoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/displaydecoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoderP-Behavioral " "Found design unit 1: DisplayDecoderP-Behavioral" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "D:/LSD/LSD/projFinal/DisplayDecoderP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933738 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoderP " "Found entity 1: DisplayDecoderP" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "D:/LSD/LSD/projFinal/DisplayDecoderP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/maqlavartimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/maqlavartimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarTimer-Behavioral " "Found design unit 1: MaqLavarTimer-Behavioral" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "D:/LSD/LSD/projFinal/MaqLavarTimer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933740 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarTimer " "Found entity 1: MaqLavarTimer" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "D:/LSD/LSD/projFinal/MaqLavarTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1Teste " "Found entity 1: P1Teste" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655550933741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1TesteFSM " "Elaborating entity \"P1TesteFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655550933778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(91) " "VHDL Process Statement warning at P1TesteFSM.vhd(91): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933783 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(106) " "VHDL Process Statement warning at P1TesteFSM.vhd(106): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933783 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(122) " "VHDL Process Statement warning at P1TesteFSM.vhd(122): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(122) " "VHDL Process Statement warning at P1TesteFSM.vhd(122): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(143) " "VHDL Process Statement warning at P1TesteFSM.vhd(143): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(160) " "VHDL Process Statement warning at P1TesteFSM.vhd(160): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(160) " "VHDL Process Statement warning at P1TesteFSM.vhd(160): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_2 P1TesteFSM.vhd(160) " "VHDL Process Statement warning at P1TesteFSM.vhd(160): signal \"s_ultimoestado_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(163) " "VHDL Process Statement warning at P1TesteFSM.vhd(163): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655550933784 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "water_valve P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"water_valve\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655550933785 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rinse P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"rinse\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655550933785 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655550933785 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_1 P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado_1\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655550933785 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_2 P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado_2\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655550933785 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_2 P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado_2\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933786 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_1 P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado_1\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933786 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933787 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rinse P1TesteFSM.vhd(61) " "Inferred latch for \"rinse\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933787 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "water_valve P1TesteFSM.vhd(61) " "Inferred latch for \"water_valve\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550933787 "|P1TesteFSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_ultimoestado " "Latch s_ultimoestado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_currentState.TEnxaguar " "Ports D and ENA on the latch are fed by the same signal s_currentState.TEnxaguar" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655550934418 ""}  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655550934418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1 VCC " "Pin \"display1\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display1"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timeValue\[6\] GND " "Pin \"timeValue\[6\]\" is stuck at GND" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|timeValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timeValue\[7\] GND " "Pin \"timeValue\[7\]\" is stuck at GND" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655550934438 "|P1TesteFSM|timeValue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655550934438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655550934515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655550934954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655550934954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655550934982 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655550934982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655550934982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655550934982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655550934995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 12:15:34 2022 " "Processing ended: Sat Jun 18 12:15:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655550934995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655550934995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655550934995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655550934995 ""}
