{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417537859124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417537859124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 11:30:58 2014 " "Processing started: Tue Dec 02 11:30:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417537859124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417537859124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Music_Systhesizer -c Music_Systhesizer --generate_symbol=J:/ECE385/Music_Synthesizer/NoteStreamGen.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Music_Systhesizer -c Music_Systhesizer --generate_symbol=J:/ECE385/Music_Synthesizer/NoteStreamGen.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417537859124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuffer.sv(10) " "Verilog HDL information at keybuffer.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417537859716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417537859754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "J:/ECE385/Music_Synthesizer/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417537859764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "notestreamgen.sv(8) " "Verilog HDL information at notestreamgen.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "notestreamgen.sv" "" { Text "J:/ECE385/Music_Synthesizer/notestreamgen.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417537859769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED lab7_usb.sv(59) " "Verilog HDL Implicit Net warning at lab7_usb.sv(59): created implicit net for \"OTG_FSPEED\"" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417537859769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED lab7_usb.sv(60) " "Verilog HDL Implicit Net warning at lab7_usb.sv(60): created implicit net for \"OTG_LSPEED\"" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417537859770 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "keybuffer.sv(39) " "Verilog HDL or VHDL warning at keybuffer.sv(39): conditional expression evaluates to a constant" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 39 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417537859770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417537859805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 11:30:59 2014 " "Processing ended: Tue Dec 02 11:30:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417537859805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417537859805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417537859805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417537859805 ""}
