// Seed: 3267275914
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  assign id_2[1] = 1;
  logic id_7;
  logic id_8;
  type_14(
      id_4, id_6
  );
endmodule
