--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Decoder.twx Decoder.ncd -o Decoder.twr Decoder.pcf -ucf
Decoder_M.ucf

Design file:              Decoder.ncd
Physical constraint file: Decoder.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    3.881(F)|      SLOW  |   -2.288(F)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        10.121(R)|      SLOW  |         4.779(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         9.957(R)|      SLOW  |         4.565(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        10.109(R)|      SLOW  |         4.657(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.599(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |        10.252(R)|      SLOW  |         4.495(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         9.849(R)|      SLOW  |         4.814(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.795(R)|      SLOW  |         4.681(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        10.405(R)|      SLOW  |         4.792(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    2.495|         |    1.522|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |led<0>         |    7.779|
SW<0>          |led<1>         |    7.619|
SW<0>          |led<2>         |    7.361|
SW<0>          |led<3>         |    7.509|
SW<0>          |led<4>         |    7.512|
SW<0>          |led<5>         |    7.391|
SW<0>          |led<6>         |    7.756|
SW<0>          |led<7>         |    7.604|
SW<1>          |led<0>         |    7.670|
SW<1>          |led<1>         |    7.710|
SW<1>          |led<2>         |    7.696|
SW<1>          |led<3>         |    7.852|
SW<1>          |led<4>         |    8.016|
SW<1>          |led<5>         |    7.778|
SW<1>          |led<6>         |    7.877|
SW<1>          |led<7>         |    8.223|
---------------+---------------+---------+


Analysis completed Fri May 22 18:05:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



