

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 17:44:56 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|      445|  0.318 us|  2.670 us|   54|  446|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_306  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       52|      444|  13 ~ 111|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     439|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   12|    3749|    2959|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    1137|    -|
|Register         |        -|    -|     912|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   12|    4661|    4535|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       1|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U8           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U11  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U4    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U9    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_306   |sqrt_fixed_32_32_s          |        0|   0|  721|  1335|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  12| 3749|  2959|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_486_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln32_fu_398_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_517_p2      |         +|   0|  0|  13|           4|           2|
    |sub_ln23_1_fu_527_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln23_fu_429_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln32_1_fu_511_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_423_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln33_1_fu_491_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_fu_403_p2     |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_449_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_361_p2         |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_1_fu_467_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_fu_379_p2    |      icmp|   0|  0|  18|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 439|         264|         386|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |X1_0_address0                    |   17|          4|    2|          8|
    |X1_0_d0                          |   17|          4|   32|        128|
    |X1_1_address0                    |   17|          4|    2|          8|
    |X1_1_d0                          |   17|          4|   32|        128|
    |X2_0_address0                    |   17|          4|    2|          8|
    |X2_0_d0                          |   17|          4|   32|        128|
    |X2_1_address0                    |   17|          4|    2|          8|
    |X2_1_d0                          |   17|          4|   32|        128|
    |ap_NS_fsm                        |  979|        185|    1|        185|
    |grp_sqrt_fixed_32_32_s_fu_306_x  |   13|          3|   31|         93|
    |i_fu_78                          |    9|          2|    4|          8|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1137|        222|  172|        830|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+-----+----+-----+-----------+
    |         Name         |  FF | LUT| Bits| Const Bits|
    +----------------------+-----+----+-----+-----------+
    |C_0_load_reg_599      |   32|   0|   32|          0|
    |C_1_load_reg_695      |   32|   0|   32|          0|
    |add_ln32_1_reg_729    |   32|   0|   32|          0|
    |add_ln32_reg_633      |   32|   0|   32|          0|
    |ap_CS_fsm             |  184|   0|  184|          0|
    |i_fu_78               |    4|   0|    4|          0|
    |icmp_ln21_1_reg_720   |    1|   0|    1|          0|
    |icmp_ln21_reg_624     |    1|   0|    1|          0|
    |mul_ln13_1_reg_610    |   32|   0|   32|          0|
    |mul_ln13_2_reg_700    |   32|   0|   32|          0|
    |mul_ln13_3_reg_706    |   32|   0|   32|          0|
    |mul_ln13_reg_604      |   32|   0|   32|          0|
    |reg_311               |   16|   0|   16|          0|
    |sdiv_ln23_1_reg_674   |   32|   0|   32|          0|
    |sdiv_ln23_reg_755     |   32|   0|   32|          0|
    |sdiv_ln32_1_reg_649   |   32|   0|   32|          0|
    |sdiv_ln32_reg_745     |   32|   0|   32|          0|
    |sdiv_ln33_1_reg_750   |   32|   0|   32|          0|
    |sdiv_ln33_reg_654     |   32|   0|   32|          0|
    |sub_ln33_1_reg_734    |   32|   0|   32|          0|
    |sub_ln33_reg_638      |   32|   0|   32|          0|
    |temp_A_1_reg_688      |   32|   0|   32|          0|
    |temp_A_reg_592        |   32|   0|   32|          0|
    |temp_B_1_reg_679      |   32|   0|   32|          0|
    |temp_B_reg_583        |   32|   0|   32|          0|
    |tmp_33_reg_620        |    1|   0|    1|          0|
    |tmp_34_reg_716        |    1|   0|    1|          0|
    |trunc_ln13_1_reg_711  |   31|   0|   31|          0|
    |trunc_ln13_reg_615    |   31|   0|   31|          0|
    |zext_ln9_reg_547      |    2|   0|   64|         62|
    +----------------------+-----+----+-----+-----------+
    |Total                 |  912|   0|  974|         62|
    +----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    2|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    2|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|B_0_address0       |  out|    2|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    2|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|C_0_address0       |  out|    2|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    2|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|X1_0_address0      |  out|    2|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    2|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X2_0_address0      |  out|    2|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    2|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|D_0_address0       |  out|    2|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    2|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

