<html>
<head>
<title>Aviral Shrivastava: Research</title>
</head>
<body bgcolor="#eeeeee">

<h1>Research</h1>

<hr>

<h2> Ph.D. Thesis</h2>

<h3>Compiler-in-the-Loop Exploration of Programmable Embedded Systems </h3>
Increasing complexity of embedded systems, and shortening
time-to-market makes designer productivity the key concern in embedded
system development. 
As a result Programmable Embedded Systems - that have a programmable
processor and memory subsystem to support the software part of the
application - are becoming an attractive platforms for embedded system
design. 
Programmable embedded systems greatly enhance design reuse, reduce
design complexity, and time-to-market via software. 
The application-specific, strict, multi-dimensional design
constraints, result in embedded processor designs being highly
customized. 
Embedded processors often feature design idiosyncracies,
custom-algorithms, and sometimes even miss some architectural
features.  
Consequently, code generation for the embedded processors is a
challenging task. 
However, if the compiler is able to exploit the architectural features
of the embedded processors, it can make a tremendous difference in the
power, performance, etc. of the eventual system. 
Existing embedded system design/exploration techniques either do not
consider compiler effects on the design, or include the compiler
effects in an ad-hoc manner, which may lead to inaccurate evaluation
of design choices and therefore result in suboptimal design
decisions. 

<p>This thesis proposes a Compiler-in-the-Loop Exploration approach, -
systematic method to include compiler effects during architectural
evaluation of embedded systems. 
This dissertation demonstrates the need and usefulness of the proposed
methodology at several levels of embedded system design abstraction:
at the the instruction set architecture level, at the processor
pipeline design level, at the memory design level, and at the
processor-memory interface level.
At each level of design abstraction, this dissertation demonstrates
that the proposed methodology results in a more meaningful exploration
of design space leading to better design decisions with respect to the
design goals of performance, code size, energy and power consumption.

<p><a href="papers/Aviral-thesis.pdf">
<img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0"></a>
<b> Advisors</b>: 
<a href="http://www.ics.uci.edu/~dutt">Prof. Nikil Dutt</a> (Chair), 
<a href="http://www.ics.uci.edu/~nicolau">Prof. Alex Nicolau</a>,
<a href="http://www.ics.uci.edu/~alexv">Prof. Alex Veidenbaum</a>,
<hr>         

<h2>Software</h2>
<ul>
   <li><a href="http://www.ics.uci.edu/~aviral/pbexplore"> PBExplore </a>
   : A Compiler-in-the-Loop Framework to explore Register Bypasses in 
   Pipelined Embedded Processors. </li>

   <li><a href="http://www.ics.uci.edu/~express"> EXPRESSION </a>
   : An Architecture Description Language (ADL) based Retargetable 
   Compiler-Simulator toolchain. </li>
</ul>

<hr>
        
<h2>Conference Papers</h2>

<ul>
   <a href="http://www.informatik.uni-trier.de/%7Eley/db/indices/a-tree/s/Shrivastava:Aviral.html"><small> [DBLP]</small></a><br>
   <a href="http://portal.acm.org/results.cfm?query=author%3AP394461&querydisp=author%3AAviral%20Shrivastava&coll=GUIDE&dl=GUIDE&CFID=57938045&CFTOKEN=15775752"><small>   [ACM Portal]</small></a><br>
   <a href ="http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(aviral%20shrivasta%3Cin%3Eau)&valnm=Aviral+Shrivasta&history=yes"><small> 
   [IEEE Explore]</small></a><br>
</ul>

<table cellpadding="5" cellspacing="5" border="0" width="100%">
  <tbody>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rfPower.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rfPower.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/rfPower.html">
    Bypass Aware Instruction Scheduling for Register File Power Reduction 
    </a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Sanghyun Park, Nikil Dutt, Alex Nicolau, Eugene Earlie, 
    and Yunheung Paek<br>
    <b> LCTES 2006 </b>:<i>Proceedings of the 2006 ACM SIGPLAN/SIGBED
    conference on Language, compilers and tool support for embedded
    systems</i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/autoOT.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/autoOT.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/autoOT.html">
    Automatic Generation of Operation Tables for Fast Exploration of
    Bypasses in Embedded Processors
    </a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Sanghyun Park, Nikil Dutt, Alex Nicolau, Eugene Earlie, 
    and Yunheung Paek<br>
    <b> DATE 2006 </b>:<i>Proceedings of the International Conference
    on Design Automation and Test in Europe
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/miniCache.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/miniCache.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/miniCache.html">
    Compilation Techniques for Energy Reduction in Horizontally Partitioned 
    Cache Architectures
    </a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Ilya Issenin and Nikil Dutt<br>
    <b> CASES 2005 </b>:<i>Proceedings of the 2005 International Conference on 
    Compilers, Architectures and Synthesis for Embedded Systems 
    on Hardware/Software Codesign and System Synthesis 
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/processorAggregation.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/processorAggregation.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/processorAggregation.html">
    Aggregating Processor Free Time for Energy Reduction
    </a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>
    <b> CODES+ISSS 2005 </b>:<i>Proceedings of the 3rd IEEE/ACM/IFIP International 
    Conference on Hardware/Software Codesign and System Synthesis
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/pbExplore.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/pbExplore.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/pbExplore.html">
    PBExplore: A Framework for Compiler-in-the-Loop Exploration of 
    Partial Bypassing in Embedded Processors</a><br>
    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>
    <b> DATE 2005 </b>:<i>Proceedings of the International Conference 
    on Design Automation and Test in Europe
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/techCon.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/techCon.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/techCon.html">
    Compiler-in-the-Loop, ADL-driven Early Architectural Exploration
    </a><br>
    with Nikil Dutt, Alex Nicolau, and Eugene Earlie<br>
    <b> TECHCON 2005 </b>:<i>Semiconductor Research Corporation
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/otCompiler.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/otCompiler.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/otCompiler.html">
    Operation Tables for Scheduling in the Presence of Partial Bypassing 
    </a><br>
    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>
    <b> CODES+ISSS 2004 </b>:<i>Proceedings of the International Conference 
    on Hardware/Software Codesign and System Synthesis 
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAEnergy.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAEnergy.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAEnergy.html">
    Energy Efficient Code Generation using rISA
    </a> <br>
    with Partha Biswas, Ashok Halambi, Nikil Dutt, and Alex Nicolau<br>
    <b> ASPDAC 2004 </b>:<i>Proceedings of the Asia and South Pacific 
    Design Automation Conference
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAExplore.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAExplore.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAExplore.html">
    A Design Space Exploration Framework for Reduced Bit-width Instruction 
    Set Architecture (rISA) Design 
    </a> <br>
    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>
    <b> ISSS 2002 </b>:<i>Proceedings of the International Symposium 
    on System Synthesis 
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISACompiler.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISACompiler.ppt">
    <img src="papers/ppt.png" alt="ppt" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/rISACompiler.html">
    An Efficient Compiler Technique for Code Size Reduction using Reduced 
    Bit-width ISAs
    </a> <br>
    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>
    <b> DATE 2002 </b>:<i>Proceedings of the International Conference 
    on Design Automation and Test in Europe 
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/customizableCompiler.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle">
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/customizableCompiler.html">
    A Customizable Compiler Framework for Embedded Systems
    </a> <br>
    with Ashok Halambi, Nikil Dutt, and Alex Nicolau<br>
    <b> SCOPES 2001 </b>:<i>International Workshop on Software and Compilers 
    for Embedded Systems
    </i> <br></td>
    </tr>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/hwSwPartition.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/hwSwPartition.html">
    Optimal Hardware/Software Partitioning for Concurrent Specification 
    Using Dynamic Programming 
    </a> <br>
    with Mohit Kumar, Sanjeev Kapoor, Shashi Kumar, and M. Balakrishnan<br>
    <b> VLSI 2000 </b>:<i>Proceedings of the 13th International Conference 
    on VLSI Design 
    </i> <br></td>
    </tr>

  </tbody>       
</table>
<br>

<hr>

<h2>Journal Articles</h2>

<table cellpadding="5" cellspacing="5" border="0" width="100%">
  <tbody>

    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/adlJournal.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/adlJournal.html">
    ADL-driven Software Toolkit Generation for Architectural
    Exploration of Programmable SOCs</a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Prabhat Mishra, and Nikil Dutt<br>
    <b> TODAES </b>:<i>ACM Transactions on Design Automation of
    Electronic Systems
    </i> <br></td>
    </tr>
    
    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/otJournal.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/otJournal.html">
    Retargetable Pipeline Hazard Detection for Partially Bypassed Processors
    </a>
    <b><font color="#ff0000"> NEW</font></b><br>
    with Nikil Dutt, Alex Nicolau, and Eugene Earlie<br>
    <b> TVLSI </b>:<i>IEEE Transactions on VLSI
    </i> <br></td>
    </tr>
    
    <tr>
    <td valign="middle">
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAJournal.pdf">
    <img src="papers/pdf.png" alt="pdf" width="34" height="34" border="0">
    </a><br></td>
    <td valign="middle"> 
    <a href="http://www.ics.uci.edu/~aviral/papers/rISAJournal.html">
    Compilation Framework for Code Size Reduction using Reduced Bit-width ISAs
    </a>
    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>
    <b> TODAES </b>:<i>ACM Transactions on Design Automation of Electronic Systems
    </i> <br></td>
    </tr>

  </tbody>
</table>

<hr>

<h2>Selected Talks</h2>

<ul>
    <li>Compiler Optimizations for Performance and Energy Improvements in Simple In-order Processors<br>
    <b>MMDC, Intel</b>: <i>Massachussets Microprocessor
    Development Center, Intel</i><br>
    Hudson MA, May 2006</li>

    <p><li>Compiler-in-the-Loop Exploration of Programmable SoCs<br>
    <b>OCASA 2005</b>: <i>Optimizing Compiler Assisted SoC Assembly Workshop</i><br>
    San Francisco CA, September 2005</li>

    <p><li>Compiler-in-the-loop Design Space Exploration of XScale 
    Microarchitectures using EXPRESSION<br>
    <b>SCL, Intel</b>: <i>Strategic CAD Labs, Intel</i><br>
    Hilsboro OR, December 2003</li>
</ul>

   
  </tbody>
</table>

   
<hr>

<h2>Co-Authors</h2>
<ul>
   <li><a href="http://www.ics.uci.edu/~dutt">Nikil Dutt</a>
   (UCI)</li>
   <li><a href="http://www.ics.uci.edu/~nicolau">Alex Nicolau</a>
   (UCI)</li>
   <li><a
   href="http://search2.intel.com/corporate/default.aspx?culture=en-US&q=Eugene+Earlie">
   Eugene Earlie</a> (Intel)</li>
   <li><a
   href="http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/h/Halambi:Ashok.html">Ashok
   Halambi</a> (Poseidon Design Systems)</li>
   <li><a href="http://www.ics.uci.edu/~partha">Partha Biswas</a>
   (UCI)</li>
   <li><a href="http://www.ics.uci.edu/~isse">Ilya Issenin</a>
   (UCI)</li>
   <li><a href="http://www.cise.ufl.edu/~prabhat"> Prabhat Mishra</a>
   </a> (UFL)</li>
   <li><a href="http://www.cse.iitd.ernet.in/~skapoor"> Sanjeev Kapoor
   </a> (IIT Delhi)</li>
   <li><a href="http://www.cse.iitd.ernet.in/~shashi"> Shashi Kumar
   </a> (Jonkoping University, Sweden)</li>
   <li><a href="http://www.cse.iitd.ernet.in/~mbala"> M. Balakrishnan
   </a> (IIT Delhi) </li>
   <li><a href="http://compiler.snu.ac.kr/shparkid/"> Sanghyun Park
   </a> (SNU Korea) </li>
   <li><a href="http://compiler.snu.ac.kr/ypaek/"> Yunheung Paek </a>
   (SNU Korea) </li>
   <li>Mohit Kumar (Deutsche Bank) </li>
</ul>
 
</body>
</html>
