<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>POWER Vector Library Manual: src/vec_int128_ppc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>src/vec_int128_ppc.h</h1><a href="vec__int128__ppc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> Copyright [2017] IBM Corporation.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment"> Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l00005"></a>00005 <span class="comment"> you may not use this file except in compliance with the License.</span>
<a name="l00006"></a>00006 <span class="comment"> You may obtain a copy of the License at</span>
<a name="l00007"></a>00007 <span class="comment"></span>
<a name="l00008"></a>00008 <span class="comment">    http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment"> Unless required by applicable law or agreed to in writing, software</span>
<a name="l00011"></a>00011 <span class="comment"> distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l00012"></a>00012 <span class="comment"> WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l00013"></a>00013 <span class="comment"> See the License for the specific language governing permissions and</span>
<a name="l00014"></a>00014 <span class="comment"> limitations under the License.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment"> vec_int128_ppc.h</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> Contributors:</span>
<a name="l00019"></a>00019 <span class="comment">      IBM Corporation, Steven Munroe</span>
<a name="l00020"></a>00020 <span class="comment">      Created on: May 10, 2015</span>
<a name="l00021"></a>00021 <span class="comment"> */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="preprocessor">#ifndef VEC_INT128_PPC_H_</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define VEC_INT128_PPC_H_</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &lt;<a class="code" href="vec__common__ppc_8h.html" title="Common definitions and typedef used by the collection of Power Vector Library headers...">vec_common_ppc.h</a>&gt;</span>
<a name="l00027"></a>00027 
<a name="l00041"></a>00041 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00042"></a><a class="code" href="vec__int128__ppc_8h.html#a29ef29f161f7aaa73295421cd08d08e5">00042</a> <a class="code" href="vec__int128__ppc_8h.html#a29ef29f161f7aaa73295421cd08d08e5" title="byte reverse quadword for a vector __int128.">vec_revq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00043"></a>00043 {
<a name="l00044"></a>00044   <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> result;
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>  __asm__(
<a name="l00048"></a>00048       <span class="stringliteral">&quot;xxbrq %0,%1;&quot;</span>
<a name="l00049"></a>00049       : <span class="stringliteral">&quot;=wa&quot;</span> (result)
<a name="l00050"></a>00050       : <span class="stringliteral">&quot;wa&quot;</span> (vra)
<a name="l00051"></a>00051       : );
<a name="l00052"></a>00052 <span class="preprocessor">#else</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp = <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0F0E0D0C0B0A0908UL, 0x0706050403020100UL);
<a name="l00055"></a>00055 <span class="preprocessor">#else</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp =
<a name="l00057"></a>00057       <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0001020304050607UL, 0x08090A0B0C0D0E0FUL);
<a name="l00058"></a>00058 <span class="preprocessor">#endif</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>  result = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) vec_perm ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vconstp);
<a name="l00060"></a>00060 <span class="preprocessor">#endif</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062   <span class="keywordflow">return</span> (result);
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 
<a name="l00074"></a>00074 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>
<a name="l00075"></a><a class="code" href="vec__int128__ppc_8h.html#a0d4b2f2913cc4a682a1f64e8f63b4c71">00075</a> <a class="code" href="vec__int128__ppc_8h.html#a0d4b2f2913cc4a682a1f64e8f63b4c71" title="byte reverse each doubleword for a vector unsigned long int.">vec_revd</a> (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vra)
<a name="l00076"></a>00076 {
<a name="l00077"></a>00077   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> result;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>  __asm__(
<a name="l00081"></a>00081       <span class="stringliteral">&quot;xxbrd %0,%1;&quot;</span>
<a name="l00082"></a>00082       : <span class="stringliteral">&quot;=wa&quot;</span> (result)
<a name="l00083"></a>00083       : <span class="stringliteral">&quot;wa&quot;</span> (vra)
<a name="l00084"></a>00084       : );
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp = <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0706050403020100UL, 0x0F0E0D0C0B0A0908UL);
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp =
<a name="l00090"></a>00090       <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x08090A0B0C0D0E0FUL, 0x0001020304050607UL);
<a name="l00091"></a>00091 <span class="preprocessor">#endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>  result = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_perm ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vconstp);
<a name="l00093"></a>00093 <span class="preprocessor">#endif</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095   <span class="keywordflow">return</span> (result);
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00107"></a>00107 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>
<a name="l00108"></a><a class="code" href="vec__int128__ppc_8h.html#a912511875b16f2158dc0c26f268ffde8">00108</a> <a class="code" href="vec__int128__ppc_8h.html#a912511875b16f2158dc0c26f268ffde8" title="byte reverse each word of a vector unsigned int.">vec_revw</a> (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> vra)
<a name="l00109"></a>00109 {
<a name="l00110"></a>00110   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> result;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>  __asm__(
<a name="l00114"></a>00114       <span class="stringliteral">&quot;xxbrw %0,%1;&quot;</span>
<a name="l00115"></a>00115       : <span class="stringliteral">&quot;=wa&quot;</span> (result)
<a name="l00116"></a>00116       : <span class="stringliteral">&quot;wa&quot;</span> (vra)
<a name="l00117"></a>00117       : );
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp = <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0302010007060504UL, 0x0B0A09080F0E0D0CUL);
<a name="l00121"></a>00121 <span class="preprocessor">#else</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp =
<a name="l00123"></a>00123       <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0C0D0E0F08090A0BUL, 0x0405060700010203UL);
<a name="l00124"></a>00124 <span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>  result = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_perm ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vconstp);
<a name="l00126"></a>00126 <span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128   <span class="keywordflow">return</span> (result);
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 
<a name="l00140"></a>00140 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>
<a name="l00141"></a><a class="code" href="vec__int128__ppc_8h.html#aa90626d3d038d505a193e36486b620d2">00141</a> <a class="code" href="vec__int128__ppc_8h.html#aa90626d3d038d505a193e36486b620d2" title="byte reverse each halfword of a vector unsigned short.">vec_revh</a> (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> vra)
<a name="l00142"></a>00142 {
<a name="l00143"></a>00143   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> result;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>  __asm__(
<a name="l00147"></a>00147       <span class="stringliteral">&quot;xxbrh %0,%1;&quot;</span>
<a name="l00148"></a>00148       : <span class="stringliteral">&quot;=wa&quot;</span> (result)
<a name="l00149"></a>00149       : <span class="stringliteral">&quot;wa&quot;</span> (vra)
<a name="l00150"></a>00150       : );
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp = <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0100030205040706UL, 0x09080B0A0D0C0F0EUL);
<a name="l00154"></a>00154 <span class="preprocessor">#else</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>  <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> vconstp =
<a name="l00156"></a>00156       <a class="code" href="vec__common__ppc_8h.html#af4ffb9244d1aa4482b683d35c3544194" title="Arrange elements of dword initializer in high-&amp;gt;low order.">CONST_VINT64_DW</a>(0x0E0F0C0D0A0B0809UL, 0x0607040502030001UL);
<a name="l00157"></a>00157 <span class="preprocessor">#endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>  result = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) vec_perm ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vconstp);
<a name="l00159"></a>00159 <span class="preprocessor">#endif</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a>00161   <span class="keywordflow">return</span> (result);
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 
<a name="l00174"></a>00174 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00175"></a><a class="code" href="vec__int128__ppc_8h.html#a066cc120c198773a2f8dfd17480b7a49">00175</a> <a class="code" href="vec__int128__ppc_8h.html#a066cc120c198773a2f8dfd17480b7a49" title="Count leading zeros for a vector __int128.">vec_clzq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00176"></a>00176 {
<a name="l00177"></a>00177   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>  <span class="comment">/*</span>
<a name="l00181"></a>00181 <span class="comment">   * Use the Vector Count Leading Zeros Double Word instruction to get</span>
<a name="l00182"></a>00182 <span class="comment">   * the count for the left and right vector halves.  If the left vector</span>
<a name="l00183"></a>00183 <span class="comment">   * doubleword of the input is nonzero then only the left count is</span>
<a name="l00184"></a>00184 <span class="comment">   * included and we need to mask off the right count.</span>
<a name="l00185"></a>00185 <span class="comment">   * Otherwise the left count is 64 and we need to add 64 to the right</span>
<a name="l00186"></a>00186 <span class="comment">   * count.</span>
<a name="l00187"></a>00187 <span class="comment">   * After masking we sum across the left and right counts to</span>
<a name="l00188"></a>00188 <span class="comment">   * get the final 128-bit vector count (0-128).</span>
<a name="l00189"></a>00189 <span class="comment">   */</span>
<a name="l00190"></a>00190   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> vt1, vt2, vt3;
<a name="l00191"></a>00191   <span class="keyword">const</span> __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> vzero = { 0, 0 };
<a name="l00192"></a>00192   <span class="keyword">const</span> __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> v64 = { 64, 64 };
<a name="l00193"></a>00193 
<a name="l00194"></a>00194   vt1 = vec_vclz ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span>) vra);
<a name="l00195"></a>00195   vt2 = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_cmplt(vt1, v64);
<a name="l00196"></a>00196   vt3 = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_sld ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vzero,
<a name="l00197"></a>00197                                                (__vector <span class="keywordtype">unsigned</span> char) vt2, 8);
<a name="l00198"></a>00198   result = vec_andc (vt1, vt3);
<a name="l00199"></a>00199 <span class="comment">//      print_vint128x (&quot;vec_clzq and:&quot;, (vui128_t)result);</span>
<a name="l00200"></a>00200   result = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_sums ((__vector <span class="keywordtype">int</span>) result,
<a name="l00201"></a>00201                                                    (__vector int) vzero);
<a name="l00202"></a>00202 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>  result = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_sld (
<a name="l00204"></a>00204       (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) result, (__vector <span class="keywordtype">unsigned</span> char) result, 4);
<a name="l00205"></a>00205 <span class="preprocessor">#endif</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="comment">//      print_vint128x (&quot;vec_clzq rtn:&quot;, (vui128_t)result);</span>
<a name="l00207"></a>00207 <span class="preprocessor">#else</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#warning Implememention pre power8</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>  <a class="code" href="union____VEC__U__128.html" title="Union used to transfer 128-bit data between vector and non-vector types.">__VEC_U_128</a> xa, xb, xt;
<a name="l00210"></a>00210 
<a name="l00211"></a>00211   xa.vx1 = vra;
<a name="l00212"></a>00212   xt.ulong.upper = 0;
<a name="l00213"></a>00213   <span class="keywordflow">if</span> (xa.ulong.upper == 0ULL)
<a name="l00214"></a>00214   xt.ulong.lower = __builtin_clzl(xa.ulong.lower) + 64ULL;
<a name="l00215"></a>00215   <span class="keywordflow">else</span>
<a name="l00216"></a>00216   xt.ulong.lower = __builtin_clzl(xa.ulong.upper);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218   result = xt.vx2;
<a name="l00219"></a>00219 <span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a>00221   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00222"></a>00222 }
<a name="l00232"></a>00232 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00233"></a><a class="code" href="vec__int128__ppc_8h.html#ae05185c980535dd28aec3a2a9431cb69">00233</a> <a class="code" href="vec__int128__ppc_8h.html#ae05185c980535dd28aec3a2a9431cb69" title="Population Count vector __int128.">vec_popcntq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>  <span class="comment">/*</span>
<a name="l00239"></a>00239 <span class="comment">   * Use the Vector Population Count Doubleword instruction to get</span>
<a name="l00240"></a>00240 <span class="comment">   * the count for the left and right vector halves.  Then sum across</span>
<a name="l00241"></a>00241 <span class="comment">   * the left and right counts to get the final 128-bit vector count</span>
<a name="l00242"></a>00242 <span class="comment">   * (0-128).</span>
<a name="l00243"></a>00243 <span class="comment">   */</span>
<a name="l00244"></a>00244   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> vt1;
<a name="l00245"></a>00245   <span class="keyword">const</span> __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> vzero = { 0, 0 };
<a name="l00246"></a>00246 
<a name="l00247"></a>00247   vt1 = vec_vpopcnt ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span>) vra);
<a name="l00248"></a>00248   result = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_sums ((__vector <span class="keywordtype">int</span>) vt1,
<a name="l00249"></a>00249                                                    (__vector int) vzero);
<a name="l00250"></a>00250 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>  result = (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> long) vec_sld (
<a name="l00252"></a>00252       (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) result, (__vector <span class="keywordtype">unsigned</span> char) result, 4);
<a name="l00253"></a>00253 <span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#warning Implememention pre power8</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>  <a class="code" href="union____VEC__U__128.html" title="Union used to transfer 128-bit data between vector and non-vector types.">__VEC_U_128</a> xa, xt;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258   xa.vx1 = vra;
<a name="l00259"></a>00259   xt.ulong.upper = 0;
<a name="l00260"></a>00260   xt.ulong.lower = __builtin_popcountl(xa.ulong.lower) + __builtin_popcountl(xa.ulong.upper);
<a name="l00261"></a>00261 
<a name="l00262"></a>00262   result = xt.vx2;
<a name="l00263"></a>00263 <span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span>
<a name="l00265"></a>00265   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00266"></a>00266 }
<a name="l00267"></a>00267 
<a name="l00280"></a>00280 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00281"></a><a class="code" href="vec__int128__ppc_8h.html#a8ba40be93339359793ef776e1d5d7577">00281</a> <a class="code" href="vec__int128__ppc_8h.html#a8ba40be93339359793ef776e1d5d7577" title="Vector Shift Left double Quadword.">vec_sldq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vrw, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vrx, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vrb)
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vt1, vt2, vt3, vbs;
<a name="l00284"></a>00284   <span class="keyword">const</span> __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> vzero = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
<a name="l00285"></a>00285       0, 0, 0 };
<a name="l00286"></a>00286 
<a name="l00287"></a>00287   vt1 = vec_slo ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrw, (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb);
<a name="l00288"></a>00288   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00289"></a>00289 <span class="comment">   * hardware bug into the ISA.  The vsr instruction only works</span>
<a name="l00290"></a>00290 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00291"></a>00291 <span class="comment">   * of the vector.  */</span>
<a name="l00292"></a>00292   vbs = vec_splat ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb, <a class="code" href="vec__common__ppc_8h.html#a9d1a7749d270995baf9eaae078578961" title="Element index for lowest order byte.">VEC_BYTE_L</a>);
<a name="l00293"></a>00293   vt1 = vec_sll (vt1, vbs);
<a name="l00294"></a>00294   vt3 = vec_sub (vzero, vbs);
<a name="l00295"></a>00295   vt2 = vec_sro ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrx, vt3);
<a name="l00296"></a>00296   vt2 = vec_srl (vt2, vt3);
<a name="l00297"></a>00297   result = vec_or (vt1, vt2);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 
<a name="l00311"></a>00311 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00312"></a><a class="code" href="vec__int128__ppc_8h.html#a6e1e7ec8132a50045c636fa273399d33">00312</a> <a class="code" href="vec__int128__ppc_8h.html#a6e1e7ec8132a50045c636fa273399d33" title="Vector Shift right Quadword Immediate.">vec_srqi</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra, <span class="keyword">const</span> <span class="keywordtype">int</span> shb)
<a name="l00313"></a>00313 {
<a name="l00314"></a>00314   <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> lshift;
<a name="l00315"></a>00315   <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> result;
<a name="l00316"></a>00316 
<a name="l00317"></a>00317   <span class="keywordflow">if</span> ((shb % 8) == 0)
<a name="l00318"></a>00318     {
<a name="l00319"></a>00319       <span class="comment">/* When shifting an multiple of 8 bits (octet), use Vector</span>
<a name="l00320"></a>00320 <span class="comment">       Shift Left Double By Octet Immediate.  This eliminates</span>
<a name="l00321"></a>00321 <span class="comment">       loading the shift const into a VR, but requires an</span>
<a name="l00322"></a>00322 <span class="comment">       explicit vector of zeros.  */</span>
<a name="l00323"></a>00323       <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> zero = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
<a name="l00324"></a>00324       result = vec_sld (zero, (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, (16 -(shb / 8)));
<a name="l00325"></a>00325     }
<a name="l00326"></a>00326   <span class="keywordflow">else</span>
<a name="l00327"></a>00327     {
<a name="l00328"></a>00328       <span class="comment">/* Load the shift const in a vector.  The bit level shifts</span>
<a name="l00329"></a>00329 <span class="comment">       require the shift amount is splated to all 16-bytes of</span>
<a name="l00330"></a>00330 <span class="comment">       the shift control.  */</span>
<a name="l00331"></a>00331       <span class="keywordflow">if</span> (shb &lt; 32)
<a name="l00332"></a>00332         lshift = (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vec_splat_s8(shb);
<a name="l00333"></a>00333       <span class="keywordflow">else</span>
<a name="l00334"></a>00334         lshift = vec_splats ((<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) shb);
<a name="l00335"></a>00335 
<a name="l00336"></a>00336       <span class="keywordflow">if</span> (shb &gt; 7)
<a name="l00337"></a>00337         <span class="comment">/* Vector Shift right By Octet based on the bits 121-124 of</span>
<a name="l00338"></a>00338 <span class="comment">         lshift.  */</span>
<a name="l00339"></a>00339         result = vec_sro ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, lshift);
<a name="l00340"></a>00340       <span class="keywordflow">else</span>
<a name="l00341"></a>00341         result = ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra);
<a name="l00342"></a>00342 
<a name="l00343"></a>00343       <span class="comment">/* Vector Shift right based on the lower 3-bits of lshift.  */</span>
<a name="l00344"></a>00344       result = vec_srl (result, lshift);
<a name="l00345"></a>00345     }
<a name="l00346"></a>00346   <span class="keywordflow">return</span> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result;
<a name="l00347"></a>00347 }
<a name="l00348"></a>00348 
<a name="l00358"></a>00358 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00359"></a><a class="code" href="vec__int128__ppc_8h.html#a0edd172a5656b842d6586c5078284942">00359</a> <a class="code" href="vec__int128__ppc_8h.html#a0edd172a5656b842d6586c5078284942" title="Vector Shift right Quadword.">vec_srq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vrb)
<a name="l00360"></a>00360 {
<a name="l00361"></a>00361   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vsht_splat;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00364"></a>00364 <span class="comment">   * hardware bug into the ISA.  The vsr instruction only works</span>
<a name="l00365"></a>00365 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00366"></a>00366 <span class="comment">   * of the vector.  */</span>
<a name="l00367"></a>00367   vsht_splat = vec_splat ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb, <a class="code" href="vec__common__ppc_8h.html#a9d1a7749d270995baf9eaae078578961" title="Element index for lowest order byte.">VEC_BYTE_L</a>);
<a name="l00368"></a>00368   result = vec_sro ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb);
<a name="l00369"></a>00369   result = vec_srl (result, vsht_splat);
<a name="l00370"></a>00370 
<a name="l00371"></a>00371   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00372"></a>00372 }
<a name="l00373"></a>00373 
<a name="l00383"></a>00383 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00384"></a><a class="code" href="vec__int128__ppc_8h.html#a49f9c62ad62c95e9c50237028245e17a">00384</a> <a class="code" href="vec__int128__ppc_8h.html#a49f9c62ad62c95e9c50237028245e17a" title="Vector Shift left Quadword Immediate.">vec_slqi</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra, <span class="keyword">const</span> <span class="keywordtype">int</span> shb)
<a name="l00385"></a>00385 {
<a name="l00386"></a>00386   <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> lshift;
<a name="l00387"></a>00387   <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> result;
<a name="l00388"></a>00388 
<a name="l00389"></a>00389   <span class="keywordflow">if</span> ((shb % 8) == 0)
<a name="l00390"></a>00390     {
<a name="l00391"></a>00391       <span class="comment">/* When shifting an multiple of 8 bits (octet), use Vector</span>
<a name="l00392"></a>00392 <span class="comment">       Shift Left Double By Octet Immediate.  This eliminates</span>
<a name="l00393"></a>00393 <span class="comment">       loading the shift const into a VR, but requires an</span>
<a name="l00394"></a>00394 <span class="comment">       explicit vector of zeros.  */</span>
<a name="l00395"></a>00395       <a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a> zero = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
<a name="l00396"></a>00396       result = vec_sld ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, zero, (shb / 8));
<a name="l00397"></a>00397     }
<a name="l00398"></a>00398   <span class="keywordflow">else</span>
<a name="l00399"></a>00399     {
<a name="l00400"></a>00400       <span class="comment">/* Load the shift const in a vector.  The bit level shifts</span>
<a name="l00401"></a>00401 <span class="comment">       require the shift amount is splated to all 16-bytes of</span>
<a name="l00402"></a>00402 <span class="comment">       the shift control.  */</span>
<a name="l00403"></a>00403       <span class="keywordflow">if</span> (shb &lt; 32)
<a name="l00404"></a>00404         lshift = (<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vec_splat_s8(shb);
<a name="l00405"></a>00405       <span class="keywordflow">else</span>
<a name="l00406"></a>00406         lshift = vec_splats ((<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) shb);
<a name="l00407"></a>00407 
<a name="l00408"></a>00408       <span class="keywordflow">if</span> (shb &gt; 7)
<a name="l00409"></a>00409         <span class="comment">/* Vector Shift Left By Octet based on the bits 121-124 of</span>
<a name="l00410"></a>00410 <span class="comment">         lshift.  */</span>
<a name="l00411"></a>00411         result = vec_slo ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra, lshift);
<a name="l00412"></a>00412       <span class="keywordflow">else</span>
<a name="l00413"></a>00413         result = ((<a class="code" href="vec__common__ppc_8h.html#aed458e4755a6589049b936cf9f24f6f8" title="vector of 8-bit unsigned char elements.">vui8_t</a>) vra);
<a name="l00414"></a>00414 
<a name="l00415"></a>00415       <span class="comment">/* Vector Shift Left based on the lower 3-bits of lshift.  */</span>
<a name="l00416"></a>00416       result = vec_sll (result, lshift);
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418   <span class="keywordflow">return</span> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result;
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 
<a name="l00430"></a>00430 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00431"></a><a class="code" href="vec__int128__ppc_8h.html#a49fe2c36fca9911ab99a1f8abb53f0ff">00431</a> <a class="code" href="vec__int128__ppc_8h.html#a49fe2c36fca9911ab99a1f8abb53f0ff" title="Vector Shift Left Quadword.">vec_slq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vrb)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vshift_splat;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00436"></a>00436 <span class="comment">   * hardware bug into the ISA.  The vsl instruction only works</span>
<a name="l00437"></a>00437 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00438"></a>00438 <span class="comment">   * of the vector.  */</span>
<a name="l00439"></a>00439   vshift_splat = vec_splat ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb, <a class="code" href="vec__common__ppc_8h.html#a9d1a7749d270995baf9eaae078578961" title="Element index for lowest order byte.">VEC_BYTE_L</a>);
<a name="l00440"></a>00440   result = vec_slo ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, (__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vrb);
<a name="l00441"></a>00441   result = vec_sll (result, vshift_splat);
<a name="l00442"></a>00442 
<a name="l00443"></a>00443   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 
<a name="l00454"></a>00454 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00455"></a><a class="code" href="vec__int128__ppc_8h.html#a49d355191fabd04a434723265ccafa20">00455</a> <a class="code" href="vec__int128__ppc_8h.html#a49d355191fabd04a434723265ccafa20" title="Vector Shift right 4-bits Quadword.">vec_srq4</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vsht_splat;
<a name="l00458"></a>00458 
<a name="l00459"></a>00459   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00460"></a>00460 <span class="comment">   * hardware bug into the ISA.  The vsr instruction only works</span>
<a name="l00461"></a>00461 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00462"></a>00462 <span class="comment">   * of the vector.  */</span>
<a name="l00463"></a>00463   vsht_splat = vec_splat_u8(4);
<a name="l00464"></a>00464   result = vec_srl ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, vsht_splat);
<a name="l00465"></a>00465 
<a name="l00466"></a>00466   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00467"></a>00467 }
<a name="l00468"></a>00468 
<a name="l00476"></a>00476 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00477"></a><a class="code" href="vec__int128__ppc_8h.html#a4f6dca233bb7e4edc2adb751d478572e">00477</a> <a class="code" href="vec__int128__ppc_8h.html#a4f6dca233bb7e4edc2adb751d478572e" title="Vector Shift Left 4-bits Quadword. Vector Shift Left Quadword 0-127 bits. The shift...">vec_slq4</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00478"></a>00478 {
<a name="l00479"></a>00479   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vsht_splat;
<a name="l00480"></a>00480 
<a name="l00481"></a>00481   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00482"></a>00482 <span class="comment">   * hardware bug into the ISA.  The vsl instruction only works</span>
<a name="l00483"></a>00483 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00484"></a>00484 <span class="comment">   * of the vector.  */</span>
<a name="l00485"></a>00485   vsht_splat = vec_splat_u8(4);
<a name="l00486"></a>00486   result = vec_sll ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, vsht_splat);
<a name="l00487"></a>00487 
<a name="l00488"></a>00488   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00489"></a>00489 }
<a name="l00490"></a>00490 
<a name="l00499"></a>00499 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00500"></a><a class="code" href="vec__int128__ppc_8h.html#a257bcf71eefa1d08482587637dc400da">00500</a> <a class="code" href="vec__int128__ppc_8h.html#a257bcf71eefa1d08482587637dc400da" title="Vector Shift right 4-bits Quadword.">vec_srq5</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vsht_splat;
<a name="l00503"></a>00503 
<a name="l00504"></a>00504   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00505"></a>00505 <span class="comment">   * hardware bug into the ISA.  The vsr instruction only works</span>
<a name="l00506"></a>00506 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00507"></a>00507 <span class="comment">   * of the vector.  */</span>
<a name="l00508"></a>00508   vsht_splat = vec_splat_u8(5);
<a name="l00509"></a>00509   result = vec_srl ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, vsht_splat);
<a name="l00510"></a>00510 
<a name="l00511"></a>00511   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00512"></a>00512 }
<a name="l00513"></a>00513 
<a name="l00521"></a>00521 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00522"></a><a class="code" href="vec__int128__ppc_8h.html#a9964ce224b90a0986122f79f6455cba5">00522</a> <a class="code" href="vec__int128__ppc_8h.html#a9964ce224b90a0986122f79f6455cba5" title="Vector Shift Left 4-bits Quadword. Vector Shift Left Quadword 0-127 bits. The shift...">vec_slq5</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> vra)
<a name="l00523"></a>00523 {
<a name="l00524"></a>00524   __vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> result, vsht_splat;
<a name="l00525"></a>00525 
<a name="l00526"></a>00526   <span class="comment">/* For some reason we let the processor jockies write they</span>
<a name="l00527"></a>00527 <span class="comment">   * hardware bug into the ISA.  The vsl instruction only works</span>
<a name="l00528"></a>00528 <span class="comment">   * correctly if the bit shift value is splatted to each byte</span>
<a name="l00529"></a>00529 <span class="comment">   * of the vector.  */</span>
<a name="l00530"></a>00530   vsht_splat = vec_splat_u8(5);
<a name="l00531"></a>00531   result = vec_sll ((__vector <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>) vra, vsht_splat);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) result);
<a name="l00534"></a>00534 }
<a name="l00535"></a>00535 
<a name="l00546"></a>00546 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>
<a name="l00547"></a><a class="code" href="vec__int128__ppc_8h.html#a53159a600aba803503ae6ddcb539a123">00547</a> <a class="code" href="vec__int128__ppc_8h.html#a53159a600aba803503ae6ddcb539a123" title="Vector doubleword paste. Combine the high doubleword of the 1st vector with the low...">vec_pasted</a> (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> __VH, <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> __VL)
<a name="l00548"></a>00548 {
<a name="l00549"></a>00549   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> result;
<a name="l00550"></a>00550   <span class="comment">/*</span>
<a name="l00551"></a>00551 <span class="comment">   result[1] = __VH[1];</span>
<a name="l00552"></a>00552 <span class="comment">   result[0] = __VL[0];</span>
<a name="l00553"></a>00553 <span class="comment">   */</span>
<a name="l00554"></a>00554   result = vec_xxpermdi ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) __VH, (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) __VL, 1);
<a name="l00555"></a>00555 
<a name="l00556"></a>00556   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) result);
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 
<a name="l00568"></a>00568 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>
<a name="l00569"></a><a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d">00569</a> <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> b)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> res;
<a name="l00572"></a>00572 <span class="preprocessor">#if 0</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span>  <span class="comment">/* Not supported in GCC yet.  ETA GCC-8.  */</span>
<a name="l00574"></a>00574   res = vec_mulo (a, b);
<a name="l00575"></a>00575 <span class="preprocessor">#else</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span>  __asm__(
<a name="l00577"></a>00577 #<span class="keywordflow">if</span> __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
<a name="l00578"></a>00578       <span class="stringliteral">&quot;vmuleuw %0,%1,%2;\n&quot;</span>
<a name="l00579"></a>00579 #<span class="keywordflow">else</span>
<a name="l00580"></a>00580       <span class="stringliteral">&quot;vmulouw %0,%1,%2;\n&quot;</span>
<a name="l00581"></a>00581 #endif
<a name="l00582"></a>00582       : <span class="stringliteral">&quot;=v&quot;</span> (res)
<a name="l00583"></a>00583       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00584"></a>00584       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00585"></a>00585       : );
<a name="l00586"></a>00586 <span class="preprocessor">#endif</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span>  <span class="keywordflow">return</span> (res);
<a name="l00588"></a>00588 }
<a name="l00589"></a>00589 
<a name="l00599"></a>00599 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>
<a name="l00600"></a><a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8">00600</a> <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> b)
<a name="l00601"></a>00601 {
<a name="l00602"></a>00602   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> res;
<a name="l00603"></a>00603 <span class="preprocessor">#if 0</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>  <span class="comment">/* Not supported in GCC yet.  ETA GCC-8.  */</span>
<a name="l00605"></a>00605   res = vec_mule (a, b);
<a name="l00606"></a>00606 <span class="preprocessor">#else</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>  __asm__(
<a name="l00608"></a>00608 #<span class="keywordflow">if</span> __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
<a name="l00609"></a>00609       <span class="stringliteral">&quot;vmulouw %0,%1,%2;\n&quot;</span>
<a name="l00610"></a>00610 #<span class="keywordflow">else</span>
<a name="l00611"></a>00611       <span class="stringliteral">&quot;vmuleuw %0,%1,%2;\n&quot;</span>
<a name="l00612"></a>00612 #endif
<a name="l00613"></a>00613       : <span class="stringliteral">&quot;=v&quot;</span> (res)
<a name="l00614"></a>00614       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00615"></a>00615       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00616"></a>00616       : );
<a name="l00617"></a>00617 <span class="preprocessor">#endif</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>  <span class="keywordflow">return</span> (res);
<a name="l00619"></a>00619 }
<a name="l00620"></a>00620 
<a name="l00630"></a>00630 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a0c3abdfe41178c152e0a2130c20476ff" title="vector of 64-bit signed long long elements.">vi64_t</a>
<a name="l00631"></a><a class="code" href="vec__int128__ppc_8h.html#a415942bd7b8183634e44e56b6a40101b">00631</a> <a class="code" href="vec__int128__ppc_8h.html#a415942bd7b8183634e44e56b6a40101b" title="Vector multiply odd signed words.">vec_mulosw</a> (<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a> a, <a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a> b)
<a name="l00632"></a>00632 {
<a name="l00633"></a>00633   <a class="code" href="vec__common__ppc_8h.html#a0c3abdfe41178c152e0a2130c20476ff" title="vector of 64-bit signed long long elements.">vi64_t</a> res;
<a name="l00634"></a>00634 <span class="preprocessor">#if 0</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span>  <span class="comment">/* Not supported in GCC yet.  ETA GCC-8.  */</span>
<a name="l00636"></a>00636   res = vec_mulo (a, b);
<a name="l00637"></a>00637 <span class="preprocessor">#else</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>  __asm__(
<a name="l00639"></a>00639 #<span class="keywordflow">if</span> __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
<a name="l00640"></a>00640       <span class="stringliteral">&quot;vmulesw %0,%1,%2;\n&quot;</span>
<a name="l00641"></a>00641 #<span class="keywordflow">else</span>
<a name="l00642"></a>00642       <span class="stringliteral">&quot;vmulosw %0,%1,%2;\n&quot;</span>
<a name="l00643"></a>00643 #endif
<a name="l00644"></a>00644       : <span class="stringliteral">&quot;=v&quot;</span> (res)
<a name="l00645"></a>00645       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00646"></a>00646       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00647"></a>00647       : );
<a name="l00648"></a>00648 <span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>  <span class="keywordflow">return</span> (res);
<a name="l00650"></a>00650 }
<a name="l00651"></a>00651 
<a name="l00661"></a>00661 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a0c3abdfe41178c152e0a2130c20476ff" title="vector of 64-bit signed long long elements.">vi64_t</a>
<a name="l00662"></a><a class="code" href="vec__int128__ppc_8h.html#add7b91bf6138d029d9d8cc57b0905f1f">00662</a> <a class="code" href="vec__int128__ppc_8h.html#add7b91bf6138d029d9d8cc57b0905f1f" title="Vector multiply even signed words.">vec_mulesw</a> (<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a> a, <a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a> b)
<a name="l00663"></a>00663 {
<a name="l00664"></a>00664   <a class="code" href="vec__common__ppc_8h.html#a0c3abdfe41178c152e0a2130c20476ff" title="vector of 64-bit signed long long elements.">vi64_t</a> res;
<a name="l00665"></a>00665 <span class="preprocessor">#if 0</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>  <span class="comment">/* Not supported in GCC yet.  ETA GCC-8.  */</span>
<a name="l00667"></a>00667   res = vec_mule (a, b);
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span>  __asm__(
<a name="l00670"></a>00670 #<span class="keywordflow">if</span> __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
<a name="l00671"></a>00671       <span class="stringliteral">&quot;vmulosw %0,%1,%2;\n&quot;</span>
<a name="l00672"></a>00672 #<span class="keywordflow">else</span>
<a name="l00673"></a>00673       <span class="stringliteral">&quot;vmulesw %0,%1,%2;\n&quot;</span>
<a name="l00674"></a>00674 #endif
<a name="l00675"></a>00675       : <span class="stringliteral">&quot;=v&quot;</span> (res)
<a name="l00676"></a>00676       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00677"></a>00677       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00678"></a>00678       : );
<a name="l00679"></a>00679 <span class="preprocessor">#endif</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span>  <span class="keywordflow">return</span> (res);
<a name="l00681"></a>00681 }
<a name="l00682"></a>00682 
<a name="l00691"></a>00691 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00692"></a><a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8">00692</a> <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b)
<a name="l00693"></a>00693 {
<a name="l00694"></a>00694   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l00695"></a>00695 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vadduqm</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>  __asm__(
<a name="l00698"></a>00698       <span class="stringliteral">&quot;vadduqm %0,%1,%2;&quot;</span>
<a name="l00699"></a>00699       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l00700"></a>00700       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00701"></a>00701       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00702"></a>00702       : );
<a name="l00703"></a>00703 <span class="preprocessor">#else</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm (a, b);
<a name="l00705"></a>00705 <span class="preprocessor">#endif</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l00708"></a>00708   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l00709"></a>00709     { 0,0,0,0};
<a name="l00710"></a>00710   __asm__(
<a name="l00711"></a>00711       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l00712"></a>00712       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l00713"></a>00713       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l00714"></a>00714       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00715"></a>00715       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00716"></a>00716       <span class="stringliteral">&quot;\tvsldoi %1,%2,%5,4;\n&quot;</span>
<a name="l00717"></a>00717       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00718"></a>00718       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00719"></a>00719       <span class="stringliteral">&quot;\tvsldoi %1,%2,%5,4;\n&quot;</span>
<a name="l00720"></a>00720       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00721"></a>00721       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l00722"></a>00722       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l00723"></a>00723       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l00724"></a>00724       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00725"></a>00725       <span class="stringliteral">&quot;v&quot;</span> (b),
<a name="l00726"></a>00726       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l00727"></a>00727       : );
<a name="l00728"></a>00728 <span class="preprocessor">#endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l00730"></a>00730 }
<a name="l00731"></a>00731 
<a name="l00740"></a>00740 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00741"></a><a class="code" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3">00741</a> <a class="code" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp;amp; write Carry Unsigned Quadword.">vec_addcuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b)
<a name="l00742"></a>00742 {
<a name="l00743"></a>00743   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l00744"></a>00744 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vaddcuq</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>  __asm__(
<a name="l00747"></a>00747       <span class="stringliteral">&quot;vaddcuq %0,%1,%2;&quot;</span>
<a name="l00748"></a>00748       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l00749"></a>00749       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00750"></a>00750       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00751"></a>00751       : );
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddcuq (a, b);
<a name="l00754"></a>00754 <span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2, co;
<a name="l00757"></a>00757   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l00758"></a>00758     { 0,0,0,0};
<a name="l00759"></a>00759   __asm__(
<a name="l00760"></a>00760       <span class="stringliteral">&quot;vaddcuw %3,%4,%5;\n&quot;</span>
<a name="l00761"></a>00761       <span class="stringliteral">&quot;\tvadduwm %0,%4,%5;\n&quot;</span>
<a name="l00762"></a>00762       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l00763"></a>00763       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00764"></a>00764       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00765"></a>00765       <span class="stringliteral">&quot;\tvor %3,%3,%2;\n&quot;</span>
<a name="l00766"></a>00766       <span class="stringliteral">&quot;\tvsldoi %1,%2,%6,4;\n&quot;</span>
<a name="l00767"></a>00767       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00768"></a>00768       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00769"></a>00769       <span class="stringliteral">&quot;\tvor %3,%3,%2;\n&quot;</span>
<a name="l00770"></a>00770       <span class="stringliteral">&quot;\tvsldoi %1,%2,%6,4;\n&quot;</span>
<a name="l00771"></a>00771       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00772"></a>00772       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t), <span class="comment">/* 0 */</span>
<a name="l00773"></a>00773       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c), <span class="comment">/* 1 */</span>
<a name="l00774"></a>00774       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2), <span class="comment">/* 2 */</span>
<a name="l00775"></a>00775       <span class="stringliteral">&quot;=&amp;v&quot;</span> (co) <span class="comment">/* 3 */</span>
<a name="l00776"></a>00776       : <span class="stringliteral">&quot;v&quot;</span> (a), <span class="comment">/* 4 */</span>
<a name="l00777"></a>00777       <span class="stringliteral">&quot;v&quot;</span> (b), <span class="comment">/* 5 */</span>
<a name="l00778"></a>00778       <span class="stringliteral">&quot;v&quot;</span> (z) <span class="comment">/* 6 */</span>
<a name="l00779"></a>00779       : );
<a name="l00780"></a>00780   t = co;
<a name="l00781"></a>00781 <span class="preprocessor">#endif</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l00783"></a>00783 }
<a name="l00784"></a>00784 
<a name="l00794"></a>00794 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00795"></a><a class="code" href="vec__int128__ppc_8h.html#a363fa7103ccd730c47bb34cb9f05e80b">00795</a> <a class="code" href="vec__int128__ppc_8h.html#a363fa7103ccd730c47bb34cb9f05e80b" title="Vector Add with carry Unsigned Quadword.">vec_addcq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b)
<a name="l00796"></a>00796 {
<a name="l00797"></a>00797   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t, co;
<a name="l00798"></a>00798 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vadduqm</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span>  __asm__(
<a name="l00801"></a>00801       <span class="stringliteral">&quot;vadduqm %0,%2,%3;\n&quot;</span>
<a name="l00802"></a>00802       <span class="stringliteral">&quot;\tvaddcuq %1,%2,%3;&quot;</span>
<a name="l00803"></a>00803       : <span class="stringliteral">&quot;=v&quot;</span> (t),
<a name="l00804"></a>00804       <span class="stringliteral">&quot;=v&quot;</span> (co)
<a name="l00805"></a>00805       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00806"></a>00806       <span class="stringliteral">&quot;v&quot;</span> (b)
<a name="l00807"></a>00807       : );
<a name="l00808"></a>00808 <span class="preprocessor">#else</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm (a, b);
<a name="l00810"></a>00810   co = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddcuq (a, b);
<a name="l00811"></a>00811 <span class="preprocessor">#endif</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l00814"></a>00814   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l00815"></a>00815     { 0,0,0,0};
<a name="l00816"></a>00816   __asm__(
<a name="l00817"></a>00817       <span class="stringliteral">&quot;vaddcuw %3,%4,%5;\n&quot;</span>
<a name="l00818"></a>00818       <span class="stringliteral">&quot;\tvadduwm %0,%4,%5;\n&quot;</span>
<a name="l00819"></a>00819       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l00820"></a>00820       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00821"></a>00821       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00822"></a>00822       <span class="stringliteral">&quot;\tvor %3,%3,%2;\n&quot;</span>
<a name="l00823"></a>00823       <span class="stringliteral">&quot;\tvsldoi %1,%2,%6,4;\n&quot;</span>
<a name="l00824"></a>00824       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00825"></a>00825       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00826"></a>00826       <span class="stringliteral">&quot;\tvor %3,%3,%2;\n&quot;</span>
<a name="l00827"></a>00827       <span class="stringliteral">&quot;\tvsldoi %1,%2,%6,4;\n&quot;</span>
<a name="l00828"></a>00828       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00829"></a>00829       <span class="stringliteral">&quot;\tvsldoi %3,%6,%3,4;\n&quot;</span>
<a name="l00830"></a>00830       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t), <span class="comment">/* 0 */</span>
<a name="l00831"></a>00831       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c), <span class="comment">/* 1 */</span>
<a name="l00832"></a>00832       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2), <span class="comment">/* 2 */</span>
<a name="l00833"></a>00833       <span class="stringliteral">&quot;=&amp;v&quot;</span> (co) <span class="comment">/* 3 */</span>
<a name="l00834"></a>00834       : <span class="stringliteral">&quot;v&quot;</span> (a), <span class="comment">/* 4 */</span>
<a name="l00835"></a>00835       <span class="stringliteral">&quot;v&quot;</span> (b), <span class="comment">/* 5 */</span>
<a name="l00836"></a>00836       <span class="stringliteral">&quot;v&quot;</span> (z) <span class="comment">/* 6 */</span>
<a name="l00837"></a>00837       : );
<a name="l00838"></a>00838   t = co;
<a name="l00839"></a>00839 <span class="preprocessor">#endif</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) co;
<a name="l00841"></a>00841   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l00842"></a>00842 }
<a name="l00843"></a>00843 
<a name="l00854"></a>00854 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00855"></a><a class="code" href="vec__int128__ppc_8h.html#a550c97b42f1f396c79cad0c5b10aaa84">00855</a> <a class="code" href="vec__int128__ppc_8h.html#a550c97b42f1f396c79cad0c5b10aaa84" title="Vector Add Extended Unsigned Quadword Modulo.">vec_addeuqm</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> c)
<a name="l00856"></a>00856 {
<a name="l00857"></a>00857   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l00858"></a>00858 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vaddeuqm</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>  __asm__(
<a name="l00861"></a>00861       <span class="stringliteral">&quot;vaddeuqm %0,%1,%2,%3;&quot;</span>
<a name="l00862"></a>00862       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l00863"></a>00863       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00864"></a>00864       <span class="stringliteral">&quot;v&quot;</span> (b),
<a name="l00865"></a>00865       <span class="stringliteral">&quot;v&quot;</span> (c)
<a name="l00866"></a>00866       : );
<a name="l00867"></a>00867 <span class="preprocessor">#else</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddeuqm (a, b, c);
<a name="l00869"></a>00869 <span class="preprocessor">#endif</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c2;
<a name="l00872"></a>00872   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l00873"></a>00873     { 0,0,0,0};
<a name="l00874"></a>00874   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> m=
<a name="l00875"></a>00875     { 0,0,0,1};
<a name="l00876"></a>00876   __asm__(
<a name="l00877"></a>00877       <span class="stringliteral">&quot;vand %2,%1,%6;\n&quot;</span>
<a name="l00878"></a>00878       <span class="stringliteral">&quot;\tvaddcuw %1,%3,%4;\n&quot;</span>
<a name="l00879"></a>00879       <span class="stringliteral">&quot;\tvsldoi %2,%2,%5,12;\n&quot;</span>
<a name="l00880"></a>00880       <span class="stringliteral">&quot;\tvsldoi %1,%1,%2,4;\n&quot;</span>
<a name="l00881"></a>00881       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l00882"></a>00882       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00883"></a>00883       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00884"></a>00884       <span class="stringliteral">&quot;\tvsldoi %1,%2,%5,4;\n&quot;</span>
<a name="l00885"></a>00885       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00886"></a>00886       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00887"></a>00887       <span class="stringliteral">&quot;\tvsldoi %1,%2,%5,4;\n&quot;</span>
<a name="l00888"></a>00888       <span class="stringliteral">&quot;\tvaddcuw %2,%0,%1;\n&quot;</span>
<a name="l00889"></a>00889       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00890"></a>00890       <span class="stringliteral">&quot;\tvsldoi %1,%2,%5,4;\n&quot;</span>
<a name="l00891"></a>00891       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00892"></a>00892       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t), <span class="comment">/* 0 */</span>
<a name="l00893"></a>00893       <span class="stringliteral">&quot;+&amp;v&quot;</span> (c), <span class="comment">/* 1 */</span>
<a name="l00894"></a>00894       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2) <span class="comment">/* 2 */</span>
<a name="l00895"></a>00895       : <span class="stringliteral">&quot;v&quot;</span> (a), <span class="comment">/* 3 */</span>
<a name="l00896"></a>00896       <span class="stringliteral">&quot;v&quot;</span> (b), <span class="comment">/* 4 */</span>
<a name="l00897"></a>00897       <span class="stringliteral">&quot;v&quot;</span> (z), <span class="comment">/* 5 */</span>
<a name="l00898"></a>00898       <span class="stringliteral">&quot;v&quot;</span> (m) <span class="comment">/* 6 */</span>
<a name="l00899"></a>00899       : );
<a name="l00900"></a>00900 <span class="preprocessor">#endif</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l00902"></a>00902 }
<a name="l00903"></a>00903 
<a name="l00914"></a>00914 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00915"></a><a class="code" href="vec__int128__ppc_8h.html#af26f6bbc6659956bf407b756f53a3479">00915</a> <a class="code" href="vec__int128__ppc_8h.html#af26f6bbc6659956bf407b756f53a3479" title="Vector Add Extended &amp;amp; write Carry Unsigned Quadword.">vec_addecuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> c)
<a name="l00916"></a>00916 {
<a name="l00917"></a>00917   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l00918"></a>00918 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vaddecuq</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span>  __asm__(
<a name="l00921"></a>00921       <span class="stringliteral">&quot;vaddecuq %0,%1,%2,%3;&quot;</span>
<a name="l00922"></a>00922       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l00923"></a>00923       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00924"></a>00924       <span class="stringliteral">&quot;v&quot;</span> (b),
<a name="l00925"></a>00925       <span class="stringliteral">&quot;v&quot;</span> (c)
<a name="l00926"></a>00926       : );
<a name="l00927"></a>00927 <span class="preprocessor">#else</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddecuq (a, b, c);
<a name="l00929"></a>00929 <span class="preprocessor">#endif</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c2;
<a name="l00932"></a>00932   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l00933"></a>00933     { 0,0,0,0};
<a name="l00934"></a>00934   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> co=
<a name="l00935"></a>00935     { 0,0,0,1};
<a name="l00936"></a>00936   __asm__(
<a name="l00937"></a>00937       <span class="stringliteral">&quot;vand %3,%1,%2;\n&quot;</span>
<a name="l00938"></a>00938       <span class="stringliteral">&quot;\tvaddcuw %2,%4,%5;\n&quot;</span>
<a name="l00939"></a>00939       <span class="stringliteral">&quot;\tvsldoi %3,%3,%5,12;\n&quot;</span>
<a name="l00940"></a>00940       <span class="stringliteral">&quot;\tvsldoi %1,%2,%3,4;\n&quot;</span>
<a name="l00941"></a>00941       <span class="stringliteral">&quot;\tvadduwm %0,%4,%5;\n&quot;</span>
<a name="l00942"></a>00942       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l00943"></a>00943       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00944"></a>00944       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l00945"></a>00945       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l00946"></a>00946       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l00947"></a>00947       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00948"></a>00948       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l00949"></a>00949       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l00950"></a>00950       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l00951"></a>00951       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00952"></a>00952       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l00953"></a>00953       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l00954"></a>00954       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l00955"></a>00955       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l00956"></a>00956       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l00957"></a>00957       <span class="stringliteral">&quot;\tvsldoi %2,%6,%2,4;\n&quot;</span>
<a name="l00958"></a>00958       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t), <span class="comment">/* 0 */</span>
<a name="l00959"></a>00959       <span class="stringliteral">&quot;+&amp;v&quot;</span> (c), <span class="comment">/* 1 */</span>
<a name="l00960"></a>00960       <span class="stringliteral">&quot;+&amp;v&quot;</span> (co), <span class="comment">/* 2 */</span>
<a name="l00961"></a>00961       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2) <span class="comment">/* 3 */</span>
<a name="l00962"></a>00962       : <span class="stringliteral">&quot;v&quot;</span> (a), <span class="comment">/* 4 */</span>
<a name="l00963"></a>00963       <span class="stringliteral">&quot;v&quot;</span> (b), <span class="comment">/* 5 */</span>
<a name="l00964"></a>00964       <span class="stringliteral">&quot;v&quot;</span> (z) <span class="comment">/* 6 */</span>
<a name="l00965"></a>00965       : );
<a name="l00966"></a>00966   t = co;
<a name="l00967"></a>00967 <span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l00969"></a>00969 }
<a name="l00970"></a>00970 
<a name="l00982"></a>00982 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l00983"></a><a class="code" href="vec__int128__ppc_8h.html#a38b4db8724224d266fde20101eb7bb93">00983</a> <a class="code" href="vec__int128__ppc_8h.html#a38b4db8724224d266fde20101eb7bb93" title="Vector Add Extend with carry Unsigned Quadword.">vec_addeq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> c)
<a name="l00984"></a>00984 {
<a name="l00985"></a>00985   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t, co;
<a name="l00986"></a>00986 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#ifndef vec_vaddeuqm</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span>  __asm__(
<a name="l00989"></a>00989       <span class="stringliteral">&quot;vaddeuqm %0,%2,%3,%4;\n&quot;</span>
<a name="l00990"></a>00990       <span class="stringliteral">&quot;\tvaddecuq %1,%2,%3,%4;&quot;</span>
<a name="l00991"></a>00991       : <span class="stringliteral">&quot;=v&quot;</span> (t),
<a name="l00992"></a>00992       <span class="stringliteral">&quot;=v&quot;</span> (co)
<a name="l00993"></a>00993       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l00994"></a>00994       <span class="stringliteral">&quot;v&quot;</span> (b),
<a name="l00995"></a>00995       <span class="stringliteral">&quot;v&quot;</span> (c)
<a name="l00996"></a>00996       : );
<a name="l00997"></a>00997 <span class="preprocessor">#else</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddeuqm (a, b, c);
<a name="l00999"></a>00999   co = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddecuq (a, b, c);
<a name="l01000"></a>01000 <span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c2;
<a name="l01003"></a>01003   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z=
<a name="l01004"></a>01004     { 0,0,0,0};
<a name="l01005"></a>01005 
<a name="l01006"></a>01006   co= (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)
<a name="l01007"></a>01007     { 0,0,0,1};
<a name="l01008"></a>01008   __asm__(
<a name="l01009"></a>01009       <span class="stringliteral">&quot;vand %3,%1,%2;\n&quot;</span>
<a name="l01010"></a>01010       <span class="stringliteral">&quot;\tvaddcuw %2,%4,%5;\n&quot;</span>
<a name="l01011"></a>01011       <span class="stringliteral">&quot;\tvsldoi %3,%3,%5,12;\n&quot;</span>
<a name="l01012"></a>01012       <span class="stringliteral">&quot;\tvsldoi %1,%2,%3,4;\n&quot;</span>
<a name="l01013"></a>01013       <span class="stringliteral">&quot;\tvadduwm %0,%4,%5;\n&quot;</span>
<a name="l01014"></a>01014       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l01015"></a>01015       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01016"></a>01016       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l01017"></a>01017       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l01018"></a>01018       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l01019"></a>01019       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01020"></a>01020       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l01021"></a>01021       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l01022"></a>01022       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l01023"></a>01023       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01024"></a>01024       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l01025"></a>01025       <span class="stringliteral">&quot;\tvsldoi %1,%3,%6,4;\n&quot;</span>
<a name="l01026"></a>01026       <span class="stringliteral">&quot;\tvaddcuw %3,%0,%1;\n&quot;</span>
<a name="l01027"></a>01027       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01028"></a>01028       <span class="stringliteral">&quot;\tvor %2,%2,%3;\n&quot;</span>
<a name="l01029"></a>01029       <span class="stringliteral">&quot;\tvsldoi %2,%6,%2,4;\n&quot;</span>
<a name="l01030"></a>01030       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t), <span class="comment">/* 0 */</span>
<a name="l01031"></a>01031       <span class="stringliteral">&quot;+&amp;v&quot;</span> (c), <span class="comment">/* 1 */</span>
<a name="l01032"></a>01032       <span class="stringliteral">&quot;+&amp;v&quot;</span> (co), <span class="comment">/* 2 */</span>
<a name="l01033"></a>01033       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2) <span class="comment">/* 3 */</span>
<a name="l01034"></a>01034       : <span class="stringliteral">&quot;v&quot;</span> (a), <span class="comment">/* 4 */</span>
<a name="l01035"></a>01035       <span class="stringliteral">&quot;v&quot;</span> (b), <span class="comment">/* 5 */</span>
<a name="l01036"></a>01036       <span class="stringliteral">&quot;v&quot;</span> (z) <span class="comment">/* 6 */</span>
<a name="l01037"></a>01037       : );
<a name="l01038"></a>01038 <span class="preprocessor">#endif</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) co;
<a name="l01040"></a>01040   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 
<a name="l01052"></a>01052 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01053"></a><a class="code" href="vec__int128__ppc_8h.html#aa989582cbfaa7984f78a937225e92f4a">01053</a> <a class="code" href="vec__int128__ppc_8h.html#aa989582cbfaa7984f78a937225e92f4a" title="Vector multiply odd unsigned doublewords.">vec_muloud</a> (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> b)
<a name="l01054"></a>01054 {
<a name="l01055"></a>01055   <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> zero = { 0, 0 };
<a name="l01056"></a>01056   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> res;
<a name="l01057"></a>01057   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> p0, p1, pp10, pp01;
<a name="l01058"></a>01058   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> m0, m1;
<a name="l01059"></a>01059 
<a name="l01060"></a>01060   m0 = vec_mergel ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b);
<a name="l01061"></a>01061   m1 = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) a, 1);
<a name="l01062"></a>01062   p0 = <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> (m1, m0);
<a name="l01063"></a>01063   p1 = <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> (m1, m0);
<a name="l01064"></a>01064 
<a name="l01065"></a>01065   <span class="comment">/* res[1] = p1[1];  res[0] = p0[0];  */</span>
<a name="l01066"></a>01066   res = <a class="code" href="vec__int128__ppc_8h.html#a53159a600aba803503ae6ddcb539a123" title="Vector doubleword paste. Combine the high doubleword of the 1st vector with the low...">vec_pasted</a> (p1, p0);
<a name="l01067"></a>01067   <span class="comment">/*</span>
<a name="l01068"></a>01068 <span class="comment">   pp10[0] = p1[0]; pp10[1] = 0;</span>
<a name="l01069"></a>01069 <span class="comment">   pp01[0] = p0[1]; pp01[1] = 0;</span>
<a name="l01070"></a>01070 <span class="comment">   */</span>
<a name="l01071"></a>01071   pp10 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_mergeh ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) p1, (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) zero);
<a name="l01072"></a>01072   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_mergel ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) p0, (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) zero);
<a name="l01073"></a>01073 
<a name="l01074"></a>01074   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp10);
<a name="l01075"></a>01075 
<a name="l01076"></a>01076   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_sld ((<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a>) pp01, 4);
<a name="l01077"></a>01077 
<a name="l01078"></a>01078   res = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) res);
<a name="l01079"></a>01079 
<a name="l01080"></a>01080   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) res);
<a name="l01081"></a>01081 }
<a name="l01082"></a>01082 
<a name="l01092"></a>01092 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01093"></a><a class="code" href="vec__int128__ppc_8h.html#a26f95e02f7b0551e3f2bb7e4b4da040d">01093</a> <a class="code" href="vec__int128__ppc_8h.html#a26f95e02f7b0551e3f2bb7e4b4da040d" title="Vector multiply even unsigned doublewords.">vec_muleud</a> (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> b)
<a name="l01094"></a>01094 {
<a name="l01095"></a>01095   <span class="keyword">const</span> <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> zero = { 0, 0 };
<a name="l01096"></a>01096   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> res;
<a name="l01097"></a>01097   <a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a> p0, p1, pp10, pp01;
<a name="l01098"></a>01098   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> m0, m1;
<a name="l01099"></a>01099 
<a name="l01100"></a>01100   m0 = vec_mergeh ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b);
<a name="l01101"></a>01101   m1 = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) a, 0);
<a name="l01102"></a>01102   p0 = <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> (m1, m0);
<a name="l01103"></a>01103   p1 = <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> (m1, m0);
<a name="l01104"></a>01104   <span class="comment">/* res[1] = p1[1];  res[0] = p0[0];  */</span>
<a name="l01105"></a>01105   res = <a class="code" href="vec__int128__ppc_8h.html#a53159a600aba803503ae6ddcb539a123" title="Vector doubleword paste. Combine the high doubleword of the 1st vector with the low...">vec_pasted</a> (p1, p0);
<a name="l01106"></a>01106   <span class="comment">/*</span>
<a name="l01107"></a>01107 <span class="comment">   pp10[0] = p1[0]; pp10[1] = 0;</span>
<a name="l01108"></a>01108 <span class="comment">   pp01[0] = p0[1]; pp01[1] = 0;</span>
<a name="l01109"></a>01109 <span class="comment">   */</span>
<a name="l01110"></a>01110   pp10 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_mergeh ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) p1, (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) zero);
<a name="l01111"></a>01111   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_mergel ((<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) p0, (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) zero);
<a name="l01112"></a>01112   <span class="comment">/* pp01 = pp01 + pp10.  */</span>
<a name="l01113"></a>01113   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp10);
<a name="l01114"></a>01114 
<a name="l01115"></a>01115   <span class="comment">/* res = res + (pp01 &gt;&gt; 32)  */</span>
<a name="l01116"></a>01116   pp01 = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) vec_sld ((<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#adf5717f56a3dac6980206dbd37614ca2" title="vector of 32-bit signed int elements.">vi32_t</a>) pp01, 4);
<a name="l01117"></a>01117   res = (<a class="code" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec" title="vector of 64-bit unsigned long long elements.">vui64_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) pp01, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) res);
<a name="l01118"></a>01118 
<a name="l01119"></a>01119   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) res);
<a name="l01120"></a>01120 }
<a name="l01121"></a>01121 
<a name="l01131"></a>01131 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01132"></a><a class="code" href="vec__int128__ppc_8h.html#a9aaaf0e4c2705be1e0e8e925b09c52de">01132</a> <a class="code" href="vec__int128__ppc_8h.html#a9aaaf0e4c2705be1e0e8e925b09c52de" title="Vector Multiply Unsigned Quadword.">vec_mulluq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b)
<a name="l01133"></a>01133 {
<a name="l01134"></a>01134   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t, tmq;
<a name="l01135"></a>01135   <span class="comment">/* compute the 256 bit product of two 128 bit values a, b.</span>
<a name="l01136"></a>01136 <span class="comment">   * The high 128 bits are accumulated in t and the low 128-bits</span>
<a name="l01137"></a>01137 <span class="comment">   * in tmq.  Only the low order 128 bits of the product are</span>
<a name="l01138"></a>01138 <span class="comment">   * returned.</span>
<a name="l01139"></a>01139 <span class="comment">   *</span>
<a name="l01140"></a>01140 <span class="comment">   * We use the Vector Multiple Even/Odd Unsigned word to compute</span>
<a name="l01141"></a>01141 <span class="comment">   * the 128 x 32 partial (160-bit) product of value a with the</span>
<a name="l01142"></a>01142 <span class="comment">   * word splat of b. These instructions (vmuleum, vmuloum)</span>
<a name="l01143"></a>01143 <span class="comment">   * product four 64-bit 32 x 32 partial products where even</span>
<a name="l01144"></a>01144 <span class="comment">   * results are shifted 32-bit left from odd results. After</span>
<a name="l01145"></a>01145 <span class="comment">   * shifting the high 128 bits can be summed via Vector add</span>
<a name="l01146"></a>01146 <span class="comment">   * unsigned quadword.</span>
<a name="l01147"></a>01147 <span class="comment">   *</span>
<a name="l01148"></a>01148 <span class="comment">   */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tsw;
<a name="l01151"></a>01151   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even;
<a name="l01152"></a>01152   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01153"></a>01153 
<a name="l01154"></a>01154   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#abf3504d2f86f03f90239a3196da3b3de" title="Element index for vector splat word 3.">VEC_WE_3</a>);
<a name="l01155"></a>01155 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01157"></a>01157   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01158"></a>01158 <span class="preprocessor">#else</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01160"></a>01160   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01161"></a>01161 <span class="preprocessor">#endif</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span>  <span class="comment">/* Rotate the low 32-bits (right) into tmq. This is actually</span>
<a name="l01163"></a>01163 <span class="comment">   * implemented as 96-bit (12-byte) shift left. */</span>
<a name="l01164"></a>01164   tmq = vec_sld (t_odd, z, 12);
<a name="l01165"></a>01165   <span class="comment">/* shift the low 128 bits of partial product right 32-bits */</span>
<a name="l01166"></a>01166   t_odd = vec_sld (z, t_odd, 12);
<a name="l01167"></a>01167   <span class="comment">/* add the high 128 bits of even / odd partial products */</span>
<a name="l01168"></a>01168   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01169"></a>01169 
<a name="l01170"></a>01170   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#ad739666851dfec6cc520c2ee06fd5d41" title="Element index for vector splat word 2.">VEC_WE_2</a>);
<a name="l01171"></a>01171 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01173"></a>01173   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01174"></a>01174 <span class="preprocessor">#else</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01176"></a>01176   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01177"></a>01177 <span class="preprocessor">#endif</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span>  <span class="comment">/* Sum the low 128 bits of odd previous partial products */</span>
<a name="l01179"></a>01179   <span class="comment">/* todo is there a possible carry out of this */</span>
<a name="l01180"></a>01180   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01181"></a>01181 
<a name="l01182"></a>01182   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01183"></a>01183   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01184"></a>01184   <span class="comment">/* shift the low 128 bits of partial product right 32-bits */</span>
<a name="l01185"></a>01185   t_odd = vec_sld (z, t_odd, 12);
<a name="l01186"></a>01186   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01187"></a>01187   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01188"></a>01188 
<a name="l01189"></a>01189   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#a0cbf2bc0426544f7d64ce84da322a919" title="Element index for vector splat word 1.">VEC_WE_1</a>);
<a name="l01190"></a>01190 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01192"></a>01192   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01193"></a>01193 <span class="preprocessor">#else</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01195"></a>01195   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01196"></a>01196 <span class="preprocessor">#endif</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span>  <span class="comment">/* add the low 128 bits of odd / previous partial products */</span>
<a name="l01198"></a>01198   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01199"></a>01199 
<a name="l01200"></a>01200   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01201"></a>01201   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01202"></a>01202   <span class="comment">/* shift the low 128 bits of partial product right 32-bits */</span>
<a name="l01203"></a>01203   t_odd = vec_sld (z, t_odd, 12);
<a name="l01204"></a>01204   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01205"></a>01205   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01206"></a>01206 
<a name="l01207"></a>01207   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#aa4c9ef3ba2f2c2a8b33f4f4459bbd2aa" title="Element index for vector splat word 0.">VEC_WE_0</a>);
<a name="l01208"></a>01208 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01210"></a>01210   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01211"></a>01211 <span class="preprocessor">#else</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01213"></a>01213   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01214"></a>01214 <span class="preprocessor">#endif</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span>  <span class="comment">/* add the low 128 bits of odd / previous partial products */</span>
<a name="l01216"></a>01216   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01217"></a>01217   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01218"></a>01218   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01219"></a>01219   <span class="comment">/* shift the low 128 bits of partial product right 32-bits */</span>
<a name="l01220"></a>01220   t_odd = vec_sld (z, t_odd, 12);
<a name="l01221"></a>01221   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01222"></a>01222   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01223"></a>01223 <span class="preprocessor">#else</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#warning Implememention pre power8</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>  <a class="code" href="union____VEC__U__128.html" title="Union used to transfer 128-bit data between vector and non-vector types.">__VEC_U_128</a> xa, xb, xt;
<a name="l01226"></a>01226 
<a name="l01227"></a>01227   xa.vx1 = a;
<a name="l01228"></a>01228   xb.vx1 = b;
<a name="l01229"></a>01229   xt.ui128 = xa.ui128 * xa.ui128;
<a name="l01230"></a>01230 
<a name="l01231"></a>01231   tmq = xt.vx4;
<a name="l01232"></a>01232 <span class="preprocessor">#endif</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) tmq);
<a name="l01234"></a>01234 }
<a name="l01235"></a>01235 
<a name="l01246"></a>01246 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01247"></a><a class="code" href="vec__int128__ppc_8h.html#aee5c5b2998ef105b4c6f39739748ffa8">01247</a> <a class="code" href="vec__int128__ppc_8h.html#aee5c5b2998ef105b4c6f39739748ffa8" title="Vector Multiply Unsigned double Quadword.">vec_muludq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *mulu, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> b)
<a name="l01248"></a>01248 {
<a name="l01249"></a>01249   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t, tmq;
<a name="l01250"></a>01250   <span class="comment">/* compute the 256 bit product of two 128 bit values a, b.</span>
<a name="l01251"></a>01251 <span class="comment">   * The high 128 bits are accumulated in t and the low 128-bits</span>
<a name="l01252"></a>01252 <span class="comment">   * in tmq. The high 128-bits of the product are returned to the</span>
<a name="l01253"></a>01253 <span class="comment">   * address of the 1st parm. The low 128-bits are the return</span>
<a name="l01254"></a>01254 <span class="comment">   * value.</span>
<a name="l01255"></a>01255 <span class="comment">   *</span>
<a name="l01256"></a>01256 <span class="comment">   * We use the Vector Multiple Even/Odd Unsigned word to compute</span>
<a name="l01257"></a>01257 <span class="comment">   * the 128 x 32 partial (160-bit) product of value a with the</span>
<a name="l01258"></a>01258 <span class="comment">   * word splat of b. These instructions (vmuleum, vmuloum)</span>
<a name="l01259"></a>01259 <span class="comment">   * product four 64-bit 32 x 32 partial products where even</span>
<a name="l01260"></a>01260 <span class="comment">   * results are shifted 32-bit left from odd results. After</span>
<a name="l01261"></a>01261 <span class="comment">   * shifting the high 128 bits can be summed via Vector add</span>
<a name="l01262"></a>01262 <span class="comment">   * unsigned quadword.</span>
<a name="l01263"></a>01263 <span class="comment">   */</span>
<a name="l01264"></a>01264 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tsw;
<a name="l01266"></a>01266   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tc;
<a name="l01267"></a>01267   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even;
<a name="l01268"></a>01268   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01269"></a>01269 
<a name="l01270"></a>01270   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#abf3504d2f86f03f90239a3196da3b3de" title="Element index for vector splat word 3.">VEC_WE_3</a>);
<a name="l01271"></a>01271 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01273"></a>01273   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01274"></a>01274 <span class="preprocessor">#else</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01276"></a>01276   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01277"></a>01277 <span class="preprocessor">#endif</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>  <span class="comment">/* Rotate the low 32-bits (right) into tmq. This is actually</span>
<a name="l01279"></a>01279 <span class="comment">   * implemented as 96-bit (12-byte) shift left. */</span>
<a name="l01280"></a>01280   tmq = vec_sld (t_odd, z, 12);
<a name="l01281"></a>01281   <span class="comment">/* shift the low 128 bits of partial product right 32-bits */</span>
<a name="l01282"></a>01282   t_odd = vec_sld (z, t_odd, 12);
<a name="l01283"></a>01283   <span class="comment">/* add the high 128 bits of even / odd partial products */</span>
<a name="l01284"></a>01284   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01285"></a>01285 
<a name="l01286"></a>01286   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#ad739666851dfec6cc520c2ee06fd5d41" title="Element index for vector splat word 2.">VEC_WE_2</a>);
<a name="l01287"></a>01287 
<a name="l01288"></a>01288 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01290"></a>01290   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01291"></a>01291 <span class="preprocessor">#else</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01293"></a>01293   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01294"></a>01294 <span class="preprocessor">#endif</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span>  <span class="comment">/* Sum the low 128 bits of odd previous partial products */</span>
<a name="l01296"></a>01296   tc = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp;amp; write Carry Unsigned Quadword.">vec_addcuq</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01297"></a>01297   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01298"></a>01298 
<a name="l01299"></a>01299   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01300"></a>01300   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01301"></a>01301   <span class="comment">/* shift the low 128 bits (with carry) of partial product right</span>
<a name="l01302"></a>01302 <span class="comment">   * 32-bits */</span>
<a name="l01303"></a>01303   t_odd = vec_sld (tc, t_odd, 12);
<a name="l01304"></a>01304   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01305"></a>01305   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01306"></a>01306 
<a name="l01307"></a>01307   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#a0cbf2bc0426544f7d64ce84da322a919" title="Element index for vector splat word 1.">VEC_WE_1</a>);
<a name="l01308"></a>01308 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01310"></a>01310   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01311"></a>01311 <span class="preprocessor">#else</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01313"></a>01313   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01314"></a>01314 <span class="preprocessor">#endif</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span>  <span class="comment">/* Sum the low 128 bits of odd previous partial products */</span>
<a name="l01316"></a>01316   tc = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp;amp; write Carry Unsigned Quadword.">vec_addcuq</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01317"></a>01317   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01318"></a>01318 
<a name="l01319"></a>01319   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01320"></a>01320   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01321"></a>01321   <span class="comment">/* shift the low 129 bits (with carry) of partial product right</span>
<a name="l01322"></a>01322 <span class="comment">   * 32-bits */</span>
<a name="l01323"></a>01323   t_odd = vec_sld (tc, t_odd, 12);
<a name="l01324"></a>01324   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01325"></a>01325   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01326"></a>01326 
<a name="l01327"></a>01327   tsw = vec_splat ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) b, <a class="code" href="vec__common__ppc_8h.html#aa4c9ef3ba2f2c2a8b33f4f4459bbd2aa" title="Element index for vector splat word 0.">VEC_WE_0</a>);
<a name="l01328"></a>01328 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01330"></a>01330   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a> ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) a, tsw);
<a name="l01331"></a>01331 <span class="preprocessor">#else</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span>  t_even = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#ac93f07d5ad73243db2771da83b50d6d8" title="Vector multiply even unsigned words.">vec_muleuw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01333"></a>01333   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)<a class="code" href="vec__int128__ppc_8h.html#a3ca45c65b9627abfc493d4ad500a961d" title="Vector multiply odd unsigned words.">vec_mulouw</a>((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)a, tsw);
<a name="l01334"></a>01334 <span class="preprocessor">#endif</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>  <span class="comment">/* Sum the low 128 bits of odd previous partial products,</span>
<a name="l01336"></a>01336 <span class="comment">   * generate the carry.  */</span>
<a name="l01337"></a>01337   tc = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp;amp; write Carry Unsigned Quadword.">vec_addcuq</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01338"></a>01338   t_odd = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01339"></a>01339 
<a name="l01340"></a>01340   <span class="comment">/* rotate right the low 32-bits into tmq */</span>
<a name="l01341"></a>01341   tmq = vec_sld (t_odd, tmq, 12);
<a name="l01342"></a>01342   <span class="comment">/* shift the low 129 bits (with carry) of partial product right</span>
<a name="l01343"></a>01343 <span class="comment">   * 32-bits */</span>
<a name="l01344"></a>01344   t_odd = vec_sld (tc, t_odd, 12);
<a name="l01345"></a>01345   <span class="comment">/* add the top 128 bits of even / odd partial products */</span>
<a name="l01346"></a>01346   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) <a class="code" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo.">vec_adduqm</a> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01347"></a>01347 <span class="preprocessor">#else</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="preprocessor">#warning Implememention pre power8 missing vector support</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>  *mulu = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t;
<a name="l01351"></a>01351   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) tmq);
<a name="l01352"></a>01352 }
<a name="l01353"></a>01353 
<a name="l01362"></a>01362 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01363"></a><a class="code" href="vec__int128__ppc_8h.html#a3675fa1a2334eff913df447904be78ad">01363</a> <a class="code" href="vec__int128__ppc_8h.html#a3675fa1a2334eff913df447904be78ad" title="Vector Multiply by 10 Unsigned Quadword.">vec_mul10uq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a)
<a name="l01364"></a>01364 {
<a name="l01365"></a>01365   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01366"></a>01366 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span>  __asm__(
<a name="l01368"></a>01368       <span class="stringliteral">&quot;vmul10uq %0,%1;\n&quot;</span>
<a name="l01369"></a>01369       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l01370"></a>01370       : <span class="stringliteral">&quot;v&quot;</span> (a)
<a name="l01371"></a>01371       : );
<a name="l01372"></a>01372 <span class="preprocessor">#else</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01374"></a>01374   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01375"></a>01375   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even;
<a name="l01376"></a>01376   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01377"></a>01377   t10 = vec_splat_u16(10);
<a name="l01378"></a>01378 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01380"></a>01380   t_odd = vec_vmuleuh (ts, t10);
<a name="l01381"></a>01381 <span class="preprocessor">#else</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01383"></a>01383   t_odd = vec_vmulouh(ts, t10);
<a name="l01384"></a>01384 <span class="preprocessor">#endif</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16 bits */</span>
<a name="l01386"></a>01386   t_even = vec_sld (t_even, z, 2);
<a name="l01387"></a>01387   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01388"></a>01388 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01390"></a>01390 <span class="preprocessor">#else</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01392"></a>01392   __asm__(
<a name="l01393"></a>01393       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01394"></a>01394       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01395"></a>01395       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01396"></a>01396       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01397"></a>01397       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01398"></a>01398       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01399"></a>01399       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01400"></a>01400       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01401"></a>01401       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01402"></a>01402       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01403"></a>01403       : );
<a name="l01404"></a>01404 <span class="preprocessor">#endif</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01407"></a>01407 }
<a name="l01408"></a>01408 
<a name="l01418"></a>01418 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01419"></a><a class="code" href="vec__int128__ppc_8h.html#a2245626e7b90621b33ba79b763a4215e">01419</a> <a class="code" href="vec__int128__ppc_8h.html#a2245626e7b90621b33ba79b763a4215e" title="Vector Multiply by 10 extended Unsigned Quadword.">vec_mul10euq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> cin)
<a name="l01420"></a>01420 {
<a name="l01421"></a>01421   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01422"></a>01422 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span>  __asm__(
<a name="l01424"></a>01424       <span class="stringliteral">&quot;vmul10euq %0,%1,%2;\n&quot;</span>
<a name="l01425"></a>01425       : <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l01426"></a>01426       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l01427"></a>01427       <span class="stringliteral">&quot;v&quot;</span> (cin)
<a name="l01428"></a>01428       : );
<a name="l01429"></a>01429 <span class="preprocessor">#else</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01431"></a>01431   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tc;
<a name="l01432"></a>01432   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01433"></a>01433   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even;
<a name="l01434"></a>01434   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01435"></a>01435   t10 = vec_splat_u16(10);
<a name="l01436"></a>01436 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01438"></a>01438   t_odd = vec_vmuleuh (ts, t10);
<a name="l01439"></a>01439 <span class="preprocessor">#else</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01441"></a>01441   t_odd = vec_vmulouh(ts, t10);
<a name="l01442"></a>01442 <span class="preprocessor">#endif</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span>  <span class="comment">/* Shift cin left 112 bits.  */</span>
<a name="l01444"></a>01444   tc = vec_sld ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) cin, z, 14);
<a name="l01445"></a>01445   <span class="comment">/* Shift t_even left 16 bits, merging the carry into the low bits.  */</span>
<a name="l01446"></a>01446   t_even = vec_sld (t_even, tc, 2);
<a name="l01447"></a>01447   <span class="comment">/* then add the even/odd sub-products to generate the final product.  */</span>
<a name="l01448"></a>01448 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span>  t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01450"></a>01450 <span class="preprocessor">#else</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01452"></a>01452   __asm__(
<a name="l01453"></a>01453       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01454"></a>01454       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01455"></a>01455       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01456"></a>01456       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01457"></a>01457       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01458"></a>01458       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01459"></a>01459       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01460"></a>01460       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01461"></a>01461       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01462"></a>01462       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01463"></a>01463       : );
<a name="l01464"></a>01464 <span class="preprocessor">#endif</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01467"></a>01467 }
<a name="l01468"></a>01468 
<a name="l01479"></a>01479 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01480"></a><a class="code" href="vec__int128__ppc_8h.html#a8c641b0107fc3e1621ef729c04efd583">01480</a> <a class="code" href="vec__int128__ppc_8h.html#a8c641b0107fc3e1621ef729c04efd583" title="Vector Multiply by 10 &amp;amp; write Carry Unsigned Quadword.">vec_mul10cuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a)
<a name="l01481"></a>01481 {
<a name="l01482"></a>01482   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01483"></a>01483 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>  __asm__(
<a name="l01485"></a>01485       <span class="stringliteral">&quot;vmul10cuq %0,%1;\n&quot;</span>
<a name="l01486"></a>01486       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01487"></a>01487       : <span class="stringliteral">&quot;v&quot;</span> (a)
<a name="l01488"></a>01488       : );
<a name="l01489"></a>01489 <span class="preprocessor">#else</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01491"></a>01491   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01492"></a>01492   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_even, t_odd, t_high;
<a name="l01493"></a>01493   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01494"></a>01494   t10 = vec_splat_u16(10);
<a name="l01495"></a>01495 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01497"></a>01497   t_odd = vec_vmuleuh (ts, t10);
<a name="l01498"></a>01498 <span class="preprocessor">#else</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01500"></a>01500   t_odd = vec_vmulouh(ts, t10);
<a name="l01501"></a>01501 <span class="preprocessor">#endif</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01503"></a>01503   t_high = vec_sld (z, t_even, 2);
<a name="l01504"></a>01504   <span class="comment">/* Shift t_even left 16 bits to align for lower 128-bits. */</span>
<a name="l01505"></a>01505   t_even = vec_sld (t_even, z, 2);
<a name="l01506"></a>01506   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01507"></a>01507 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01509"></a>01509 <span class="comment">//        t = (vui32_t)vec_vadduqm ((vui128_t)t_even, (vui128_t)t_odd);</span>
<a name="l01510"></a>01510   t_carry = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddcuq ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01511"></a>01511   t_carry = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_high);
<a name="l01512"></a>01512 <span class="preprocessor">#else</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2, t;
<a name="l01514"></a>01514   __asm__(
<a name="l01515"></a>01515       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01516"></a>01516       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01517"></a>01517       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01518"></a>01518       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01519"></a>01519       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01520"></a>01520       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01521"></a>01521       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01522"></a>01522       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01523"></a>01523       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01524"></a>01524       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01525"></a>01525       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01526"></a>01526       : );
<a name="l01527"></a>01527   __asm__(
<a name="l01528"></a>01528       <span class="stringliteral">&quot;vadduwm %0,%1,%2;\n&quot;</span>
<a name="l01529"></a>01529       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01530"></a>01530       : <span class="stringliteral">&quot;v&quot;</span> (t_high),
<a name="l01531"></a>01531       <span class="stringliteral">&quot;v&quot;</span> (c2)
<a name="l01532"></a>01532       : );
<a name="l01533"></a>01533 <span class="preprocessor">#endif</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry);
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 
<a name="l01547"></a>01547 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01548"></a><a class="code" href="vec__int128__ppc_8h.html#a7ca2a6427ecb9458858b5caaac8c4dca">01548</a> <a class="code" href="vec__int128__ppc_8h.html#a7ca2a6427ecb9458858b5caaac8c4dca" title="Vector Multiply by 10 Extended &amp;amp; write Carry Unsigned Quadword.">vec_mul10ecuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> cin)
<a name="l01549"></a>01549 {
<a name="l01550"></a>01550 <span class="comment">//        vui32_t  t;</span>
<a name="l01551"></a>01551   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01552"></a>01552 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span>  __asm__(
<a name="l01554"></a>01554       <span class="stringliteral">&quot;vmul10ecuq %0,%1,%2;\n&quot;</span>
<a name="l01555"></a>01555       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01556"></a>01556       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l01557"></a>01557       <span class="stringliteral">&quot;v&quot;</span> (cin)
<a name="l01558"></a>01558       : );
<a name="l01559"></a>01559 <span class="preprocessor">#else</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01561"></a>01561   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tc;
<a name="l01562"></a>01562   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01563"></a>01563   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd;
<a name="l01564"></a>01564   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_even, t_high;
<a name="l01565"></a>01565   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01566"></a>01566   t10 = vec_splat_u16(10);
<a name="l01567"></a>01567 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01569"></a>01569   t_odd = vec_vmuleuh (ts, t10);
<a name="l01570"></a>01570 <span class="preprocessor">#else</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01572"></a>01572   t_odd = vec_vmulouh(ts, t10);
<a name="l01573"></a>01573 <span class="preprocessor">#endif</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01575"></a>01575   t_high = vec_sld (z, t_even, 2);
<a name="l01576"></a>01576   <span class="comment">/* Shift cin left 112 bits.  */</span>
<a name="l01577"></a>01577   tc = vec_sld ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) cin, z, 14);
<a name="l01578"></a>01578   <span class="comment">/* Shift t_even left 16 bits, merging the carry into the low bits.  */</span>
<a name="l01579"></a>01579   t_even = vec_sld (t_even, tc, 2);
<a name="l01580"></a>01580   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01581"></a>01581 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01583"></a>01583 <span class="comment">//        t = (vui32_t)vec_vadduqm ((vui128_t)t_even, (vui128_t)t_odd);</span>
<a name="l01584"></a>01584   t_carry = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vaddcuq ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01585"></a>01585   t_carry = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_high);
<a name="l01586"></a>01586 <span class="preprocessor">#else</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2, t;
<a name="l01588"></a>01588   __asm__(
<a name="l01589"></a>01589       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01590"></a>01590       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01591"></a>01591       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01592"></a>01592       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01593"></a>01593       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01594"></a>01594       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01595"></a>01595       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01596"></a>01596       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01597"></a>01597       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01598"></a>01598       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01599"></a>01599       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01600"></a>01600       : );
<a name="l01601"></a>01601   __asm__(
<a name="l01602"></a>01602       <span class="stringliteral">&quot;vadduwm %0,%1,%2;\n&quot;</span>
<a name="l01603"></a>01603       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01604"></a>01604       : <span class="stringliteral">&quot;v&quot;</span> (t_high),
<a name="l01605"></a>01605       <span class="stringliteral">&quot;v&quot;</span> (c2)
<a name="l01606"></a>01606       : );
<a name="l01607"></a>01607 <span class="preprocessor">#endif</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span>  <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry);
<a name="l01610"></a>01610 }
<a name="l01611"></a>01611 
<a name="l01622"></a>01622 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01623"></a><a class="code" href="vec__int128__ppc_8h.html#a5f250dfab2a4aee0fd247a1d0217237b">01623</a> <a class="code" href="vec__int128__ppc_8h.html#a5f250dfab2a4aee0fd247a1d0217237b" title="Vector combined Multiply by 10 Extended &amp;amp; write Carry Unsigned Quadword.">vec_cmul10ecuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> cin)
<a name="l01624"></a>01624 {
<a name="l01625"></a>01625   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01626"></a>01626   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01627"></a>01627 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span>  __asm__(
<a name="l01629"></a>01629       <span class="stringliteral">&quot;vmul10ecuq %0,%2,%3;\n&quot;</span>
<a name="l01630"></a>01630       <span class="stringliteral">&quot;vmul10euq %1,%2,%3;\n&quot;</span>
<a name="l01631"></a>01631       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry),
<a name="l01632"></a>01632       <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l01633"></a>01633       : <span class="stringliteral">&quot;v&quot;</span> (a),
<a name="l01634"></a>01634       <span class="stringliteral">&quot;v&quot;</span> (cin)
<a name="l01635"></a>01635       : );
<a name="l01636"></a>01636 <span class="preprocessor">#else</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01638"></a>01638   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tc;
<a name="l01639"></a>01639   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01640"></a>01640   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even, t_high;
<a name="l01641"></a>01641   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01642"></a>01642   t10 = vec_splat_u16(10);
<a name="l01643"></a>01643 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01645"></a>01645   t_odd = vec_vmuleuh (ts, t10);
<a name="l01646"></a>01646 <span class="preprocessor">#else</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01648"></a>01648   t_odd = vec_vmulouh(ts, t10);
<a name="l01649"></a>01649 <span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01651"></a>01651   t_high = vec_sld (z, t_even, 2);
<a name="l01652"></a>01652   <span class="comment">/* Shift cin left 112 bits.  */</span>
<a name="l01653"></a>01653   tc = vec_sld ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) cin, z, 14);
<a name="l01654"></a>01654   <span class="comment">/* Shift t_even left 16 bits, merging the carry into the low bits.  */</span>
<a name="l01655"></a>01655   t_even = vec_sld (t_even, tc, 2);
<a name="l01656"></a>01656   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01657"></a>01657 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01659"></a>01659   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01660"></a>01660   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01661"></a>01661 <span class="preprocessor">#else</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01663"></a>01663   __asm__(
<a name="l01664"></a>01664       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01665"></a>01665       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01666"></a>01666       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01667"></a>01667       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01668"></a>01668       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01669"></a>01669       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01670"></a>01670       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01671"></a>01671       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01672"></a>01672       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01673"></a>01673       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01674"></a>01674       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01675"></a>01675       : );
<a name="l01676"></a>01676   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#endif</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry;
<a name="l01680"></a>01680   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01681"></a>01681 }
<a name="l01682"></a>01682 
<a name="l01692"></a>01692 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01693"></a><a class="code" href="vec__int128__ppc_8h.html#a9449c746cad42f0cd9e2fe4560364e18">01693</a> <a class="code" href="vec__int128__ppc_8h.html#a9449c746cad42f0cd9e2fe4560364e18" title="Vector combined Multiply by 10 &amp;amp; write Carry Unsigned Quadword.">vec_cmul10cuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a)
<a name="l01694"></a>01694 {
<a name="l01695"></a>01695   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01696"></a>01696   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01697"></a>01697 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span>  __asm__(
<a name="l01699"></a>01699       <span class="stringliteral">&quot;vmul10cuq %0,%2;\n&quot;</span>
<a name="l01700"></a>01700       <span class="stringliteral">&quot;vmul10uq %1,%2;\n&quot;</span>
<a name="l01701"></a>01701       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry),
<a name="l01702"></a>01702       <span class="stringliteral">&quot;=v&quot;</span> (t)
<a name="l01703"></a>01703       : <span class="stringliteral">&quot;v&quot;</span> (a)
<a name="l01704"></a>01704       : );
<a name="l01705"></a>01705 <span class="preprocessor">#else</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01707"></a>01707   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t10;
<a name="l01708"></a>01708   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even, t_high;
<a name="l01709"></a>01709   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01710"></a>01710   t10 = vec_splat_u16(10);
<a name="l01711"></a>01711 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t10);
<a name="l01713"></a>01713   t_odd = vec_vmuleuh (ts, t10);
<a name="l01714"></a>01714 <span class="preprocessor">#else</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t10);
<a name="l01716"></a>01716   t_odd = vec_vmulouh(ts, t10);
<a name="l01717"></a>01717 <span class="preprocessor">#endif</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01719"></a>01719   t_high = vec_sld (z, t_even, 2);
<a name="l01720"></a>01720   <span class="comment">/* Shift t_even left 16 bits to align for lower 128-bits. */</span>
<a name="l01721"></a>01721   t_even = vec_sld (t_even, z, 2);
<a name="l01722"></a>01722   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01723"></a>01723 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01725"></a>01725   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01726"></a>01726   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01727"></a>01727 <span class="preprocessor">#else</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01729"></a>01729   __asm__(
<a name="l01730"></a>01730       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01731"></a>01731       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01732"></a>01732       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01733"></a>01733       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01734"></a>01734       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01735"></a>01735       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01736"></a>01736       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01737"></a>01737       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01738"></a>01738       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01739"></a>01739       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01740"></a>01740       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01741"></a>01741       : );
<a name="l01742"></a>01742 <span class="preprocessor">#endif</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry;
<a name="l01745"></a>01745   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01746"></a>01746 }
<a name="l01747"></a>01747 
<a name="l01757"></a>01757 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01758"></a><a class="code" href="vec__int128__ppc_8h.html#a8bc23a0cd3f522c017ec95d5ce93a2f0">01758</a> <a class="code" href="vec__int128__ppc_8h.html#a8bc23a0cd3f522c017ec95d5ce93a2f0" title="Vector combined Multiply by 100 &amp;amp; write Carry Unsigned Quadword.">vec_cmul100cuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a)
<a name="l01759"></a>01759 {
<a name="l01760"></a>01760   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01761"></a>01761   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01762"></a>01762 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t0, t1, tc0, tc1;
<a name="l01764"></a>01764   <span class="comment">/* Times 10 with 1st carry.  */</span>
<a name="l01765"></a>01765   __asm__(
<a name="l01766"></a>01766       <span class="stringliteral">&quot;vmul10cuq %0,%2;\n&quot;</span>
<a name="l01767"></a>01767       <span class="stringliteral">&quot;\tvmul10uq %1,%2;\n&quot;</span>
<a name="l01768"></a>01768       : <span class="stringliteral">&quot;=v&quot;</span> (tc0),
<a name="l01769"></a>01769       <span class="stringliteral">&quot;=v&quot;</span> (t0)
<a name="l01770"></a>01770       : <span class="stringliteral">&quot;v&quot;</span> (a)
<a name="l01771"></a>01771       : );
<a name="l01772"></a>01772   <span class="comment">/* Times 10 again with 2nd carry.  */</span>
<a name="l01773"></a>01773   __asm__(
<a name="l01774"></a>01774       <span class="stringliteral">&quot;vmul10cuq %0,%2;\n&quot;</span>
<a name="l01775"></a>01775       <span class="stringliteral">&quot;\tvmul10uq %1,%2;\n&quot;</span>
<a name="l01776"></a>01776       : <span class="stringliteral">&quot;=v&quot;</span> (tc1),
<a name="l01777"></a>01777       <span class="stringliteral">&quot;=v&quot;</span> (t1)
<a name="l01778"></a>01778       : <span class="stringliteral">&quot;v&quot;</span> (t0)
<a name="l01779"></a>01779       : );
<a name="l01780"></a>01780   <span class="comment">/* 1st carry times 10 plus 2nd carry.  */</span>
<a name="l01781"></a>01781   __asm__(
<a name="l01782"></a>01782       <span class="stringliteral">&quot;vmul10euq %0,%1,%2;\n&quot;</span>
<a name="l01783"></a>01783       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01784"></a>01784       : <span class="stringliteral">&quot;v&quot;</span> (tc0),
<a name="l01785"></a>01785       <span class="stringliteral">&quot;v&quot;</span> (tc1)
<a name="l01786"></a>01786       : );
<a name="l01787"></a>01787   t = t0;
<a name="l01788"></a>01788 <span class="preprocessor">#else</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01790"></a>01790   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t100 = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ) { 100, 100, 100, 100, 100, 100, 100, 100 };
<a name="l01791"></a>01791   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even, t_high;
<a name="l01792"></a>01792   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01793"></a>01793   <span class="comment">//t100 = vec_splat_u16 (100);</span>
<a name="l01794"></a>01794 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t100);
<a name="l01796"></a>01796   t_odd = vec_vmuleuh (ts, t100);
<a name="l01797"></a>01797 <span class="preprocessor">#else</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t100);
<a name="l01799"></a>01799   t_odd = vec_vmulouh(ts, t100);
<a name="l01800"></a>01800 <span class="preprocessor">#endif</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01802"></a>01802   t_high = vec_sld (z, t_even, 2);
<a name="l01803"></a>01803   <span class="comment">/* Shift t_even left 16 bits to align for lower 128-bits. */</span>
<a name="l01804"></a>01804   t_even = vec_sld (t_even, z, 2);
<a name="l01805"></a>01805   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01806"></a>01806 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01808"></a>01808   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01809"></a>01809   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01810"></a>01810 <span class="preprocessor">#else</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01812"></a>01812   __asm__(
<a name="l01813"></a>01813       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01814"></a>01814       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01815"></a>01815       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01816"></a>01816       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01817"></a>01817       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01818"></a>01818       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01819"></a>01819       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01820"></a>01820       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01821"></a>01821       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01822"></a>01822       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01823"></a>01823       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01824"></a>01824       : );
<a name="l01825"></a>01825 <span class="preprocessor">#endif</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry;
<a name="l01828"></a>01828   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01829"></a>01829 }
<a name="l01830"></a>01830 
<a name="l01843"></a>01843 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>
<a name="l01844"></a><a class="code" href="vec__int128__ppc_8h.html#ac3f85b6577e5ab0de2b3f68ca45dd33b">01844</a> <a class="code" href="vec__int128__ppc_8h.html#ac3f85b6577e5ab0de2b3f68ca45dd33b" title="Vector combined Multiply by 100 Extended &amp;amp; write Carry Unsigned Quadword.">vec_cmul100ecuq</a> (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> *cout, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> a, <a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a> cin)
<a name="l01845"></a>01845 {
<a name="l01846"></a>01846   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t;
<a name="l01847"></a>01847   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_carry;
<a name="l01848"></a>01848 <span class="preprocessor">#ifdef _ARCH_PWR9</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t0, t1, tc0, tc1;
<a name="l01850"></a>01850   <span class="comment">/* Times 10 with 1st carry.  */</span>
<a name="l01851"></a>01851   __asm__(
<a name="l01852"></a>01852       <span class="stringliteral">&quot;vmul10cuq %0,%2;\n&quot;</span>
<a name="l01853"></a>01853       <span class="stringliteral">&quot;\tvmul10uq %1,%2;\n&quot;</span>
<a name="l01854"></a>01854       : <span class="stringliteral">&quot;=v&quot;</span> (tc0),
<a name="l01855"></a>01855       <span class="stringliteral">&quot;=v&quot;</span> (t0)
<a name="l01856"></a>01856       : <span class="stringliteral">&quot;v&quot;</span> (a)
<a name="l01857"></a>01857       : );
<a name="l01858"></a>01858   <span class="comment">/* Times 10 again with 2nd carry.  */</span>
<a name="l01859"></a>01859   __asm__(
<a name="l01860"></a>01860       <span class="stringliteral">&quot;vmul10cuq %0,%2;\n&quot;</span>
<a name="l01861"></a>01861       <span class="stringliteral">&quot;\tvmul10uq %1,%2;\n&quot;</span>
<a name="l01862"></a>01862       : <span class="stringliteral">&quot;=v&quot;</span> (tc1),
<a name="l01863"></a>01863       <span class="stringliteral">&quot;=v&quot;</span> (t1)
<a name="l01864"></a>01864       : <span class="stringliteral">&quot;v&quot;</span> (t0)
<a name="l01865"></a>01865       : );
<a name="l01866"></a>01866   <span class="comment">/* 1st carry times 10 plus 2nd carry.  */</span>
<a name="l01867"></a>01867   __asm__(
<a name="l01868"></a>01868       <span class="stringliteral">&quot;vmul10euq %0,%1,%2;\n&quot;</span>
<a name="l01869"></a>01869       : <span class="stringliteral">&quot;=v&quot;</span> (t_carry)
<a name="l01870"></a>01870       : <span class="stringliteral">&quot;v&quot;</span> (tc0),
<a name="l01871"></a>01871       <span class="stringliteral">&quot;v&quot;</span> (tc1)
<a name="l01872"></a>01872       : );
<a name="l01873"></a>01873   <span class="comment">/* Add cin to the low bits of a * 100.  If cin is in valid range</span>
<a name="l01874"></a>01874 <span class="comment">   * (0-99) then can not generate carry out of low 128-bits.  */</span>
<a name="l01875"></a>01875   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>)vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>)t0, cin);
<a name="l01876"></a>01876 <span class="preprocessor">#else</span>
<a name="l01877"></a>01877 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ts = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a>) a;
<a name="l01878"></a>01878   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> tc;
<a name="l01879"></a>01879   <a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> t100 = (<a class="code" href="vec__common__ppc_8h.html#afb47075b07673afbf78f8c60298f3712" title="vector of 16-bit unsigned short elements.">vui16_t</a> ) { 100, 100, 100, 100, 100, 100, 100, 100 };
<a name="l01880"></a>01880   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> t_odd, t_even, t_high;
<a name="l01881"></a>01881   <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> z = { 0, 0, 0, 0 };
<a name="l01882"></a>01882   <span class="comment">//t100 = vec_splat_u16 (100);</span>
<a name="l01883"></a>01883 <span class="preprocessor">#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span>  t_even = vec_vmulouh (ts, t100);
<a name="l01885"></a>01885   t_odd = vec_vmuleuh (ts, t100);
<a name="l01886"></a>01886 <span class="preprocessor">#else</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span>  t_even = vec_vmuleuh(ts, t100);
<a name="l01888"></a>01888   t_odd = vec_vmulouh(ts, t100);
<a name="l01889"></a>01889 <span class="preprocessor">#endif</span>
<a name="l01890"></a>01890 <span class="preprocessor"></span>  <span class="comment">/* Shift t_even left 16-bits (right 112-bits) for the partial carry.  */</span>
<a name="l01891"></a>01891   t_high = vec_sld (z, t_even, 2);
<a name="l01892"></a>01892   <span class="comment">/* Shift cin left 112 bits.  */</span>
<a name="l01893"></a>01893   tc = vec_sld ((<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) cin, z, 14);
<a name="l01894"></a>01894   <span class="comment">/* Shift t_even left 16 bits, merging the carry into the low bits.  */</span>
<a name="l01895"></a>01895   t_even = vec_sld (t_even, tc, 2);
<a name="l01896"></a>01896   <span class="comment">/* then add the even/odd sub-products to generate the final product */</span>
<a name="l01897"></a>01897 <span class="preprocessor">#ifdef _ARCH_PWR8</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span>  <span class="comment">/* Any compiler that supports ARCH_PWR8 should support these builtins.  */</span>
<a name="l01899"></a>01899   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01900"></a>01900   t = (<a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a>) vec_vadduqm ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_even, (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_odd);
<a name="l01901"></a>01901 <span class="preprocessor">#else</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span>  <a class="code" href="vec__common__ppc_8h.html#a2ff4a776536870e01b7c9e454586544b" title="vector of 32-bit unsigned int elements.">vui32_t</a> c, c2;
<a name="l01903"></a>01903   __asm__(
<a name="l01904"></a>01904       <span class="stringliteral">&quot;vaddcuw %1,%3,%4;\n&quot;</span>
<a name="l01905"></a>01905       <span class="stringliteral">&quot;\tvadduwm %0,%3,%4;\n&quot;</span>
<a name="l01906"></a>01906       <span class="stringliteral">&quot;\tvsldoi %2,%5,%1,4;\n&quot;</span>
<a name="l01907"></a>01907       <span class="stringliteral">&quot;\tvsldoi %1,%1,%5,4;\n&quot;</span>
<a name="l01908"></a>01908       <span class="stringliteral">&quot;\tvadduwm %0,%0,%1;\n&quot;</span>
<a name="l01909"></a>01909       : <span class="stringliteral">&quot;=&amp;v&quot;</span> (t),
<a name="l01910"></a>01910       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c),
<a name="l01911"></a>01911       <span class="stringliteral">&quot;=&amp;v&quot;</span> (c2)
<a name="l01912"></a>01912       : <span class="stringliteral">&quot;v&quot;</span> (t_even),
<a name="l01913"></a>01913       <span class="stringliteral">&quot;v&quot;</span> (t_odd),
<a name="l01914"></a>01914       <span class="stringliteral">&quot;v&quot;</span> (z)
<a name="l01915"></a>01915       : );
<a name="l01916"></a>01916   t_carry = t_high; <span class="comment">/* there is not carry into high */</span>
<a name="l01917"></a>01917 <span class="preprocessor">#endif</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span>  *cout = (<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t_carry;
<a name="l01920"></a>01920   <span class="keywordflow">return</span> ((<a class="code" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b" title="vector of one 128-bit unsigned __int128 element.">vui128_t</a>) t);
<a name="l01921"></a>01921 }
<a name="l01922"></a>01922 <span class="preprocessor">#endif </span><span class="comment">/* VEC_INT128_PPC_H_ */</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"/><address style="text-align: right;"><small>Generated on 15 Nov 2017 for POWER Vector Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
