Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 17 00:19:48 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_drc -file NEXYS4_DDR_drc_opted.rpt -pb NEXYS4_DDR_drc_opted.pb -rpx NEXYS4_DDR_drc_opted.rpx
| Design       : NEXYS4_DDR
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1801
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| DPIP-1   | Warning  | Input pipelining                                    | 384        |
| DPOP-1   | Warning  | PREG Output pipelining                              | 196        |
| DPOP-2   | Warning  | MREG Output pipelining                              | 196        |
| DPOR-1   | Warning  | Asynchronous load check                             | 1024       |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#327 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#328 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#329 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#330 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#331 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#332 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#333 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#334 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#335 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#336 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#337 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#338 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#339 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#340 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#341 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#342 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#343 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#344 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#345 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#346 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#347 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#348 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#349 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#350 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#351 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#352 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#353 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#354 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#355 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#356 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#357 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#358 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#359 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#360 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#361 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#362 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#363 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#364 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#365 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#366 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#367 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#368 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#369 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#370 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#371 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#372 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#373 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#374 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#375 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#376 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#377 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#378 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#379 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#380 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#381 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#382 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#383 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#384 Warning
Input pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 input sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#176 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#177 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#178 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#179 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#180 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#181 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#182 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#183 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#184 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#185 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#186 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#187 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#188 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#189 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#190 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#191 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#192 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#193 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w output sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#194 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__0 output sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#195 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1 output sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#196 Warning
PREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2 output sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__100/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__101/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__103/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__104/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__106/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__107/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__109/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__110/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__112/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__113/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__114/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__115/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__11__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__13__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__14__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__16__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__17__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__19__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__22__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__23__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__25__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__26__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__28__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__29__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__31__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__32__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__34__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__43/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__44/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__46/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__47/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__49/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__52/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__53/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__55/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__56/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__58/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__59/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__62/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__64/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__65/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__67/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__68/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__73/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__74/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__76/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__77/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__79/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__7__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__80/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__82/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__83/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__85/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__86/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__88/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__89/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__8__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__91/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__92/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__94/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__95/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__97/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__98/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 multiplier stage sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w multiplier stage sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__0 multiplier stage sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1 multiplier stage sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2 multiplier stage sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][55][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][55][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][54][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][54][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#35 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#36 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#37 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#38 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#39 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#40 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#41 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#42 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#43 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#44 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#45 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#46 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#47 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#48 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][39][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][39][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#49 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#50 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#51 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#52 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#53 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#54 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#55 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#56 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#57 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#58 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#59 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#60 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#61 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#62 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#63 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#64 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__0__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][36][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][36][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#65 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#66 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#67 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#68 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#69 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#70 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#71 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#72 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#73 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#74 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#75 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#76 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#77 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#78 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#79 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#80 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__102 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][43][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][43][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#81 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#82 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#83 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#84 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#85 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#86 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#87 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#88 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#89 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#90 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#91 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#92 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#93 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#94 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#95 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#96 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__105 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][42][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][42][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#97 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#98 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#99 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#100 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#101 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#102 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#103 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#104 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#105 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#106 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#107 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#108 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#109 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#110 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#111 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#112 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__108 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][41][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][41][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#113 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#114 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#115 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#116 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#117 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#118 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#119 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#120 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#121 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#122 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#123 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#124 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#125 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#126 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#127 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#128 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__111 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][40][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][40][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#129 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#130 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#131 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#132 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#133 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#134 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#135 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#136 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#137 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#138 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#139 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#140 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#141 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#142 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#143 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#144 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][49][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][49][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#145 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#146 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#147 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#148 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#149 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#150 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#151 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#152 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#153 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#154 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#155 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#156 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#157 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#158 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#159 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#160 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][62][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][62][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#161 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#162 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#163 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#164 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#165 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#166 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#167 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#168 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#169 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#170 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#171 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#172 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#173 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#174 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#175 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#176 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][28][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][28][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#177 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#178 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#179 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#180 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#181 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#182 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#183 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#184 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#185 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#186 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#187 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#188 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#189 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#190 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#191 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#192 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__12__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][59][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][59][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#193 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#194 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#195 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#196 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#197 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#198 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#199 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#200 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#201 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#202 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#203 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#204 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#205 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#206 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#207 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#208 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][48][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][48][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#209 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#210 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#211 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#212 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#213 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#214 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#215 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#216 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#217 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#218 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#219 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#220 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#221 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#222 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#223 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#224 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][61][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][61][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#225 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#226 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#227 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#228 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#229 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#230 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#231 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#232 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#233 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#234 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#235 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#236 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#237 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#238 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#239 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#240 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][27][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][27][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#241 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#242 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#243 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#244 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#245 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#246 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#247 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#248 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#249 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#250 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#251 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#252 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#253 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#254 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#255 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#256 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__15__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][19][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][19][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#257 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#258 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#259 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#260 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#261 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#262 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#263 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#264 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#265 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#266 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#267 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#268 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#269 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#270 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#271 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#272 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][47][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][47][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#273 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#274 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#275 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#276 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#277 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#278 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#279 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#280 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#281 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#282 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#283 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#284 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#285 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#286 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#287 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#288 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][22][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][22][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#289 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#290 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#291 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#292 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#293 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#294 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#295 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#296 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#297 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#298 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#299 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#300 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#301 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#302 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#303 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#304 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__18__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][8][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][8][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#305 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#306 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#307 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#308 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#309 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#310 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#311 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#312 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#313 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#314 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#315 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#316 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#317 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#318 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#319 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#320 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][34][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][34][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#321 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#322 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#323 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#324 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#325 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#326 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#327 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#328 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#329 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#330 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#331 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#332 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#333 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#334 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#335 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#336 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][23][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][23][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#337 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#338 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#339 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#340 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#341 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#342 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#343 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#344 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#345 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#346 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#347 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#348 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#349 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#350 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#351 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#352 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__21__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][4][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][4][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#353 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#354 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#355 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#356 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#357 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#358 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#359 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#360 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#361 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#362 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#363 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#364 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#365 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#366 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#367 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#368 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][32][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][32][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#369 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#370 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#371 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#372 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#373 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#374 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#375 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#376 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#377 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#378 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#379 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#380 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#381 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#382 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#383 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#384 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__24__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][12][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][12][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#385 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#386 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#387 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#388 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#389 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#390 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#391 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#392 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#393 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#394 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#395 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#396 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#397 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#398 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#399 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#400 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][37][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][37][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#401 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#402 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#403 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#404 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#405 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#406 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#407 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#408 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#409 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#410 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#411 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#412 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#413 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#414 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#415 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#416 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__27__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][9][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][9][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#417 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#418 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#419 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#420 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#421 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#422 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#423 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#424 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#425 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#426 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#427 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#428 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#429 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#430 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#431 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#432 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][53][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][53][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#433 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#434 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#435 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#436 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#437 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#438 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#439 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#440 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#441 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#442 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#443 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#444 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#445 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#446 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#447 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#448 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][31][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][31][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#449 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#450 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#451 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#452 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#453 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#454 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#455 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#456 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#457 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#458 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#459 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#460 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#461 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#462 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#463 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#464 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__30__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][52][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][52][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#465 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#466 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#467 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#468 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#469 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#470 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#471 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#472 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#473 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#474 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#475 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#476 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#477 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#478 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#479 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#480 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][30][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][30][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#481 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#482 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#483 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#484 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#485 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#486 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#487 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#488 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#489 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#490 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#491 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#492 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#493 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#494 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#495 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#496 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__33__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][3][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][3][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#497 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#498 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#499 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#500 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#501 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#502 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#503 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#504 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#505 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#506 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#507 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#508 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#509 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#510 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#511 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#512 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__36 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][7][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][7][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#513 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#514 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#515 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#516 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#517 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#518 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#519 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#520 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#521 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#522 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#523 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#524 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#525 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#526 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#527 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#528 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__39 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][5][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][5][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#529 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#530 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#531 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#532 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#533 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#534 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#535 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#536 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#537 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#538 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#539 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#540 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#541 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#542 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#543 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#544 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][29][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][29][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#545 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#546 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#547 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#548 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#549 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#550 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#551 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#552 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#553 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#554 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#555 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#556 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#557 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#558 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#559 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#560 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][35][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][35][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#561 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#562 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#563 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#564 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#565 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#566 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#567 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#568 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#569 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#570 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#571 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#572 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#573 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#574 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#575 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#576 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__3__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][25][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][25][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#577 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#578 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#579 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#580 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#581 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#582 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#583 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#584 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#585 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#586 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#587 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#588 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#589 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#590 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#591 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#592 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__42 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][2][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][2][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#593 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#594 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#595 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#596 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#597 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#598 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#599 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#600 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#601 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#602 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#603 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#604 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#605 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#606 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#607 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#608 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__45 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][1][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][1][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#609 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#610 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#611 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#612 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#613 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#614 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#615 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#616 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#617 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#618 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#619 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#620 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#621 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#622 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#623 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#624 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__48 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#625 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#626 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#627 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#628 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#629 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#630 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#631 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#632 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#633 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#634 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#635 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#636 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#637 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#638 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#639 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#640 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__51 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][11][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][11][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#641 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#642 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#643 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#644 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#645 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#646 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#647 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#648 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#649 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#650 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#651 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#652 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#653 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#654 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#655 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#656 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__54 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][10][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][10][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#657 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#658 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#659 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#660 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#661 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#662 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#663 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#664 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#665 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#666 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#667 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#668 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#669 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#670 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#671 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#672 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__57 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][60][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][60][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#673 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#674 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#675 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#676 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#677 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#678 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#679 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#680 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#681 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#682 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#683 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#684 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#685 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#686 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#687 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#688 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][51][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][51][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#689 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#690 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#691 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#692 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#693 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#694 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#695 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#696 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#697 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#698 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#699 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#700 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#701 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#702 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#703 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#704 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__60 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][56][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#705 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#706 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#707 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#708 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#709 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#710 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#711 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#712 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#713 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#714 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#715 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#716 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#717 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#718 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#719 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#720 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__63 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][15][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][15][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#721 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#722 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#723 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#724 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#725 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#726 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#727 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#728 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#729 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#730 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#731 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#732 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#733 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#734 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#735 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#736 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__66 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][14][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][14][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#737 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#738 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#739 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#740 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#741 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#742 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#743 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#744 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#745 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#746 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#747 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#748 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#749 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#750 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#751 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#752 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__69 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][13][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][13][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#753 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#754 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#755 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#756 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#757 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#758 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#759 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#760 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#761 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#762 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#763 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#764 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#765 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#766 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#767 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#768 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][38][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][38][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#769 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#770 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#771 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#772 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#773 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#774 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#775 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#776 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#777 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#778 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#779 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#780 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#781 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#782 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#783 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#784 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][33][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][33][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#785 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#786 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#787 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#788 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#789 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#790 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#791 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#792 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#793 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#794 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#795 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#796 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#797 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#798 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#799 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#800 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__6__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][24][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#801 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#802 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#803 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#804 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#805 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#806 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#807 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#808 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#809 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#810 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#811 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#812 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#813 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#814 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#815 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#816 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__72 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][26][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][26][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#817 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#818 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#819 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#820 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#821 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#822 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#823 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#824 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#825 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#826 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#827 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#828 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#829 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#830 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#831 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#832 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__75 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][21][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][21][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#833 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#834 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#835 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#836 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#837 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#838 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#839 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#840 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#841 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#842 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#843 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#844 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#845 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#846 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#847 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#848 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__78 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][57][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][57][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#849 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#850 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#851 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#852 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#853 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#854 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#855 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#856 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#857 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#858 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#859 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#860 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#861 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#862 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#863 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#864 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__81 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][58][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][58][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#865 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#866 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#867 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#868 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#869 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#870 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#871 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#872 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#873 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#874 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#875 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#876 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#877 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#878 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#879 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#880 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__84 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][20][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][20][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#881 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#882 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#883 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#884 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#885 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#886 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#887 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#888 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#889 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#890 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#891 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#892 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#893 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#894 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#895 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#896 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__87 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][18][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][18][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#897 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#898 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#899 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#900 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#901 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#902 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#903 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#904 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#905 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#906 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#907 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#908 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#909 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#910 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#911 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#912 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][50][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][50][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#913 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#914 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#915 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#916 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#917 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#918 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#919 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#920 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#921 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#922 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#923 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#924 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#925 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#926 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#927 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#928 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__90 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][16][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][16][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#929 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#930 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#931 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#932 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#933 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#934 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#935 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#936 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#937 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#938 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#939 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#940 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#941 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#942 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#943 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#944 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__93 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][46][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][46][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#945 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#946 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#947 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#948 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#949 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#950 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#951 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#952 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#953 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#954 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#955 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#956 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#957 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#958 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#959 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#960 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__96 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][45][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][45][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#961 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#962 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#963 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#964 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#965 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#966 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#967 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#968 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#969 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#970 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#971 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#972 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#973 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#974 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#975 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#976 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__99 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][44][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][44][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#977 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#978 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#979 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#980 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#981 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#982 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#983 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#984 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#985 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#986 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#987 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#988 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#989 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#990 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#991 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#992 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__0 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][6][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][6][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#993 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#994 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#995 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#996 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#997 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#998 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#999 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1000 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1001 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1002 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1003 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1004 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1005 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1006 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1007 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1008 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__1 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][63][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][63][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1009 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][0], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1010 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][10], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1011 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][11], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1012 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][12], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1013 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][13], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1014 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][14], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1015 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][15], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1016 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][1], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1017 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][2], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1018 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][3], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1019 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][4], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1020 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][5], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1021 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][6], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1022 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][7], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1023 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][8], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#1024 Warning
Asynchronous load check  
DSP sigma/sigma_tile/coproc_custom0_wrapper/p_1_out__9__2 output is connected to registers with an asynchronous reset (sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[2][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[3][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][17][9], sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][17][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>


