;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-120
	JMP 20, <12
	DJN -1, @-20
	DJN -1, @-20
	SUB #560, <5
	SPL -100, -300
	SPL @12, #200
	DJN -1, @-20
	DJN -1, @-20
	SUB #560, <5
	SUB #0, <-20
	SUB @721, @106
	SPL -7, @-120
	SPL <121, 103
	SUB -100, -100
	SPL <121, 103
	SUB #0, <-20
	MOV -7, <-20
	SUB #0, <-20
	ADD -1, <-20
	SLT 12, @10
	JMP <121, 103
	SUB @121, 103
	JMP -7, @-120
	ADD 270, 60
	SUB 12, @10
	SUB -7, <-120
	CMP @127, 106
	CMP 20, @12
	SUB @120, 10
	DJN -1, @-20
	SPL <121, 103
	JMN -1, @-20
	JMN @12, #202
	SPL <-727, <164
	CMP @127, 106
	SUB #0, <-20
	CMP #12, @200
	SUB @120, 910
	CMP -207, <-120
	SUB @120, 10
	CMP -207, <-120
	SPL 0, <402
	SLT -1, <-20
	SPL @300, 90
	SPL @300, 90
