/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_SPU_DEF_H__
#define __ADI_ADRV906X_SPU_DEF_H__

#define SEC_SPU_A55MMR_BASE     0x24250000
#define SEC_SPU_DFE_BASE        0x24253000
#define SEC_SPU_M4_BASE 0x24254000
#define SEC_SPU_ORAN_BASE       0x24251000
#define SEC_SPU_XCORR_BASE      0x24252000
#define SPU_A55MMR_BASE 0x20250000
#define SPU_DFE_BASE    0x20253000
#define SPU_M4_BASE     0x20254000
#define SPU_ORAN_BASE   0x20251000
#define SPU_XCORR_BASE  0x20252000

enum spu_a55mmr_master_ids {
	// core masters
	SPU_A55MMR_MASTER_PPI			= (1 << 0),
	// system masters
	SPU_A55MMR_MASTER_MDMA_1		= (1 << 16),
	SPU_A55MMR_MASTER_MDMA_2		= (1 << 17),
	SPU_A55MMR_MASTER_MDMA_3		= (1 << 18),
	SPU_A55MMR_MASTER_MDMA_4		= (1 << 19),
	SPU_A55MMR_MASTER_MDMA_5		= (1 << 20),
	SPU_A55MMR_MASTER_DEBUG_AND_TRACE	= (1 << 21),
	SPU_A55MMR_MASTER_A55_PERI_MASTER	= (1 << 22),
	SPU_A55MMR_MASTER_C2C_RESPONDER		= (1 << 23),
	SPU_A55MMR_MASTER_M4			= (1 << 24),
	SPU_A55MMR_MASTER_MREPAIR_M		= (1 << 25),
};

enum spu_a55mmr_peripheral_ids {
	SPU_A55MMR_PERIPH_A55_TIMER,                            // 0x20700000 - 0x20707FFF
	SPU_A55MMR_PERIPH_A55_WATCHDOG_TIMER,                   // 0x20708000 - 0x2070BFFF
	SPU_A55MMR_PERIPH_A55TOCORE0MAILBOXSRC,                 // 0x20710000 - 0x20710FFF
	SPU_A55MMR_PERIPH_A55TOCORE0MAILBOXDST,                 // 0x20711000 - 0x20711FFF
	SPU_A55MMR_PERIPH_A55TOCORE1MAILBOXSRC,                 // 0x20712000 - 0x20712FFF
	SPU_A55MMR_PERIPH_A55TOCORE1MAILBOXDST,                 // 0x20713000 - 0x20713FFF
	SPU_A55MMR_PERIPH_CORE0TOA55MAILBOXSRC,                 // 0x20714000 - 0x20714FFF
	SPU_A55MMR_PERIPH_CORE0TOA55MAILBOXDST,                 // 0x20715000 - 0x20715FFF
	SPU_A55MMR_PERIPH_CORE1TOA55MAILBOXSRC,                 // 0x20716000 - 0x20716FFF
	SPU_A55MMR_PERIPH_CORE1TOA55MAILBOXDST,                 // 0x20717000 - 0x20717FFF
	SPU_A55MMR_PERIPH_MDMA_0,                               // 0x20020000 - 0x20020FFF
	SPU_A55MMR_PERIPH_MDMA_1,                               // 0x20021000 - 0x20021FFF
	SPU_A55MMR_PERIPH_MDMA_2,                               // 0x20022000 - 0x20022FFF
	SPU_A55MMR_PERIPH_MDMA_3,                               // 0x20023000 - 0x20023FFF
	SPU_A55MMR_PERIPH_MDMA_4,                               // 0x20024000 - 0x20024FFF
	SPU_A55MMR_PERIPH_MDMA_5,                               // 0x20025000 - 0x20025FFF
	SPU_A55MMR_PERIPH_L4_B0_CFG,                            // 0x20030000 - 0x20030FFF
	SPU_A55MMR_PERIPH_L4_B1_CFG,                            // 0x20032000 - 0x20032FFF
	SPU_A55MMR_PERIPH_L4_B2_CFG,                            // 0x20034000 - 0x20034FFF
	SPU_A55MMR_PERIPH_TSGEN0PORT0,                          // 0x20040000 - 0x20043FFF
	SPU_A55MMR_PERIPH_TSGEN0PORT1,                          // 0x20044000 - 0x20047FFF
	SPU_A55MMR_PERIPH_TSGEN0PORT2,                          // 0x20048000 - 0x2004BFFF
	SPU_A55MMR_PERIPH_TSGEN0PORT3,                          // 0x2004C000 - 0x2004FFFF
	SPU_A55MMR_PERIPH_CAPBUFDDE,                            // 0x20050000 - 0x20051FFF
	SPU_A55MMR_PERIPH_TRU,                                  // 0x20052000 - 0x20052FFF
	SPU_A55MMR_PERIPH_UART_0,                               // 0x20060000 - 0x20060FFF
	SPU_A55MMR_PERIPH_UART_1,                               // 0x20061000 - 0x20061FFF
	SPU_A55MMR_PERIPH_UART_3,                               // 0x20062000 - 0x20062FFF
	SPU_A55MMR_PERIPH_UART_4,                               // 0x20063000 - 0x20063FFF
	SPU_A55MMR_PERIPH_SUBSYSCFG_BOOT_NS,                    // 0x201A0000 - 0x201AFFFF
	SPU_A55MMR_PERIPH_A55INTRCTL0,                          // 0x20200000 - 0x20200FFF
	SPU_A55MMR_PERIPH_A55INTRCTL1,                          // 0x20201000 - 0x20201FFF
	SPU_A55MMR_PERIPH_FEATURE_FILTER,                       // 0x20728000 - 0x20728FFF
	SPU_A55MMR_PERIPH_OTP,                                  // 0x20203000 - 0x20203FFF
	SPU_A55MMR_PERIPH_EMAC1G,                               // 0x20720000 - 0x20723FFF
	SPU_A55MMR_PERIPH_EMMC0SLV,                             // 0x20724000 - 0x20724FFF
	SPU_A55MMR_PERIPH_EMMC1SLV,                             // 0x20725000 - 0x20725FFF
	SPU_A55MMR_PERIPH_TINY_ENCLAVE_MAILBOX,                 // 0x2072C000 - 0x2072FFFF
	SPU_A55MMR_PERIPH_PWMSLV,                               // 0x20727000 - 0x20727FFF
	SPU_A55MMR_PERIPH_MSP_RX_INTRF_0,                       // 0x20214000 - 0x20214FFF
	SPU_A55MMR_PERIPH_MSP_RX_INTRF_1,                       // 0x20215000 - 0x20215FFF
	SPU_A55MMR_PERIPH_MSP_TX_INTRF_0,                       // 0x20216000 - 0x20216FFF
	SPU_A55MMR_PERIPH_MSP_TX_INTRF_1,                       // 0x20217000 - 0x20217FFF
	SPU_A55MMR_PERIPH_C2C_CFG,                              // 0x20219000 - 0x20219FFF
	SPU_A55MMR_PERIPH_MREPAIR_SLV,                          // 0x2021A000 - 0x2021AFFF
	SPU_A55MMR_PERIPH_QUAD_SPI_DMA_0,                       // 0x20730000 - 0x20730FFF
	SPU_A55MMR_PERIPH_QUAD_SPI_DMA_1,                       // 0x20731000 - 0x20731FFF
	SPU_A55MMR_PERIPH_QSPI_CONFIG,                          // 0x20732000 - 0x20732FFF
	SPU_A55MMR_PERIPH_SPICONFIG0,                           // 0x20733000 - 0x20733FFF
	SPU_A55MMR_PERIPH_SPICONFIG1,                           // 0x20734000 - 0x20734FFF
	SPU_A55MMR_PERIPH_SPICONFIG2,                           // 0x20735000 - 0x20735FFF
	SPU_A55MMR_PERIPH_SPICONFIG3,                           // 0x20736000 - 0x20736FFF
	SPU_A55MMR_PERIPH_SPICONFIG4,                           // 0x20737000 - 0x20737FFF
	SPU_A55MMR_PERIPH_SPICONFIG5,                           // 0x20738000 - 0x20738FFF
	SPU_A55MMR_PERIPH_SPU0,                                 // 0x20250000 - 0x20250FFF
	SPU_A55MMR_PERIPH_SPU1,                                 // 0x20251000 - 0x20251FFF
	SPU_A55MMR_PERIPH_SPU2,                                 // 0x20252000 - 0x20252FFF
	SPU_A55MMR_PERIPH_SPU3,                                 // 0x20253000 - 0x20253FFF
	SPU_A55MMR_PERIPH_SPU4,                                 // 0x20254000 - 0x20254FFF
	SPU_A55MMR_PERIPH_MSDDE0RX,                             // 0x20260000 - 0x20260FFF
	SPU_A55MMR_PERIPH_MSDDE1TX,                             // 0x20261000 - 0x20261FFF
	SPU_A55MMR_PERIPH_MSDDE2RX,                             // 0x20262000 - 0x20262FFF
	SPU_A55MMR_PERIPH_MSDDE3TX,                             // 0x20263000 - 0x20263FFF
	SPU_A55MMR_PERIPH_STATDDE0,                             // 0x20264000 - 0x20264FFF
	SPU_A55MMR_PERIPH_STATDDE1,                             // 0x20265000 - 0x20265FFF
	SPU_A55MMR_PERIPH_DEBUGDDE0,                            // 0x20270000 - 0x20270FFF
	SPU_A55MMR_PERIPH_DEBUGDDE1,                            // 0x20271000 - 0x20271FFF
	SPU_A55MMR_PERIPH_ANTENNACALDDE0,                       // 0x20280000 - 0x20280FFF
	SPU_A55MMR_PERIPH_SPI0DDE0,                             // 0x20740000 - 0x20740FFF
	SPU_A55MMR_PERIPH_SPI0DDE1,                             // 0x20741000 - 0x20741FFF
	SPU_A55MMR_PERIPH_SPI1DDE0,                             // 0x20742000 - 0x20742FFF
	SPU_A55MMR_PERIPH_SPI1DDE1,                             // 0x20743000 - 0x20743FFF
	SPU_A55MMR_PERIPH_SPI2DDE0,                             // 0x20744000 - 0x20744FFF
	SPU_A55MMR_PERIPH_SPI2DDE1,                             // 0x20745000 - 0x20745FFF
	SPU_A55MMR_PERIPH_SPI3DDE0,                             // 0x20746000 - 0x20746FFF
	SPU_A55MMR_PERIPH_SPI3DDE1,                             // 0x20747000 - 0x20747FFF
	SPU_A55MMR_PERIPH_SPI4DDE0,                             // 0x20748000 - 0x20748FFF
	SPU_A55MMR_PERIPH_SPI4DDE1,                             // 0x20749000 - 0x20749FFF
	SPU_A55MMR_PERIPH_SPI5DDE0,                             // 0x2074A000 - 0x2074AFFF
	SPU_A55MMR_PERIPH_SPI5DDE1,                             // 0x2074B000 - 0x2074BFFF
	SPU_A55MMR_PERIPH_PIMCDDE0,                             // 0x202A0000 - 0x202A0FFF
	SPU_A55MMR_PERIPH_DDR_CTRL,                             // 0x202B0000 - 0x202B7FFF
	SPU_A55MMR_PERIPH_GPV,                                  // 0x20300000 - 0x203FFFFF
	SPU_A55MMR_PERIPH_CAPBUF,                               // 0x20400000 - 0x204FFFFF
	SPU_A55MMR_PERIPH_CLKPLL,                               // 0x20500000 - 0x205FFFFF
	SPU_A55MMR_PERIPH_DDR_PHY,                              // 0x28000000 - 0x29FFFFFF
	SPU_A55MMR_PERIPH_DAPAPBAPROM,                          // 0x22000000 - 0x22000FFF
	SPU_A55MMR_PERIPH_DAPSYSTEMCTI,                         // 0x22001000 - 0x22001FFF
	SPU_A55MMR_PERIPH_DAPATBFUNNEL,                         // 0x22002000 - 0x22002FFF
	SPU_A55MMR_PERIPH_DAPTRACEFIFO,                         // 0x22003000 - 0x22003FFF
	SPU_A55MMR_PERIPH_DAPTPIU,                              // 0x22004000 - 0x22004FFF
	SPU_A55MMR_PERIPH_DAPROMV8DBGVIEW,                      // 0x23000000 - 0x23000FFF
	SPU_A55MMR_PERIPH_DAPPE0DEBUGDBGVIEW,                   // 0x23010000 - 0x23010FFF
	SPU_A55MMR_PERIPH_DAPPE0CTIDBGVIEW,                     // 0x23020000 - 0x23020FFF
	SPU_A55MMR_PERIPH_DAPPE0PMUDBGVIEW,                     // 0x23030000 - 0x23030FFF
	SPU_A55MMR_PERIPH_DAPPE0ETMDBGVIEW,                     // 0x23040000 - 0x23040FFF
	SPU_A55MMR_PERIPH_DAPPE1DEBUGDBGVIEW,                   // 0x23110000 - 0x23110FFF
	SPU_A55MMR_PERIPH_DAPPE1CTIDBGVIEW,                     // 0x23120000 - 0x23120FFF
	SPU_A55MMR_PERIPH_DAPPE1PMUDBGVIEW,                     // 0x23130000 - 0x23130FFF
	SPU_A55MMR_PERIPH_DAPPE1ETMDBGVIEW,                     // 0x23140000 - 0x23140FFF
	SPU_A55MMR_PERIPH_DAPPE2DEBUGDBGVIEW,                   // 0x23210000 - 0x23210FFF
	SPU_A55MMR_PERIPH_DAPPE2CTIDBGVIEW,                     // 0x23220000 - 0x23220FFF
	SPU_A55MMR_PERIPH_DAPPE2PMUDBGVIEW,                     // 0x23230000 - 0x23230FFF
	SPU_A55MMR_PERIPH_DAPPE2ETMDBGVIEW,                     // 0x23240000 - 0x23240FFF
	SPU_A55MMR_PERIPH_DAPPE3DEBUGDBGVIEW,                   // 0x23310000 - 0x23310FFF
	SPU_A55MMR_PERIPH_DAPPE3CTIDBGVIEW,                     // 0x23320000 - 0x23320FFF
	SPU_A55MMR_PERIPH_DAPPE3PMUDBGVIEW,                     // 0x23330000 - 0x23330FFF
	SPU_A55MMR_PERIPH_DAPPE3ETMDBGVIEW,                     // 0x23340000 - 0x23340FFF
	SPU_A55MMR_PERIPH_DAPROMV8SYSVIEW,                      // 0x23800000 - 0x23800FFF
	SPU_A55MMR_PERIPH_DAPPE0DEBUGSYSVIEW,                   // 0x23810000 - 0x23810FFF
	SPU_A55MMR_PERIPH_DAPPE0CTISYSVIEW,                     // 0x23820000 - 0x23820FFF
	SPU_A55MMR_PERIPH_DAPPE0PMUSYSVIEW,                     // 0x23830000 - 0x23830FFF
	SPU_A55MMR_PERIPH_DAPPE0ETMSYSVIEW,                     // 0x23840000 - 0x23840FFF
	SPU_A55MMR_PERIPH_DAPPE1DEBUGSYSVIEW,                   // 0x23910000 - 0x23910FFF
	SPU_A55MMR_PERIPH_DAPPE1CTISYSVIEW,                     // 0x23920000 - 0x23920FFF
	SPU_A55MMR_PERIPH_DAPPE1PMUSYSVIEW,                     // 0x23930000 - 0x23930FFF
	SPU_A55MMR_PERIPH_DAPPE1ETMSYSVIEW,                     // 0x23940000 - 0x23940FFF
	SPU_A55MMR_PERIPH_DAPPE2DEBUGSYSVIEW,                   // 0x23A10000 - 0x23A10FFF
	SPU_A55MMR_PERIPH_DAPPE2CTISYSVIEW,                     // 0x23A20000 - 0x23A20FFF
	SPU_A55MMR_PERIPH_DAPPE2PMUSYSVIEW,                     // 0x23A30000 - 0x23A30FFF
	SPU_A55MMR_PERIPH_DAPPE2ETMSYSVIEW,                     // 0x23A40000 - 0x23A40FFF
	SPU_A55MMR_PERIPH_DAPPE3DEBUGSYSVIEW,                   // 0x23B10000 - 0x23B10FFF
	SPU_A55MMR_PERIPH_DAPPE3CTISYSVIEW,                     // 0x23B20000 - 0x23B20FFF
	SPU_A55MMR_PERIPH_DAPPE3PMUSYSVIEW,                     // 0x23B30000 - 0x23B30FFF
	SPU_A55MMR_PERIPH_DAPPE3ETMSYSVIEW,                     // 0x23B40000 - 0x23B40FFF
	SPU_A55MMR_PERIPH_I2C0,                                 // 0x20760000 - 0x207600FF
	SPU_A55MMR_PERIPH_I2C1,                                 // 0x20760100 - 0x207601FF
	SPU_A55MMR_PERIPH_I2C2,                                 // 0x20760200 - 0x207602FF
	SPU_A55MMR_PERIPH_I2C3,                                 // 0x20760300 - 0x207603FF
	SPU_A55MMR_PERIPH_I2C4,                                 // 0x20760400 - 0x207604FF
	SPU_A55MMR_PERIPH_I2C5,                                 // 0x20760500 - 0x207605FF
	SPU_A55MMR_PERIPH_I2C6,                                 // 0x20760600 - 0x207606FF
	SPU_A55MMR_PERIPH_I2C7,                                 // 0x20760700 - 0x207607FF
	SPU_A55MMR_PERIPH_TZC0,                                 // 0x20230000 - 0x20230FFF
	SPU_A55MMR_PERIPH_TZC1,                                 // 0x20231000 - 0x20231FFF
	SPU_A55MMR_PERIPH_TZC2,                                 // 0x20232000 - 0x20232FFF
	SPU_A55MMR_PERIPH_TZC4,                                 // 0x20234000 - 0x20234FFF
	SPU_A55MMR_PERIPH_GPIO_PINMUX_DIG_CMOS_REG,             // 0x20218000 - 0x202183FF
	SPU_A55MMR_PERIPH_GPIO_PINMUX_PINMUX_CONTROL_REG,       // 0x20218400 - 0x202187FF
	SPU_A55MMR_PERIPH_V_UART0_0,                            // 0x20064000 - 0x20064FFF
	SPU_A55MMR_PERIPH_V_UART0_1,                            // 0x20065000 - 0x20065FFF
	SPU_A55MMR_PERIPH_V_UART1_0,                            // 0x20066000 - 0x20066FFF
	SPU_A55MMR_PERIPH_V_UART1_1,                            // 0x20067000 - 0x20067FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_1,                         // 0x20190000 - 0x20193FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_NS,                        // 0x20194000 - 0x20197FFF
	SPU_A55MMR_PERIPH_A55_PERI_FABRIC_GPV,                  // 0x20800000 - 0x208FFFFF
	SPU_A55MMR_PERIPH_GPIO_CROSSBAR_CONTROL,                // 0x20218800 - 0x202188FF
	SPU_A55MMR_PERIPH_MDMA_PERI_0,                          // 0x20729000 - 0x20729FFF
	SPU_A55MMR_PERIPH_MDMA_PERI_1,                          // 0x2072A000 - 0x2072AFFF
	SPU_A55MMR_PERIPH_DEBUG_DDE2_CAPTURE,                   // 0x20272000 - 0x20272FFF
	SPU_A55MMR_PERIPH_A55_PERI_SWU,                         // 0x2072B000 - 0x2072BFFF
	SPU_A55MMR_PERIPH_ML_DPD_DDE_CFG,                       // 0x20739000 - 0x20739FFF
	SPU_A55MMR_PERIPH_C2C_SWU,                              // 0x20291000 - 0x20291FFF
	SPU_A55MMR_PERIPH_MMI_SWU,                              // 0x20290000 - 0x20290FFF
	SPU_A55MMR_PERIPH_L4CTL2_SWU,                           // 0x20035000 - 0x20035FFF
	SPU_A55MMR_PERIPH_L4CTL1_SWU,                           // 0x20033000 - 0x20033FFF
	SPU_A55MMR_PERIPH_L4CTL0_SWU,                           // 0x20031000 - 0x20031FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_CLOCK_CONTROL_2,           // 0x20198000 - 0x2019FFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_SCRATCH_NS,                // 0x20180000 - 0x2018FFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_SCRATCH,                   // 0x20140000 - 0x2017FFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_OTP,                       // 0x20106000 - 0x20106FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_EMMC,                      // 0x20104000 - 0x20104FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_SD,                        // 0x20105000 - 0x20105FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_CONFIG,                    // 0x20103000 - 0x20103FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_CAP,                  // 0x20102000 - 0x201020FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_DBG,                  // 0x20102100 - 0x201021FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_INTR_CTRL,            // 0x20102200 - 0x201022FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_RFFE,                 // 0x20102300 - 0x201023FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_QSFP,                 // 0x20102400 - 0x201024FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_AD9545,               // 0x20102500 - 0x201025FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_LED,                  // 0x20102600 - 0x201026FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_POWER,                // 0x20102700 - 0x201027FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_QSPI,                 // 0x20102800 - 0x201028FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_EMAC,                 // 0x20102900 - 0x201029FF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_STREAM,               // 0x20102A00 - 0x20102AFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_PWR_DWN,              // 0x20102B00 - 0x20102BFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_GPIO_REBOOT,               // 0x20102C00 - 0x20102FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_CLK_RST_CTRL,              // 0x20101000 - 0x20101FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_CONFIG_NS,                 // 0x201B0000 - 0x201BFFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_PERIF_NS,                  // 0x201C0000 - 0x201FFFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_A55_ERROR_REG,             // 0x20107000 - 0x20107FFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_A55_RESERVED_0,            // 0x20108000 - 0x2010FFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_A55_RESERVED_1,            // 0x20110000 - 0x2011FFFF
	SPU_A55MMR_PERIPH_SUBSYS_CFG_A55_RESERVED_2,            // 0x20120000 - 0x2013FFFF
	SPU_A55MMR_PERIPH_GPIO_SEC,                             // 0x2021B000 - 0x2021B7FF
	SPU_A55MMR_PERIPH_GPIO_NSEC,                            // 0x2021B800 - 0x2021BFFF
	SPU_A55MMR_PERIPHERALS_COUNT
};

enum spu_oran_master_ids {
	// core masters
	SPU_ORAN_MASTER_PPI		= (1 << 0),
	// system masters
	SPU_ORAN_MASTER_MDMA_1		= (1 << 16),
	SPU_ORAN_MASTER_MDMA_2		= (1 << 17),
	SPU_ORAN_MASTER_MDMA_3		= (1 << 18),
	SPU_ORAN_MASTER_MDMA_4		= (1 << 19),
	SPU_ORAN_MASTER_MDMA_5		= (1 << 20),
	SPU_ORAN_MASTER_DEBUG_AND_TRACE = (1 << 21),
	SPU_ORAN_MASTER_A55_PERI_MASTER = (1 << 22),
	SPU_ORAN_MASTER_C2C_RESPONDER	= (1 << 23),
	SPU_ORAN_MASTER_M4		= (1 << 24),
};

enum spu_oran_peripheral_ids {
	SPU_ORAN_PERIPH_ANTENNA_CAL,                    // 0x2B000000 - 0x2B01FFFF
	SPU_ORAN_PERIPH_RESERVED_SPACE_PPI,             // 0x2B020000 - 0x2B027FFF
	SPU_ORAN_PERIPH_LOWPHY_DEBUG_SHARED,            // 0x2B02C000 - 0x2B02C3FF
	SPU_ORAN_PERIPH_LOWPHY_DEBUG_CAPT_0,            // 0x2B02C400 - 0x2B02C7FF
	SPU_ORAN_PERIPH_LOWPHY_DEBUG_CAPT_1,            // 0x2B02C800 - 0x2B02CBFF
	SPU_ORAN_PERIPH_LOWPHY_DEBUG_DBG_INJECT,        // 0x2B02CC00 - 0x2B02CFFF
	SPU_ORAN_PERIPH_ORAN_CDUC,                      // 0x2B030000 - 0x2B030FFF
	SPU_ORAN_PERIPH_RADIO_CONTROL,                  // 0x2B02A000 - 0x2B02BFFF
	SPU_ORAN_PERIPH_EMAC_TOP_COMMON,                // 0x2B300000 - 0x2B30FFFF
	SPU_ORAN_PERIPH_XGMII_PCS_0,                    // 0x2B310000 - 0x2B3107FF
	SPU_ORAN_PERIPH_XGMII_PCS_1,                    // 0x2B320000 - 0x2B3207FF
	SPU_ORAN_PERIPH_XGMII_EMAC_0,                   // 0x2B330000 - 0x2B33FFFF
	SPU_ORAN_PERIPH_XGMII_EMAC_1,                   // 0x2B340000 - 0x2B34FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_SWITCH,                // 0x2B350000 - 0x2B35FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_MACSEC_0,              // 0x2B360000 - 0x2B36FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_MACSEC_1,              // 0x2B370000 - 0x2B37FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_TOD,                   // 0x2B380000 - 0x2B38FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_SERDES_PHY,            // 0x2B390000 - 0x2B39FFFF
	SPU_ORAN_PERIPH_EMAC_TOP_ETH_PLL,               // 0x2B3A0000 - 0x2B3AFFFF
	SPU_ORAN_PERIPH_ORAN_IF,                        // 0x2B100000 - 0x2B1FFFFF
	SPU_ORAN_PERIPHERALS_COUNT
};

enum spu_xcorr_master_ids {
	// core masters
	SPU_XCORR_MASTER_MMI_0			= (1 << 0),
	SPU_XCORR_MASTER_MMI_1			= (1 << 1),
	SPU_XCORR_MASTER_PPI			= (1 << 2),
	// system masters
	SPU_XCORR_MASTER_MDMA_1			= (1 << 16),
	SPU_XCORR_MASTER_MDMA_2			= (1 << 17),
	SPU_XCORR_MASTER_MDMA_3			= (1 << 18),
	SPU_XCORR_MASTER_MDMA_4			= (1 << 19),
	SPU_XCORR_MASTER_MDMA_5			= (1 << 20),
	SPU_XCORR_MASTER_DEBUG_AND_TRACE	= (1 << 21),
	SPU_XCORR_MASTER_A55_PERI_MASTER	= (1 << 22),
	SPU_XCORR_MASTER_C2C_RESPONDER		= (1 << 23),
	SPU_XCORR_MASTER_CBDEE			= (1 << 24),
	SPU_XCORR_MASTER_M4			= (1 << 25),
};

enum spu_xcorr_peripheral_ids {
	SPU_XCORR_PERIPH_XCORR_MMR,             // 0x00201000 - 0x00201FFF
	SPU_XCORR_PERIPH_XCORR_INPUT_MEM,       // 0x00200000 - 0x00200FFF
	SPU_XCORR_PERIPH_XCORR_OUTPUT_MEM,      // 0x00000000 - 0x001FFFFF
	SPU_XCORR_PERIPH_RESERVERD,             // 0x0A700000 - 0x0A700FFF
	SPU_XCORR_PERIPHERALS_COUNT
};

enum spu_dfe_master_ids {
	// core masters
	SPU_DFE_MASTER_PPI		= (1 << 0),
	// system masters
	SPU_DFE_MASTER_MDMA_1		= (1 << 16),
	SPU_DFE_MASTER_MDMA_2		= (1 << 17),
	SPU_DFE_MASTER_MDMA_3		= (1 << 18),
	SPU_DFE_MASTER_MDMA_4		= (1 << 19),
	SPU_DFE_MASTER_MDMA_5		= (1 << 20),
	SPU_DFE_MASTER_DEBUG_AND_TRACE	= (1 << 21),
	SPU_DFE_MASTER_A55_PERI_MASTER	= (1 << 22),
	SPU_DFE_MASTER_C2C_RESPONDER	= (1 << 23),
};

enum spu_dfe_peripheral_ids {
	SPU_DFE_PERIPH_DFE0,            // 0x19900000 - 0x199FFFFF
	SPU_DFE_PERIPH_DFE1,            // 0x19B00000 - 0x19BFFFFF
	SPU_DFE_PERIPH_DFE2,            // 0x19D00000 - 0x19DFFFFF
	SPU_DFE_PERIPH_DFE3,            // 0x19F00000 - 0x19FFFFFF
	SPU_DFE_PERIPH_DFE4,            // 0x190F0000 - 0x190FFFFF
	SPU_DFE_PERIPH_DFE5,            // 0x192F0000 - 0x192FFFFF
	SPU_DFE_PERIPH_DFE6,            // 0x194F0000 - 0x194FFFFF
	SPU_DFE_PERIPH_DFE7,            // 0x196F0000 - 0x196FFFFF
	SPU_DFE_PERIPH_RESERVED,        // 0x21300000 - 0x21300FFF
	SPU_DFE_PERIPHERALS_COUNT
};

enum spu_m4_master_ids {
	// core masters
	SPU_M4_MASTER_PPI		= (1 << 0),
	// system masters
	SPU_M4_MASTER_MDMA_1		= (1 << 16),
	SPU_M4_MASTER_MDMA_2		= (1 << 17),
	SPU_M4_MASTER_MDMA_3		= (1 << 18),
	SPU_M4_MASTER_MDMA_4		= (1 << 19),
	SPU_M4_MASTER_MDMA_5		= (1 << 20),
	SPU_M4_MASTER_DEBUG_AND_TRACE	= (1 << 21),
	SPU_M4_MASTER_A55_PERI_MASTER	= (1 << 22),
	SPU_M4_MASTER_C2C_RESPONDER	= (1 << 23),
};

enum spu_m4_peripheral_ids {
	SPU_M4_PERIPH_CORE_0_TIMER,                     // 0x18000000 - 0x18007FFF
	SPU_M4_PERIPH_CORE_0__WATCHDOG_TIMER,           // 0x18008000 - 0x18008FFF
	SPU_M4_PERIPH_CORE_0_SPI_PM_KEY,                // 0x18009000 - 0x18009FFF
	SPU_M4_PERIPH_CORE_0_INTR_AGGREGATOR,           // 0x1800A000 - 0x1800AFFF
	SPU_M4_PERIPH_CORE_0_SPI0_CMD_MAILBOX,          // 0x1800B000 - 0x1800BFFF
	SPU_M4_PERIPH_CORE_0_SPI1_CMD_MAILBOX,          // 0x1800C000 - 0x1800CFFF
	SPU_M4_PERIPH_C2C_MAILBOX_0_SOURCE,             // 0x1800D000 - 0x1800DFFF
	SPU_M4_PERIPH_C2C_MAILBOX_1_DEST,               // 0x1800E000 - 0x1800EFFF
	SPU_M4_PERIPH_CORE_1_TIMER,                     // 0x18100000 - 0x18107FFF
	SPU_M4_PERIPH_CORE_1__WATCHDOG_TIMER,           // 0x18108000 - 0x18108FFF
	SPU_M4_PERIPH_CORE_1_SPI_PM_KEY,                // 0x18109000 - 0x18109FFF
	SPU_M4_PERIPH_CORE_1_INTR_AGGREGATOR,           // 0x1810A000 - 0x1810AFFF
	SPU_M4_PERIPH_CORE_1_SPI0_CMD_MAILBOX,          // 0x1810B000 - 0x1810BFFF
	SPU_M4_PERIPH_CORE_1_SPI1_CMD_MAILBOX,          // 0x1810C000 - 0x1810CFFF
	SPU_M4_PERIPH_C2C_MAILBOX_1_SOURCE,             // 0x1810D000 - 0x1810DFFF
	SPU_M4_PERIPH_C2C_MAILBOX_0_DEST,               // 0x1810E000 - 0x1810EFFF
	SPU_M4_PERIPH_UARTFIFO,                         // 0x18200000 - 0x18200FFF
	SPU_M4_PERIPH_SPI_MASTER,                       // 0x18201000 - 0x18201FFF
	SPU_M4_PERIPH_ITM,                              // 0x18202000 - 0x18202FFF
	SPU_M4_PERIPH_TELEMETRY,                        // 0x18203000 - 0x18203FFF
	SPU_M4_PERIPH_SNOOPER,                          // 0x18204000 - 0x18204FFF
	SPU_M4_PERIPH_INTERRUPT_TRANSMUTER,             // 0x18205000 - 0x18205FFF
	SPU_M4_PERIPH_AHB_ARM_DAP_REGS,                 // 0x18206000 - 0x18206FFF
	SPU_M4_PERIPH_DEBUG_KEY_REGS,                   // 0x18207000 - 0x18207FFF
	SPU_M4_PERIPH_TELEMETRY_MEMORY,                 // 0x18240000 - 0x1827FFFF
	SPU_M4_PERIPH_UART,                             // 0x18210000 - 0x18210FFF
	SPU_M4_PERIPH_SEMAPHORE,                        // 0x18220000 - 0x1823FFFF
	SPU_M4_PERIPH_CORE_STREAM_PROC_MEM,             // 0x18280000 - 0x18287FFF
	SPU_M4_PERIPH_MAIN_STREAM_PROC,                 // 0x18288000 - 0x18288FFF
	SPU_M4_PERIPH_SPI_ONLY_REGS,                    // 0x18290000 - 0x18290FFF
	SPU_M4_PERIPH_EAST_RFPLL,                       // 0x18300000 - 0x183FFFFF
	SPU_M4_PERIPH_WEST_RFPLL,                       // 0x18400000 - 0x184FFFFF
	SPU_M4_PERIPH_RC_TUNER_ANALOG,                  // 0x18500000 - 0x185FFFFF
	SPU_M4_PERIPH_KFA_STREAM_PROC_REGS,             // 0x18608000 - 0x18608FFF
	SPU_M4_PERIPH_KFA_TOP_0,                        // 0x18609000 - 0x18609FFF
	SPU_M4_PERIPH_RESERVED_KFA_TOP,                 // 0x1860A000 - 0x1860AFFF
	SPU_M4_PERIPH_KFA_STREAM_PROC_MEM_0,            // 0x18600000 - 0x18600FFF
	SPU_M4_PERIPH_KFA_STREAM_PROC_MEM_1,            // 0x18601000 - 0x18601FFF
	SPU_M4_PERIPH_MPU_NCO_SUBSYS_REGS_0,            // 0x18610000 - 0x1861FFFF
	SPU_M4_PERIPH_MPU_NCO_SUBSYS_REGS_1,            // 0x18620000 - 0x1862FFFF
	SPU_M4_PERIPH_MPU_NCO_SUBSYS_REGS_2,            // 0x18630000 - 0x1863FFFF
	SPU_M4_PERIPH_MPU_NCO_SUBSYS_REGS_3,            // 0x18640000 - 0x1864FFFF
	SPU_M4_PERIPH_RESERVED_MPU_NCO_SUBSYS_REGS_4,   // 0x18650000 - 0x1865FFFF
	SPU_M4_PERIPH_RESERVED_MPU_NCO_SUBSYS_REGS_5,   // 0x18660000 - 0x1866FFFF
	SPU_M4_PERIPH_RESERVED_MPU_NCO_SUBSYS_REGS_6,   // 0x18670000 - 0x1867FFFF
	SPU_M4_PERIPH_RESERVED_MPU_NCO_SUBSYS_REGS_7,   // 0x18680000 - 0x1868FFFF
	SPU_M4_PERIPH_A55_SPI1_CMD_MAILBOX,             // 0x18690000 - 0x18690FFF
	SPU_M4_PERIPH_A55_SPI0_CMD_MAILBOX,             // 0x18691000 - 0x18691FFF
	SPU_M4_PERIPH_SEQUENCER_REG,                    // 0x18694000 - 0x18694FFF
	SPU_M4_PERIPH_SEQUENCER_MEM,                    // 0x186A0000 - 0x186AFFFF
	SPU_M4_PERIPH_RX0,                              // 0x19000000 - 0x191FFFFF
	SPU_M4_PERIPH_RX1,                              // 0x19200000 - 0x193FFFFF
	SPU_M4_PERIPH_RX2,                              // 0x19400000 - 0x195FFFFF
	SPU_M4_PERIPH_RX3,                              // 0x19600000 - 0x197FFFFF
	SPU_M4_PERIPH_ORX0,                             // 0x18700000 - 0x187FFFFF
	SPU_M4_PERIPH_TX0,                              // 0x19800000 - 0x198FFFFF
	SPU_M4_PERIPH_TX1,                              // 0x19A00000 - 0x19AFFFFF
	SPU_M4_PERIPH_TX2,                              // 0x19C00000 - 0x19CFFFFF
	SPU_M4_PERIPH_TX3,                              // 0x19E00000 - 0x19EFFFFF
	SPU_M4_PERIPH_RESERVED,                         // 0x1800F000 - 0x1800FFFF
	SPU_M4_PERIPH_M4_MEMORY_0,                      // 0x08000000 - 0x0BFFFFFF
	SPU_M4_PERIPH_M4_MEMORY_2,                      // 0x30000000 - 0x33FFFFFF
	SPU_M4_PERIPH_SPI_ONLY_REGS_SECURE_0,           // 0x18291000 - 0x18291FFF
	SPU_M4_PERIPH_RESERVED_SPI_ONLY_REGS_SECURE_1,  // 0x18292000 - 0x18293FFF
	SPU_M4_PERIPH_RESERVED_SPI_ONLY_REGS_SECURE_2,  // 0x18294000 - 0x18297FFF
	SPU_M4_PERIPH_RESERVED_SPI_ONLY_REGS_SECURE_3,  // 0x18298000 - 0x1829FFFF
	SPU_M4_PERIPHERALS_COUNT
};


#endif /* __ADI_ADRV906X_SPU_DEF_H__ */
