{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671406626408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671406626408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 18:37:06 2022 " "Processing started: Sun Dec 18 18:37:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671406626408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406626408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Linked -c Linked " "Command: quartus_map --read_settings_files=on --write_settings_files=off Linked -c Linked" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406626408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671406626705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671406626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Block-alublk " "Found design unit 1: ALU_Block-alublk" {  } { { "ALU_Block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/ALU_Block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Block " "Found entity 1: ALU_Block" {  } { { "ALU_Block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/ALU_Block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "Rom/rom.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633131 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom/rom.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexo/documents/mips-processor/regs/register_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexo/documents/mips-processor/regs/register_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_block-regblk " "Found design unit 1: register_block-regblk" {  } { { "../Regs/register_block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Regs/register_block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633132 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "../Regs/register_block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Regs/register_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexo/documents/mips-processor/pccount/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexo/documents/mips-processor/pccount/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hashcat " "Found design unit 1: counter-hashcat" {  } { { "../PCCount/counter.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/PCCount/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633133 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../PCCount/counter.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/PCCount/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexo/documents/mips-processor/controller/control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexo/documents/mips-processor/controller/control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-ctlblk " "Found design unit 1: control_block-ctlblk" {  } { { "../Controller/control_block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Controller/control_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633134 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "../Controller/control_block.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Controller/control_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexo/documents/mips-processor/sign ext/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexo/documents/mips-processor/sign ext/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend-ext " "Found design unit 1: Extend-ext" {  } { { "../Sign ext/Extend.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Sign ext/Extend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../Sign ext/Extend.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Sign ext/Extend.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linked.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linked.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Linked-hashcat " "Found design unit 1: Linked-hashcat" {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Linked " "Found entity 1: Linked" {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexo/documents/mips-processor/memory/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexo/documents/mips-processor/memory/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Linked " "Elaborating entity \"Linked\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671406633181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_sig Linked.vhd(79) " "Verilog HDL or VHDL warning at Linked.vhd(79): object \"MemRead_sig\" assigned a value but never read" {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671406633182 "|Linked"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode_sig Linked.vhd(83) " "VHDL Signal Declaration warning at Linked.vhd(83): used implicit default value for signal \"opcode_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671406633182 "|Linked"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:PCC " "Elaborating entity \"counter\" for hierarchy \"counter:PCC\"" {  } { { "Linked.vhd" "PCC" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM_COMP " "Elaborating entity \"rom\" for hierarchy \"rom:ROM_COMP\"" {  } { { "Linked.vhd" "ROM_COMP" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:ROM_COMP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:ROM_COMP\|altsyncram:altsyncram_component\"" {  } { { "Rom/rom.vhd" "altsyncram_component" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:ROM_COMP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:ROM_COMP\|altsyncram:altsyncram_component\"" {  } { { "Rom/rom.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:ROM_COMP\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:ROM_COMP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file init.mif " "Parameter \"init_file\" = \"init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633225 ""}  } { { "Rom/rom.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671406633225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu14 " "Found entity 1: altsyncram_pu14" {  } { { "db/altsyncram_pu14.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_pu14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu14 rom:ROM_COMP\|altsyncram:altsyncram_component\|altsyncram_pu14:auto_generated " "Elaborating entity \"altsyncram_pu14\" for hierarchy \"rom:ROM_COMP\|altsyncram:altsyncram_component\|altsyncram_pu14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:MEM_COMP " "Elaborating entity \"Mem\" for hierarchy \"Mem:MEM_COMP\"" {  } { { "Linked.vhd" "MEM_COMP" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem:MEM_COMP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem:MEM_COMP\|altsyncram:altsyncram_component\"" {  } { { "../Memory/Mem.vhd" "altsyncram_component" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem:MEM_COMP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem:MEM_COMP\|altsyncram:altsyncram_component\"" {  } { { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem:MEM_COMP\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem:MEM_COMP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671406633289 ""}  } { { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671406633289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8504 " "Found entity 1: altsyncram_8504" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671406633324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406633324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8504 Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated " "Elaborating entity \"altsyncram_8504\" for hierarchy \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Block ALU_Block:ALU " "Elaborating entity \"ALU_Block\" for hierarchy \"ALU_Block:ALU\"" {  } { { "Linked.vhd" "ALU" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:CTL " "Elaborating entity \"control_block\" for hierarchy \"control_block:CTL\"" {  } { { "Linked.vhd" "CTL" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:REG " "Elaborating entity \"register_block\" for hierarchy \"register_block:REG\"" {  } { { "Linked.vhd" "REG" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:EXT " "Elaborating entity \"Extend\" for hierarchy \"Extend:EXT\"" {  } { { "Linked.vhd" "EXT" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406633393 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[0\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[1\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[2\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[3\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[4\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[5\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[6\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[7\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[8\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[9\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[10\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[11\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[12\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[13\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[14\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[15\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[16\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[17\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[18\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[19\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[20\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[21\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[22\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[23\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[24\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[25\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[26\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[27\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[28\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[29\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[30\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[31\] " "Synthesized away node \"Mem:MEM_COMP\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Memory/Mem.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Memory/Mem.vhd" 62 0 0 } } { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406636368 "|Linked|Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671406636368 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671406636368 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671406665082 "|Linked|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "Linked.vhd" "" { Text "C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671406665082 "|Linked|PC_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671406665082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671406665197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671406668764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671406668764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2941 " "Implemented 2941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671406668924 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671406668924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2731 " "Implemented 2731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671406668924 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671406668924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671406668924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671406668945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 18:37:48 2022 " "Processing ended: Sun Dec 18 18:37:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671406668945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671406668945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671406668945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671406668945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671406670015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671406670016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 18:37:49 2022 " "Processing started: Sun Dec 18 18:37:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671406670016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671406670016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Linked -c Linked " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Linked -c Linked" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671406670016 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671406670096 ""}
{ "Info" "0" "" "Project  = Linked" {  } {  } 0 0 "Project  = Linked" 0 0 "Fitter" 0 0 1671406670097 ""}
{ "Info" "0" "" "Revision = Linked" {  } {  } 0 0 "Revision = Linked" 0 0 "Fitter" 0 0 1671406670097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671406670221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671406670221 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Linked 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Linked\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671406670238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671406670270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671406670271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671406670588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671406670605 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671406670704 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671406670719 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "178 178 " "No exact pin location assignment(s) for 178 pins of 178 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1671406670978 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1671406677139 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "slow_clock~inputCLKENA0 1054 global CLKCTRL_G10 " "slow_clock~inputCLKENA0 with 1054 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1671406677900 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671406677900 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1054 global CLKCTRL_G8 " "reset~inputCLKENA0 with 1054 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671406677900 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fast_clock~inputCLKENA0 32 global CLKCTRL_G11 " "fast_clock~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671406677900 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1671406677900 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver slow_clock~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver slow_clock~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad slow_clock PIN_N9 " "Refclk input I/O pad slow_clock is placed onto PIN_N9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1671406677900 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1671406677900 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1671406677900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671406677901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671406677914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671406677917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671406677924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671406677930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671406677930 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671406677933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Linked.sdc " "Synopsys Design Constraints File file not found: 'Linked.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671406678965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671406678966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~118\|datad " "Node \"Add0~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""} { "Warning" "WSTA_SCC_NODE" "Add0~118\|sumout " "Node \"Add0~118\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~114\|datad " "Node \"Add0~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""} { "Warning" "WSTA_SCC_NODE" "Add0~114\|sumout " "Node \"Add0~114\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~110\|datad " "Node \"Add0~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""} { "Warning" "WSTA_SCC_NODE" "Add0~110\|sumout " "Node \"Add0~110\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~106\|datad " "Node \"Add0~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""} { "Warning" "WSTA_SCC_NODE" "Add0~106\|sumout " "Node \"Add0~106\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678974 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~102\|datad " "Node \"Add0~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~102\|sumout " "Node \"Add0~102\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~98\|datad " "Node \"Add0~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~98\|sumout " "Node \"Add0~98\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~94\|datad " "Node \"Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~94\|sumout " "Node \"Add0~94\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~90\|datad " "Node \"Add0~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~90\|sumout " "Node \"Add0~90\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~86\|datad " "Node \"Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~86\|sumout " "Node \"Add0~86\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~82\|datad " "Node \"Add0~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~82\|sumout " "Node \"Add0~82\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~78\|datad " "Node \"Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~78\|sumout " "Node \"Add0~78\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~74\|datad " "Node \"Add0~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~74\|sumout " "Node \"Add0~74\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~70\|datad " "Node \"Add0~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~70\|sumout " "Node \"Add0~70\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~66\|datad " "Node \"Add0~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~66\|sumout " "Node \"Add0~66\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~62\|datad " "Node \"Add0~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~62\|sumout " "Node \"Add0~62\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~58\|datad " "Node \"Add0~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~58\|sumout " "Node \"Add0~58\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~54\|datad " "Node \"Add0~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~54\|sumout " "Node \"Add0~54\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~50\|datad " "Node \"Add0~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~50\|sumout " "Node \"Add0~50\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~46\|datad " "Node \"Add0~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|sumout " "Node \"Add0~46\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~42\|datad " "Node \"Add0~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|sumout " "Node \"Add0~42\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~38\|datad " "Node \"Add0~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|sumout " "Node \"Add0~38\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678975 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~34\|datad " "Node \"Add0~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|sumout " "Node \"Add0~34\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~30\|datad " "Node \"Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|sumout " "Node \"Add0~30\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~26\|datad " "Node \"Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|sumout " "Node \"Add0~26\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678976 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~22\|sumout " "Node \"Add0~22\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datad " "Node \"Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~18\|datad " "Node \"Add0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|sumout " "Node \"Add0~18\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~14\|datad " "Node \"Add0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|sumout " "Node \"Add0~14\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~10\|datad " "Node \"Add0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|sumout " "Node \"Add0~10\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~6\|datad " "Node \"Add0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|sumout " "Node \"Add0~6\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|sumout " "Node \"Add0~2\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671406678977 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671406678977 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671406679000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1671406679001 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671406679001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671406679131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1671406679134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671406679134 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671406679238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671406683048 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1671406683666 ""}
