Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul 26 00:32:29 2024
| Host         : DESKTOP-TO72V87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_timing_summary_routed.rpt -pb SPI_timing_summary_routed.pb -rpx SPI_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    75          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: master/divider_instance/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: slave/divider_instance/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.832        0.000                      0                   57        0.264        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.832        0.000                      0                   57        0.264        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.515ns (43.605%)  route 1.959ns (56.395%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993     8.632    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.515ns (43.605%)  route 1.959ns (56.395%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993     8.632    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[17]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.515ns (43.605%)  route 1.959ns (56.395%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993     8.632    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[18]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.515ns (43.605%)  route 1.959ns (56.395%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993     8.632    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.515ns (45.055%)  route 1.848ns (54.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881     8.520    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.515ns (45.055%)  route 1.848ns (54.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881     8.520    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.515ns (45.055%)  route 1.848ns (54.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881     8.520    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.515ns (45.055%)  route 1.848ns (54.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881     8.520    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.515ns (45.466%)  route 1.817ns (54.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.851     8.489    master/divider_instance/clear
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.515ns (45.466%)  route 1.817ns (54.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.966     6.580    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.704 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.704    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.254 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.254    master/divider_instance/counter0_carry_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.639 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.851     8.489    master/divider_instance/clear
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.738    master/divider_instance/counter_reg[11]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[15]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[12]_i_1_n_4
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[19]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[19]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[16]_i_1_n_4
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    master/divider_instance/clk
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  master/divider_instance/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.737    master/divider_instance/counter_reg[7]
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  master/divider_instance/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    master/divider_instance/counter_reg[4]_i_1_n_4
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    master/divider_instance/clk
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    master/divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[23]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[23]
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[23]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.478    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  master/divider_instance/counter_reg[27]/Q
                         net (fo=4, routed)           0.120     1.739    master/divider_instance/counter_reg[27]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  master/divider_instance/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    master/divider_instance/counter_reg[24]_i_1_n_4
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[27]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    master/divider_instance/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.737    master/divider_instance/counter_reg[3]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  master/divider_instance/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    master/divider_instance/counter_reg[0]_i_1_n_4
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    master/divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    master/divider_instance/clk
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  master/divider_instance/counter_reg[4]/Q
                         net (fo=4, routed)           0.115     1.732    master/divider_instance/counter_reg[4]
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  master/divider_instance/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    master/divider_instance/counter_reg[4]_i_1_n_7
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    master/divider_instance/clk
    SLICE_X59Y42         FDRE                                         r  master/divider_instance/counter_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    master/divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[12]/Q
                         net (fo=5, routed)           0.117     1.735    master/divider_instance/counter_reg[12]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  master/divider_instance/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    master/divider_instance/counter_reg[12]_i_1_n_7
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[16]/Q
                         net (fo=4, routed)           0.117     1.735    master/divider_instance/counter_reg[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  master/divider_instance/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    master/divider_instance/counter_reg[16]_i_1_n_7
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y41   master/divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y43   master/divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y43   master/divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y44   master/divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y44   master/divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y44   master/divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y44   master/divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   master/divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   master/divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   master/divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   master/divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   master/divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   master/divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 3.977ns (45.704%)  route 4.725ns (54.296%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.725     5.181    lopt
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.703 r  master_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.703    master_data_out[7]
    L1                                                                r  master_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.036ns (46.663%)  route 4.613ns (53.337%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[4]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/shift_reg_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           4.613     5.131    master_data_out_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.649 r  master_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.649    master_data_out[4]
    P3                                                                r  master_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 3.963ns (46.224%)  route 4.611ns (53.776%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[5]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[5]/Q
                         net (fo=1, routed)           4.611     5.067    master_data_out_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.574 r  master_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.574    master_data_out[5]
    N3                                                                r  master_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 4.033ns (48.343%)  route 4.310ns (51.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[6]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           4.310     4.828    master_data_out_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.343 r  master_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.343    master_data_out[6]
    P1                                                                r  master_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 3.981ns (53.275%)  route 3.492ns (46.725%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[2]/Q
                         net (fo=1, routed)           3.492     3.948    master_data_out_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.473 r  master_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.473    master_data_out[2]
    W3                                                                r  master_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.022ns (53.874%)  route 3.443ns (46.126%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[3]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/shift_reg_instance/data_out_reg[3]/Q
                         net (fo=1, routed)           3.443     3.961    master_data_out_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.465 r  master_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.465    master_data_out[3]
    U3                                                                r  master_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.964ns (53.108%)  route 3.500ns (46.892%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[1]/Q
                         net (fo=1, routed)           3.500     3.956    master_data_out_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.464 r  master_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.464    master_data_out[1]
    V3                                                                r  master_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 3.957ns (61.255%)  route 2.503ns (38.745%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.503     2.959    lopt_1
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.459 r  slave_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.459    slave_data_out[7]
    V14                                                               r  slave_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.962ns (61.411%)  route 2.490ns (38.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[6]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           2.490     2.946    slave_data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.452 r  slave_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.452    slave_data_out[6]
    U14                                                               r  slave_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.960ns (61.717%)  route 2.456ns (38.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[0]/Q
                         net (fo=1, routed)           2.456     2.912    master_data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.417 r  master_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.417    master_data_out[0]
    V13                                                               r  master_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.113     0.254    master/shift_reg_instance/shift_reg[3]
    SLICE_X6Y31          FDRE                                         r  master/shift_reg_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/shift_reg_instance/data_out_reg[7]/Q
                         net (fo=1, routed)           0.114     0.255    master/shift_reg_instance/Q[0]
    SLICE_X5Y29          FDRE                                         r  master/shift_reg_instance/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.487%)  route 0.118ns (45.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[4]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.118     0.259    master/shift_reg_instance/shift_reg[4]
    SLICE_X6Y31          FDRE                                         r  master/shift_reg_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/shift_reg_instance/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.650%)  route 0.122ns (46.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  slave/shift_reg_instance/shift_reg_reg[1]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/shift_reg_instance/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    slave/shift_reg_instance/shift_reg_reg_n_0_[1]
    SLICE_X0Y28          FDRE                                         r  slave/shift_reg_instance/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[0]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    master/shift_reg_instance/shift_reg[0]
    SLICE_X5Y31          FDRE                                         r  master/shift_reg_instance/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/shift_reg_instance/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[7]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/data_out_reg[7]/Q
                         net (fo=1, routed)           0.151     0.292    slave/shift_reg_instance/D[0]
    SLICE_X4Y28          FDRE                                         r  slave/shift_reg_instance/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/shift_reg_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.382%)  route 0.157ns (52.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  slave/shift_reg_instance/shift_reg_reg[4]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/shift_reg_instance/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.157     0.298    slave/shift_reg_instance/shift_reg_reg_n_0_[4]
    SLICE_X3Y24          FDRE                                         r  slave/shift_reg_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/shift_reg_instance/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.844%)  route 0.160ns (53.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  slave/shift_reg_instance/shift_reg_reg[6]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/shift_reg_instance/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.160     0.301    slave/shift_reg_instance/shift_reg_reg_n_0_[6]
    SLICE_X1Y25          FDRE                                         r  slave/shift_reg_instance/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    master/cnt_instance/Q[1]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  master/cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    master/cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  master/cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    master/cnt_instance/Q[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.048     0.309 r  master/cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    master/cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  master/cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.118ns  (logic 7.568ns (53.608%)  route 6.549ns (46.392%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993    14.118    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[16]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.118ns  (logic 7.568ns (53.608%)  route 6.549ns (46.392%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993    14.118    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[17]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.118ns  (logic 7.568ns (53.608%)  route 6.549ns (46.392%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993    14.118    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[18]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.118ns  (logic 7.568ns (53.608%)  route 6.549ns (46.392%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.993    14.118    master/divider_instance/clear
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y45         FDRE                                         r  master/divider_instance/counter_reg[19]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.006ns  (logic 7.568ns (54.036%)  route 6.438ns (45.964%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881    14.006    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[10]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.006ns  (logic 7.568ns (54.036%)  route 6.438ns (45.964%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881    14.006    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[11]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.006ns  (logic 7.568ns (54.036%)  route 6.438ns (45.964%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881    14.006    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[8]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.006ns  (logic 7.568ns (54.036%)  route 6.438ns (45.964%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.881    14.006    master/divider_instance/clear
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y43         FDRE                                         r  master/divider_instance/counter_reg[9]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.975ns  (logic 7.568ns (54.154%)  route 6.407ns (45.846%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.851    13.975    master/divider_instance/clear
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[12]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.975ns  (logic 7.568ns (54.154%)  route 6.407ns (45.846%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.272     3.729    master/divider_instance/select_IBUF[2]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.853    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.254 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.254    master/divider_instance/counter1_carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.411 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.645     5.056    master/divider_instance/counter1_carry__0_n_2
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     5.841 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.841    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.112 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.612    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X63Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.441 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.441    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.598 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.083    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.896 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.349     9.245    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.011 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.011    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.239 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.493    10.732    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X61Y47         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.519 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    12.331    master/divider_instance/counter1[26]
    SLICE_X61Y46         LUT3 (Prop_lut3_I1_O)        0.303    12.634 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.634    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.125 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.851    13.975    master/divider_instance/clear
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X59Y44         FDRE                                         r  master/divider_instance/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.427ns (46.321%)  route 0.495ns (53.679%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.495     0.718    master/divider_instance/select_IBUF[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.048     0.766 r  master/divider_instance/sclk0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.766    master/divider_instance/sclk0_carry__1_i_3_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.877 r  master/divider_instance/sclk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.877    master/divider_instance/sclk0_carry__1_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.922 r  master/divider_instance/sclk0_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.922    master/divider_instance/p_0_in
    SLICE_X60Y46         FDRE                                         r  master/divider_instance/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X60Y46         FDRE                                         r  master/divider_instance/sclk_reg/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.618ns (42.659%)  route 0.831ns (57.341%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.196     1.449    master/divider_instance/clear
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[24]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.618ns (42.659%)  route 0.831ns (57.341%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.196     1.449    master/divider_instance/clear
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[25]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.618ns (42.659%)  route 0.831ns (57.341%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.196     1.449    master/divider_instance/clear
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[26]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.618ns (42.659%)  route 0.831ns (57.341%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.196     1.449    master/divider_instance/clear
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X59Y47         FDRE                                         r  master/divider_instance/counter_reg[27]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.618ns (42.462%)  route 0.838ns (57.538%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.203     1.456    master/divider_instance/clear
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[20]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.618ns (42.462%)  route 0.838ns (57.538%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.203     1.456    master/divider_instance/clear
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[21]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.618ns (42.462%)  route 0.838ns (57.538%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.203     1.456    master/divider_instance/clear
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[22]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.618ns (42.462%)  route 0.838ns (57.538%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.203     1.456    master/divider_instance/clear
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X59Y46         FDRE                                         r  master/divider_instance/counter_reg[23]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            master/divider_instance/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.618ns (41.620%)  route 0.867ns (58.380%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          0.435     0.659    master/divider_instance/select_IBUF[1]
    SLICE_X63Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.704 r  master/divider_instance/counter0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.704    master/divider_instance/counter0_carry__0_i_13_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.769 f  master/divider_instance/counter0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.199     0.968    master/divider_instance/counter1[13]
    SLICE_X61Y44         LUT4 (Prop_lut4_I2_O)        0.107     1.075 r  master/divider_instance/counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.075    master/divider_instance/counter0_carry__0_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.169 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    master/divider_instance/counter0_carry__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.208 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.208    master/divider_instance/counter0_carry__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.253 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.232     1.486    master/divider_instance/clear
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    master/divider_instance/clk
    SLICE_X59Y41         FDRE                                         r  master/divider_instance/counter_reg[0]/C





