<schema xmlns="http://www.cadence.com/spb/csschema"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://www.cadence.com/spb/csschema CSSchema002.xsd">
  <header>
    <schemaVersion>16.6</schemaVersion>
    <creatorTool>conceptHDL</creatorTool>
    <modifierTool>conceptHDL</modifierTool>
    <modificationTime>2015-03-01T23:26:44</modificationTime>
    <savedLibrary>tubii_tk2_lib</savedLibrary>
  </header>
  <designs>
    <design schemaType="nameBased" name="clocks" view="sch_1">
      <lastids>
        <instanceid>2</instanceid>
        <netid>18</netid>
        <insttermid>51</insttermid>
      </lastids>
      <cells>
        <cell>
          <id>S1</id>
          <library>tubii_tk2_lib</library>
          <name>default_clk_sel</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T14</id>
              <name>bckp_clk</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T15</id>
              <name>clk_sel</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T16</id>
              <name>default_clk</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T17</id>
              <name>reset</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T18</id>
              <name>tub_clk_in</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S2</id>
          <library>tubii_tk2_lib</library>
          <name>fault_detection</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T35</id>
              <name>bckp_clk</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T36</id>
              <name>clk_reset_ecl</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T37</id>
              <name>clk_reset_ttl</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T38</id>
              <name>data_rdy</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T39</id>
              <name>default_clk</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T40</id>
              <name>max_count</name>
              <direction>input</direction>
              <msb>7</msb>
              <lsb>0</lsb>
            </term>
          </terms>
        </cell>
      </cells>
      <nets>
        <net>
          <id>N17</id>
          <name>unnamed_1_defaultclksel_i1_bckpclk</name>
        </net>
        <net>
          <id>N18</id>
          <name>unnamed_1_defaultclksel_i1_defaultclk</name>
        </net>
        <net>
          <id>gnd</id>
          <name>gnd</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vcc</id>
          <name>vcc</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vee</id>
          <name>vee</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vtt</id>
          <name>vtt</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
      </nets>
      <aliases>
      </aliases>
      <differentialnets>
      </differentialnets>
      <differentialbusnets>
      </differentialbusnets>
      <netgroups>
      </netgroups>
      <netinterfaces>
      </netinterfaces>
      <instances>
        <instance>
          <id>I1</id>
          <cellid>S1</cellid>
          <name>page1_i1</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M10</id>
              <termid>T14</termid>
              <connections>
                <connection net="N17" />
              </connections>
            </pin>
            <pin>
              <id>M11</id>
              <termid>T15</termid>
              <connections>
              </connections>
            </pin>
            <pin>
              <id>M12</id>
              <termid>T16</termid>
              <connections>
                <connection net="N18" />
              </connections>
            </pin>
            <pin>
              <id>M13</id>
              <termid>T17</termid>
              <connections>
              </connections>
            </pin>
            <pin>
              <id>M14</id>
              <termid>T18</termid>
              <connections>
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I2</id>
          <cellid>S2</cellid>
          <name>page1_i2</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M46</id>
              <termid>T35</termid>
              <connections>
                <connection net="N17" />
              </connections>
            </pin>
            <pin>
              <id>M47</id>
              <termid>T36</termid>
              <connections>
              </connections>
            </pin>
            <pin>
              <id>M48</id>
              <termid>T37</termid>
              <connections>
              </connections>
            </pin>
            <pin>
              <id>M49</id>
              <termid>T38</termid>
              <connections>
              </connections>
            </pin>
            <pin>
              <id>M50</id>
              <termid>T39</termid>
              <connections>
                <connection net="N18" />
              </connections>
            </pin>
            <pin>
              <id>M51</id>
              <termid>T40</termid>
              <msb>7</msb>
              <lsb>0</lsb>
              <connections>
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
      </instances>
      <templateresolutions>
      </templateresolutions>
      <templateinstances>
      </templateinstances>
      <extensions>
        <extension name="schematic_extension">
        <schematicExtension>
        <netScopes>
        </netScopes>
        <pages>
          <page number="1">
            <physicalPageNumber>1</physicalPageNumber>
            <errorStatus>false</errorStatus>
            <nets>
              <net ref="unnamed_1_defaultclksel_i1_bckpclk"></net>
              <net ref="unnamed_1_defaultclksel_i1_defaultclk"></net>
            </nets>
            <instances>
              <instance ref="i1"></instance>
              <instance ref="i2"></instance>
            </instances>
          </page>
        </pages>
      </schematicExtension>
        </extension>
      </extensions>
    </design>
  </designs>
</schema>
