

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Tue Apr  9 13:16:45 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        core_mem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !7"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ma) nounwind, !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data) nounwind, !map !17"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !23"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mem_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag) nounwind" [core_mem/maincode.cpp:23]   --->   Operation 8 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%ma_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ma) nounwind" [core_mem/maincode.cpp:23]   --->   Operation 9 'read' 'ma_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %a) nounwind" [core_mem/maincode.cpp:23]   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:24]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:25]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:26]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ma, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:27]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:28]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([65536 x i32]* @nvm, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:34]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* @dram, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core_mem/maincode.cpp:36]   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %flag_read to i1" [core_mem/maincode.cpp:38]   --->   Operation 18 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %flag_read, i32 1)" [core_mem/maincode.cpp:45]   --->   Operation 19 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [core_mem/maincode.cpp:38]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %3" [core_mem/maincode.cpp:45]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %ma_read to i64" [core_mem/maincode.cpp:48]   --->   Operation 22 'sext' 'tmp_6' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dram_addr = getelementptr inbounds [64 x i32]* @dram, i64 0, i64 %tmp_6" [core_mem/maincode.cpp:48]   --->   Operation 23 'getelementptr' 'dram_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%dram_load = load i32* %dram_addr, align 4" [core_mem/maincode.cpp:48]   --->   Operation 24 'load' 'dram_load' <Predicate = (!tmp & !tmp_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data) nounwind" [core_mem/maincode.cpp:46]   --->   Operation 25 'read' 'data_read' <Predicate = (!tmp & tmp_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %ma_read to i64" [core_mem/maincode.cpp:46]   --->   Operation 26 'sext' 'tmp_7' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dram_addr_1 = getelementptr inbounds [64 x i32]* @dram, i64 0, i64 %tmp_7" [core_mem/maincode.cpp:46]   --->   Operation 27 'getelementptr' 'dram_addr_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "store i32 %data_read, i32* %dram_addr_1, align 4" [core_mem/maincode.cpp:46]   --->   Operation 28 'store' <Predicate = (!tmp & tmp_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br label %4" [core_mem/maincode.cpp:47]   --->   Operation 29 'br' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%nvm_addr_1 = getelementptr inbounds [65536 x i32]* @nvm, i64 0, i64 %a_read" [core_mem/maincode.cpp:42]   --->   Operation 30 'getelementptr' 'nvm_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%nvm_load = load i32* %nvm_addr_1, align 4" [core_mem/maincode.cpp:42]   --->   Operation 31 'load' 'nvm_load' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %ma_read to i64" [core_mem/maincode.cpp:40]   --->   Operation 32 'sext' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dram_addr_2 = getelementptr inbounds [64 x i32]* @dram, i64 0, i64 %tmp_8" [core_mem/maincode.cpp:40]   --->   Operation 33 'getelementptr' 'dram_addr_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%dram_load_1 = load i32* %dram_addr_2, align 4" [core_mem/maincode.cpp:40]   --->   Operation 34 'load' 'dram_load_1' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%dram_load = load i32* %dram_addr, align 4" [core_mem/maincode.cpp:48]   --->   Operation 35 'load' 'dram_load' <Predicate = (!tmp & !tmp_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%nvm_addr = getelementptr inbounds [65536 x i32]* @nvm, i64 0, i64 %a_read" [core_mem/maincode.cpp:48]   --->   Operation 36 'getelementptr' 'nvm_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "store i32 %dram_load, i32* %nvm_addr, align 4" [core_mem/maincode.cpp:48]   --->   Operation 37 'store' <Predicate = (!tmp & !tmp_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 38 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%nvm_load = load i32* %nvm_addr_1, align 4" [core_mem/maincode.cpp:42]   --->   Operation 40 'load' 'nvm_load' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%dram_load_1 = load i32* %dram_addr_2, align 4" [core_mem/maincode.cpp:40]   --->   Operation 41 'load' 'dram_load_1' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%storemerge = select i1 %tmp_1, i32 %dram_load_1, i32 %nvm_load" [core_mem/maincode.cpp:40]   --->   Operation 42 'select' 'storemerge' <Predicate = (tmp)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %data, i32 %storemerge) nounwind" [core_mem/maincode.cpp:40]   --->   Operation 43 'write' <Predicate = (tmp)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %5" [core_mem/maincode.cpp:44]   --->   Operation 44 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [core_mem/maincode.cpp:52]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nvm]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ dram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specbitsmap  ) [ 000]
StgValue_4  (specbitsmap  ) [ 000]
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (spectopmodule) [ 000]
flag_read   (read         ) [ 000]
ma_read     (read         ) [ 000]
a_read      (read         ) [ 001]
StgValue_11 (specinterface) [ 000]
StgValue_12 (specinterface) [ 000]
StgValue_13 (specinterface) [ 000]
StgValue_14 (specinterface) [ 000]
StgValue_15 (specinterface) [ 000]
StgValue_16 (specmemcore  ) [ 000]
StgValue_17 (specmemcore  ) [ 000]
tmp         (trunc        ) [ 011]
tmp_1       (bitselect    ) [ 011]
StgValue_20 (br           ) [ 000]
StgValue_21 (br           ) [ 000]
tmp_6       (sext         ) [ 000]
dram_addr   (getelementptr) [ 001]
data_read   (read         ) [ 000]
tmp_7       (sext         ) [ 000]
dram_addr_1 (getelementptr) [ 000]
StgValue_28 (store        ) [ 000]
StgValue_29 (br           ) [ 000]
nvm_addr_1  (getelementptr) [ 001]
tmp_8       (sext         ) [ 000]
dram_addr_2 (getelementptr) [ 001]
dram_load   (load         ) [ 000]
nvm_addr    (getelementptr) [ 000]
StgValue_37 (store        ) [ 000]
StgValue_38 (br           ) [ 000]
StgValue_39 (br           ) [ 000]
nvm_load    (load         ) [ 000]
dram_load_1 (load         ) [ 000]
storemerge  (select       ) [ 000]
StgValue_43 (write        ) [ 000]
StgValue_44 (br           ) [ 000]
StgValue_45 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ma">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nvm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nvm"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dram">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="flag_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="ma_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ma_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_43_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="dram_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dram_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="dram_load/1 StgValue_28/1 dram_load_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dram_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dram_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="nvm_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="64" slack="0"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nvm_addr_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="nvm_load/1 StgValue_37/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="dram_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dram_addr_2/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="nvm_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nvm_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_7_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="storemerge_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="a_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="dram_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="1"/>
<pin id="183" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dram_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="nvm_addr_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nvm_addr_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="dram_addr_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dram_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="66" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="60" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="86" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="135"><net_src comp="48" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="152"><net_src comp="54" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="157"><net_src comp="54" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="164"><net_src comp="86" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="109" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="170"><net_src comp="60" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="175"><net_src comp="132" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="136" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="184"><net_src comp="79" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="189"><net_src comp="101" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="194"><net_src comp="115" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {2 }
	Port: nvm | {2 }
	Port: dram | {1 }
 - Input state : 
	Port: mem : a | {1 }
	Port: mem : ma | {1 }
	Port: mem : data | {1 }
	Port: mem : flag | {1 }
	Port: mem : nvm | {1 2 }
	Port: mem : dram | {1 2 }
  - Chain level:
	State 1
		StgValue_20 : 1
		StgValue_21 : 1
		dram_addr : 1
		dram_load : 2
		dram_addr_1 : 1
		StgValue_28 : 2
		nvm_load : 1
		dram_addr_2 : 1
		dram_load_1 : 2
	State 2
		StgValue_37 : 1
		storemerge : 1
		StgValue_43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |    storemerge_fu_159    |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |   flag_read_read_fu_48  |    0    |    0    |
|   read   |    ma_read_read_fu_54   |    0    |    0    |
|          |    a_read_read_fu_60    |    0    |    0    |
|          |   data_read_read_fu_66  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_43_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        tmp_fu_132       |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_136      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_6_fu_144      |    0    |    0    |
|   sext   |       tmp_7_fu_149      |    0    |    0    |
|          |       tmp_8_fu_154      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    32   |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|dram|    1   |    0   |    0   |
| nvm|   128  |    0   |    0   |
+----+--------+--------+--------+
|Total|   129  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_read_reg_167  |   64   |
|dram_addr_2_reg_191|    6   |
| dram_addr_reg_181 |    6   |
| nvm_addr_1_reg_186|   16   |
|   tmp_1_reg_176   |    1   |
|    tmp_reg_172    |    1   |
+-------------------+--------+
|       Total       |   94   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   5  |   6  |   30   ||    27   |
| grp_access_fu_109 |  p0  |   3  |  16  |   48   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||  3.721  ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   32   |
|   Memory  |   129  |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   129  |    3   |   94   |   74   |
+-----------+--------+--------+--------+--------+
