Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\ise project\anotherCPU\CPU.v" into library work
Parsing module <CPU>.
Parsing module <PC>.
Parsing module <Caulator>.
Parsing module <NPC>.
Parsing module <ALU>.
Parsing module <MAR>.
Parsing module <RegisterFile>.
Parsing module <ZeroSignExtend>.
Parsing module <CU>.
Parsing module <MDR>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <Caulator>.
WARNING:HDLCompiler:413 - "F:\ise project\anotherCPU\CPU.v" Line 83: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <NPC>.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "F:\ise project\anotherCPU\CPU.v" Line 61: Result of 32-bit expression is truncated to fit in 25-bit target.

Elaborating module <ZeroSignExtend>.

Elaborating module <CU>.

Elaborating module <RegisterFile>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "F:\ise project\anotherCPU\CPU.v" Line 133: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MDR>.
WARNING:HDLCompiler:91 - "F:\ise project\anotherCPU\CPU.v" Line 526: Signal <MDRW> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\ise project\anotherCPU\CPU.v" Line 527: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "F:\ise project\anotherCPU\CPU.v" Line 539: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <MAR>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <Caulator>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Found 4-bit register for signal <i>.
    Found 4-bit adder for signal <i[3]_GND_2_o_add_1_OUT> created at line 83.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <Caulator> synthesized.

Synthesizing Unit <NPC>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Found 32-bit adder for signal <npc> created at line 91.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NPC> synthesized.

Synthesizing Unit <PC>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
WARNING:Xst:647 - Input <immediate<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <immediate_out>.
    Found 32-bit subtractor for signal <n0019> created at line 67.
    Found 32-bit adder for signal <npc[31]_immediate[29]_add_4_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <ZeroSignExtend>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Summary:
	no macro.
Unit <ZeroSignExtend> synthesized.

Synthesizing Unit <CU>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
WARNING:Xst:737 - Found 1-bit latch for signal <MDRW>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Jmp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <CU> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Found 32x32-bit dual-port RAM <Mram_register> for signal <register>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Found 32-bit subtractor for signal <ReadData2[31]_immediate[31]_sub_6_OUT> created at line 118.
    Found 32-bit subtractor for signal <immediate[31]_ReadData2[31]_sub_13_OUT> created at line 133.
    Found 32-bit adder for signal <immediate[31]_ReadData2[31]_add_2_OUT> created at line 109.
    Found 32-bit 7-to-1 multiplexer for signal <result> created at line 107.
    Found 32-bit comparator greater for signal <immediate[31]_ReadData2[31]_LessThan_10_o> created at line 130
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <MDR>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
WARNING:Xst:647 - Input <DAddr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataIn<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x8-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <MDR> synthesized.

Synthesizing Unit <MAR>.
    Related source file is "f:/ise project/anothercpu/cpu.v".
    Found 32-bit adder for signal <n0060> created at line 350.
    Found 32-bit adder for signal <n0061> created at line 352.
    Found 32-bit adder for signal <n0062> created at line 354.
    Found 128x8-bit Read Only RAM for signal <immediate<7:0>>
    Found 128x8-bit Read Only RAM for signal <_n0199>
    Found 128x13-bit Read Only RAM for signal <_n0328>
    Found 128x8-bit Read Only RAM for signal <_n0457>
    Summary:
	inferred   4 RAM(s).
	inferred   3 Adder/Subtractor(s).
Unit <MAR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 128x13-bit single-port Read Only RAM                  : 1
 128x8-bit single-port RAM                             : 1
 128x8-bit single-port Read Only RAM                   : 3
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 6
 32-bit subtractor                                     : 3
 4-bit adder                                           : 1
# Registers                                            : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Caulator>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <Caulator> synthesized (advanced).

Synthesizing (advanced) Unit <MAR>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IAddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0457> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0060>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0328> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 13-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0061>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_immediate<7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0062>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <immediate>     |          |
    -----------------------------------------------------------------------
Unit <MAR> synthesized (advanced).

Synthesizing (advanced) Unit <MDR>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <MDRW>          | high     |
    |     addrA          | connected to signal <DAddr>         |          |
    |     diA            | connected to signal <DataIn>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MDR> synthesized (advanced).

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rt>            |          |
    |     doB            | connected to signal <ReadData2>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ReadReg1>      |          |
    |     doB            | connected to signal <ReadData1>     |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 128x13-bit single-port distributed Read Only RAM      : 1
 128x8-bit single-port distributed RAM                 : 1
 128x8-bit single-port distributed Read Only RAM       : 3
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 3
 32-bit subtractor                                     : 3
 7-bit adder                                           : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <NPC> ...

Optimizing unit <ZeroSignExtend> ...

Optimizing unit <Caulator> ...

Optimizing unit <PC> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <MDR> ...

Optimizing unit <MAR> ...

Optimizing unit <ALU> ...

Optimizing unit <CU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 846
#      GND                         : 5
#      INV                         : 7
#      LUT1                        : 28
#      LUT2                        : 80
#      LUT3                        : 95
#      LUT4                        : 136
#      LUT5                        : 56
#      LUT6                        : 95
#      MUXCY                       : 168
#      MUXF7                       : 15
#      VCC                         : 3
#      XORCY                       : 158
# FlipFlops/Latches                : 44
#      FD                          : 36
#      LD                          : 8
# RAMS                             : 22
#      RAM128X1S                   : 8
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              44  out of  18224     0%  
 Number of Slice LUTs:                  561  out of   9112     6%  
    Number used as Logic:               497  out of   9112     5%  
    Number used as Memory:               64  out of   2176     2%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    569
   Number with an unused Flip Flop:     525  out of    569    92%  
   Number with an unused LUT:             8  out of    569     1%  
   Number of fully used LUT-FF pairs:    36  out of    569     6%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
ca/i_3                             | BUFG                   | 54    |
cu/_n0053(cu/out1:O)               | NONE(*)(cu/Jmp)        | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 26.009ns (Maximum Frequency: 38.449MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            ca/i_0 (FF)
  Destination:       ca/i_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ca/i_0 to ca/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  i_0 (i_0)
     INV:I->O              1   0.206   0.579  Mcount_i_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.102          i_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ca/i_3'
  Clock period: 26.009ns (frequency: 38.449MHz)
  Total number of paths / destination ports: 1213499 / 264
-------------------------------------------------------------------------
Delay:               13.004ns (Levels of Logic = 16)
  Source:            p/immediate_out_2 (FF)
  Destination:       rf/Mram_register11 (RAM)
  Source Clock:      ca/i_3 rising
  Destination Clock: ca/i_3 falling

  Data Path: p/immediate_out_2 to rf/Mram_register11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.447   1.277  immediate_out_2 (immediate_out_2)
     end scope: 'p:immediate_out<2>'
     begin scope: 'mar:IAddr<2>'
     LUT2:I0->O            8   0.203   1.147  Madd_n0061_Madd_xor<2>11 (n0061<2>)
     LUT6:I1->O            1   0.203   0.000  Mram__n03284_F (N86)
     MUXF7:I0->O         114   0.131   1.914  Mram__n03284 (immediate<15>)
     end scope: 'mar:rd<4>'
     begin scope: 'rf:rd<4>'
     LUT3:I2->O           17   0.205   1.027  Mmux_ReadReg151 (ReadReg1<4>)
     RAM32X1D:DPRA4->DPO    5   0.205   0.715  Mram_register62 (ReadData1<31>)
     end scope: 'rf:ReadData1<31>'
     begin scope: 'alu:ReadData1<31>'
     LUT3:I2->O            1   0.205   0.684  Mmux_A251 (A<31>)
     LUT5:I3->O            1   0.203   0.580  Mcompar_immediate[31]_ReadData2[31]_LessThan_10_o_cy<15> (Mcompar_immediate[31]_ReadData2[31]_LessThan_10_o_cy<15>)
     LUT5:I4->O            9   0.205   0.829  Mmux_result112 (result<0>)
     end scope: 'alu:result<0>'
     begin scope: 'mdr:DAddr<0>'
     RAM128X1S:A0->O       1   0.336   0.580  Mram_memory1 (_n0013<0>)
     LUT2:I1->O            1   0.205   0.580  Mmux_DataOut11 (DataOut<0>)
     end scope: 'mdr:DataOut<0>'
     begin scope: 'rf:Data_From_MDR<0>'
     LUT3:I2->O            2   0.205   0.616  Mmux_WriteData11 (WriteData<0>)
     RAM32M:DIA0               0.303          Mram_register11
    ----------------------------------------
    Total                     13.004ns (3.056ns logic, 9.948ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ca/i_3'
  Total number of paths / destination ports: 42 / 6
-------------------------------------------------------------------------
Offset:              6.643ns (Levels of Logic = 5)
  Source:            p/immediate_out_0 (FF)
  Destination:       opcode<2> (PAD)
  Source Clock:      ca/i_3 rising

  Data Path: p/immediate_out_0 to opcode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              31   0.447   1.382  immediate_out_0 (immediate_out_0)
     end scope: 'p:immediate_out<0>'
     begin scope: 'mar:IAddr<0>'
     LUT2:I0->O            2   0.203   0.981  Mram__n019911_SW0 (N011)
     LUT6:I0->O           10   0.203   0.856  Mram__n01992 (opcode<2>)
     end scope: 'mar:opcode<2>'
     OBUF:I->O                 2.571          opcode_2_OBUF (opcode<2>)
    ----------------------------------------
    Total                      6.643ns (3.424ns logic, 3.219ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ca/i_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ca/i_3         |   12.017|    8.237|   13.004|         |
cu/_n0053      |         |    9.157|   10.045|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/_n0053
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ca/i_3         |         |         |    4.677|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 

Total memory usage is 261544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    9 (   0 filtered)

