// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="usqrt,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.525250,HLS_SYN_LAT=15,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=728,HLS_SYN_LUT=2965}" *)

module usqrt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y,
        m,
        q_sqrt,
        q_sqrt_ap_vld,
        q_frac,
        q_frac_ap_vld,
        n,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 16'b1;
parameter    ap_ST_st2_fsm_1 = 16'b10;
parameter    ap_ST_st3_fsm_2 = 16'b100;
parameter    ap_ST_st4_fsm_3 = 16'b1000;
parameter    ap_ST_st5_fsm_4 = 16'b10000;
parameter    ap_ST_st6_fsm_5 = 16'b100000;
parameter    ap_ST_st7_fsm_6 = 16'b1000000;
parameter    ap_ST_st8_fsm_7 = 16'b10000000;
parameter    ap_ST_st9_fsm_8 = 16'b100000000;
parameter    ap_ST_st10_fsm_9 = 16'b1000000000;
parameter    ap_ST_st11_fsm_10 = 16'b10000000000;
parameter    ap_ST_st12_fsm_11 = 16'b100000000000;
parameter    ap_ST_st13_fsm_12 = 16'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 16'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 16'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 16'b1000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv30_2 = 30'b10;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv20_1 = 20'b1;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv22_1 = 22'b1;
parameter    ap_const_lv23_1 = 23'b1;
parameter    ap_const_lv24_1 = 24'b1;
parameter    ap_const_lv25_1 = 25'b1;
parameter    ap_const_lv26_1 = 26'b1;
parameter    ap_const_lv27_1 = 27'b1;
parameter    ap_const_lv28_1 = 28'b1;
parameter    ap_const_lv29_1 = 29'b1;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] y;
input  [31:0] m;
output  [31:0] q_sqrt;
output   q_sqrt_ap_vld;
output  [31:0] q_frac;
output   q_frac_ap_vld;
input  [31:0] n;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg q_sqrt_ap_vld;
reg q_frac_ap_vld;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm = 16'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_32;
wire   [1:0] tmp_5_fu_264_p1;
reg   [1:0] tmp_5_reg_3073;
wire   [1:0] a_1_1_fu_368_p3;
reg   [1:0] a_1_1_reg_3080;
wire   [1:0] tmp_6_cast_fu_376_p4;
reg   [1:0] tmp_6_cast_reg_3113;
wire   [0:0] tmp_8_2_fu_432_p2;
reg   [0:0] tmp_8_2_reg_3118;
reg   [1:0] tmp_9_cast_reg_3124;
wire   [27:0] tmp_14_fu_460_p1;
reg   [27:0] tmp_14_reg_3131;
wire   [29:0] tmp_16_fu_464_p2;
reg   [29:0] tmp_16_reg_3136;
reg   [1:0] tmp_cast_reg_3141;
reg   [1:0] tmp_1_cast_reg_3148;
reg   [1:0] tmp_3_cast_reg_3155;
reg   [1:0] tmp_5_cast_reg_3162;
reg   [1:0] tmp_7_cast_reg_3169;
reg   [1:0] tmp_10_cast_reg_3176;
reg   [1:0] tmp_11_cast_reg_3183;
reg   [1:0] tmp_12_cast_reg_3190;
reg   [1:0] tmp_13_cast_reg_3197;
reg   [1:0] tmp_14_cast_reg_3204;
reg   [1:0] tmp_15_cast_reg_3211;
wire   [0:0] tmp_177_fu_580_p1;
reg   [0:0] tmp_177_reg_3218;
wire   [0:0] not_tmp_8_2_fu_584_p2;
reg   [0:0] not_tmp_8_2_reg_3223;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_95;
wire   [0:0] not_tmp_8_3_fu_648_p2;
reg   [0:0] not_tmp_8_3_reg_3255;
wire   [0:0] tmp_8_4_fu_711_p2;
reg   [0:0] tmp_8_4_reg_3287;
wire   [27:0] tmp_34_fu_728_p1;
reg   [27:0] tmp_34_reg_3293;
wire   [29:0] tmp_36_fu_732_p2;
reg   [29:0] tmp_36_reg_3298;
wire   [0:0] not_tmp_8_4_fu_738_p2;
reg   [0:0] not_tmp_8_4_reg_3303;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_112;
wire   [0:0] not_tmp_8_5_fu_804_p2;
reg   [0:0] not_tmp_8_5_reg_3333;
wire   [0:0] tmp_8_6_fu_869_p2;
reg   [0:0] tmp_8_6_reg_3363;
wire   [27:0] tmp_54_fu_886_p1;
reg   [27:0] tmp_54_reg_3369;
wire   [29:0] tmp_56_fu_890_p2;
reg   [29:0] tmp_56_reg_3374;
wire   [0:0] not_tmp_8_6_fu_896_p2;
reg   [0:0] not_tmp_8_6_reg_3379;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_129;
wire   [0:0] not_tmp_8_7_fu_964_p2;
reg   [0:0] not_tmp_8_7_reg_3407;
wire   [0:0] tmp_8_8_fu_1031_p2;
reg   [0:0] tmp_8_8_reg_3435;
wire   [27:0] tmp_70_fu_1048_p1;
reg   [27:0] tmp_70_reg_3441;
wire   [29:0] tmp_71_fu_1052_p2;
reg   [29:0] tmp_71_reg_3446;
wire   [0:0] not_tmp_8_8_fu_1058_p2;
reg   [0:0] not_tmp_8_8_reg_3451;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_146;
wire   [0:0] not_tmp_8_9_fu_1128_p2;
reg   [0:0] not_tmp_8_9_reg_3477;
wire   [0:0] tmp_8_s_fu_1197_p2;
reg   [0:0] tmp_8_s_reg_3503;
wire   [27:0] tmp_83_fu_1214_p1;
reg   [27:0] tmp_83_reg_3509;
wire   [29:0] tmp_84_fu_1218_p2;
reg   [29:0] tmp_84_reg_3514;
wire   [0:0] not_tmp_8_s_fu_1224_p2;
reg   [0:0] not_tmp_8_s_reg_3519;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_163;
wire   [0:0] not_tmp_8_1_fu_1296_p2;
reg   [0:0] not_tmp_8_1_reg_3543;
wire   [0:0] tmp_8_11_fu_1367_p2;
reg   [0:0] tmp_8_11_reg_3567;
wire   [27:0] tmp_96_fu_1384_p1;
reg   [27:0] tmp_96_reg_3573;
wire   [29:0] tmp_98_fu_1388_p2;
reg   [29:0] tmp_98_reg_3578;
wire   [0:0] not_tmp_8_10_fu_1394_p2;
reg   [0:0] not_tmp_8_10_reg_3583;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_180;
wire   [0:0] not_tmp_8_11_fu_1468_p2;
reg   [0:0] not_tmp_8_11_reg_3605;
wire   [0:0] tmp_8_13_fu_1541_p2;
reg   [0:0] tmp_8_13_reg_3627;
wire   [27:0] tmp_110_fu_1558_p1;
reg   [27:0] tmp_110_reg_3633;
wire   [29:0] tmp_111_fu_1562_p2;
reg   [29:0] tmp_111_reg_3638;
wire   [0:0] not_tmp_8_12_fu_1568_p2;
reg   [0:0] not_tmp_8_12_reg_3643;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_197;
wire   [0:0] not_tmp_8_13_fu_1644_p2;
reg   [0:0] not_tmp_8_13_reg_3664;
wire   [29:0] tmp_61_fu_1667_p3;
reg   [29:0] tmp_61_reg_3685;
wire   [0:0] not_tmp_8_14_fu_1728_p2;
reg   [0:0] not_tmp_8_14_reg_3692;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_210;
wire   [0:0] not_tmp_8_15_fu_1810_p2;
reg   [0:0] not_tmp_8_15_reg_3711;
wire   [29:0] tmp_69_fu_1828_p3;
reg   [29:0] tmp_69_reg_3730;
wire   [0:0] not_tmp_8_16_fu_1891_p2;
reg   [0:0] not_tmp_8_16_reg_3737;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_223;
wire   [0:0] not_tmp_8_17_fu_1975_p2;
reg   [0:0] not_tmp_8_17_reg_3754;
wire   [29:0] tmp_77_fu_1993_p3;
reg   [29:0] tmp_77_reg_3771;
wire   [0:0] not_tmp_8_18_fu_2058_p2;
reg   [0:0] not_tmp_8_18_reg_3778;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_236;
wire   [0:0] not_tmp_8_19_fu_2144_p2;
reg   [0:0] not_tmp_8_19_reg_3793;
wire   [29:0] tmp_85_fu_2162_p3;
reg   [29:0] tmp_85_reg_3808;
wire   [0:0] not_tmp_8_20_fu_2229_p2;
reg   [0:0] not_tmp_8_20_reg_3815;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_249;
wire   [0:0] not_tmp_8_21_fu_2317_p2;
reg   [0:0] not_tmp_8_21_reg_3828;
wire   [29:0] tmp_93_fu_2335_p3;
reg   [29:0] tmp_93_reg_3841;
wire   [0:0] not_tmp_8_22_fu_2404_p2;
reg   [0:0] not_tmp_8_22_reg_3848;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_262;
wire   [0:0] not_tmp_8_23_fu_2494_p2;
reg   [0:0] not_tmp_8_23_reg_3859;
wire   [29:0] tmp_101_fu_2512_p3;
reg   [29:0] tmp_101_reg_3870;
wire   [0:0] not_tmp_8_24_fu_2583_p2;
reg   [0:0] not_tmp_8_24_reg_3877;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_275;
wire   [0:0] not_tmp_8_25_fu_2675_p2;
reg   [0:0] not_tmp_8_25_reg_3886;
wire   [29:0] tmp_109_fu_2693_p3;
reg   [29:0] tmp_109_reg_3895;
wire   [0:0] not_tmp_8_26_fu_2762_p2;
reg   [0:0] not_tmp_8_26_reg_3902;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_288;
wire   [0:0] not_tmp_8_27_fu_2856_p2;
reg   [0:0] not_tmp_8_27_reg_3909;
wire   [29:0] tmp_117_fu_2874_p3;
reg   [29:0] tmp_117_reg_3916;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_301;
wire   [31:0] a_1_s_fu_3028_p32;
wire   [1:0] tmp_1_fu_268_p4;
wire   [2:0] tmp_2_cast_fu_278_p1;
wire   [0:0] tmp_8_fu_282_p2;
wire   [2:0] r_3_fu_288_p2;
wire   [2:0] r_1_fu_294_p3;
wire   [1:0] tmp_4_cast_fu_302_p4;
wire   [4:0] tmp_s_fu_312_p3;
wire   [4:0] e_1_cast_cast_fu_340_p3;
wire  signed [5:0] r_2_1_cast2_fu_320_p1;
wire   [5:0] e_1_cast_cast1_fu_332_p3;
wire   [0:0] tmp_8_1_fu_348_p2;
wire   [1:0] a_2_1_fu_324_p3;
wire   [1:0] a_3_1_fu_360_p3;
wire   [5:0] r_3_1_fu_354_p2;
wire  signed [29:0] tmp_2_fu_386_p1;
wire  signed [29:0] tmp_3_fu_390_p1;
wire   [29:0] tmp_4_fu_394_p3;
wire   [3:0] tmp_6_2_fu_414_p3;
wire   [3:0] e_2_fu_422_p2;
wire   [31:0] r_2_2_fu_406_p3;
wire   [31:0] e_2_cast_fu_428_p1;
wire   [27:0] tmp_7_fu_402_p1;
wire   [29:0] tmp_10_fu_438_p3;
wire   [29:0] tmp_12_fu_446_p1;
wire   [29:0] tmp_6_fu_589_p3;
wire   [29:0] tmp_9_fu_595_p3;
wire   [4:0] tmp_6_3_fu_612_p4;
wire   [4:0] e_3_fu_621_p2;
wire   [31:0] r_2_3_fu_605_p3;
wire   [31:0] e_3_cast_fu_627_p1;
wire   [27:0] tmp_18_fu_601_p1;
wire   [0:0] tmp_8_3_fu_631_p2;
wire   [27:0] tmp_24_fu_654_p1;
wire   [29:0] tmp_20_fu_637_p3;
wire   [29:0] tmp_22_fu_644_p1;
wire   [29:0] tmp_11_fu_658_p3;
wire   [29:0] tmp_26_fu_665_p2;
wire   [29:0] tmp_13_fu_671_p3;
wire   [5:0] tmp_6_4_fu_690_p5;
wire   [5:0] e_4_fu_701_p2;
wire   [31:0] r_2_4_fu_683_p3;
wire   [31:0] e_4_cast_fu_707_p1;
wire   [27:0] tmp_28_fu_679_p1;
wire   [29:0] tmp_30_fu_717_p3;
wire   [29:0] tmp_32_fu_724_p1;
wire   [29:0] tmp_15_fu_743_p3;
wire   [29:0] tmp_17_fu_749_p3;
wire   [6:0] tmp_6_5_fu_766_p6;
wire   [6:0] e_5_fu_777_p2;
wire   [31:0] r_2_5_fu_759_p3;
wire   [31:0] e_5_cast_fu_783_p1;
wire   [27:0] tmp_38_fu_755_p1;
wire   [0:0] tmp_8_5_fu_787_p2;
wire   [27:0] tmp_44_fu_810_p1;
wire   [29:0] tmp_40_fu_793_p3;
wire   [29:0] tmp_42_fu_800_p1;
wire   [29:0] tmp_19_fu_814_p3;
wire   [29:0] tmp_46_fu_821_p2;
wire   [29:0] tmp_21_fu_827_p3;
wire   [7:0] tmp_6_6_fu_846_p7;
wire   [7:0] e_6_fu_859_p2;
wire   [31:0] r_2_6_fu_839_p3;
wire   [31:0] e_6_cast_fu_865_p1;
wire   [27:0] tmp_48_fu_835_p1;
wire   [29:0] tmp_50_fu_875_p3;
wire   [29:0] tmp_52_fu_882_p1;
wire   [29:0] tmp_23_fu_901_p3;
wire   [29:0] tmp_25_fu_907_p3;
wire   [8:0] tmp_6_7_fu_924_p8;
wire   [8:0] e_7_fu_937_p2;
wire   [31:0] r_2_7_fu_917_p3;
wire   [31:0] e_7_cast_fu_943_p1;
wire   [27:0] tmp_58_fu_913_p1;
wire   [0:0] tmp_8_7_fu_947_p2;
wire   [27:0] tmp_63_fu_970_p1;
wire   [29:0] tmp_60_fu_953_p3;
wire   [29:0] tmp_62_fu_960_p1;
wire   [29:0] tmp_27_fu_974_p3;
wire   [29:0] tmp_64_fu_981_p2;
wire   [29:0] tmp_29_fu_987_p3;
wire   [9:0] tmp_6_8_fu_1006_p9;
wire   [9:0] e_8_fu_1021_p2;
wire   [31:0] r_2_8_fu_999_p3;
wire   [31:0] e_8_cast_fu_1027_p1;
wire   [27:0] tmp_66_fu_995_p1;
wire   [29:0] tmp_67_fu_1037_p3;
wire   [29:0] tmp_68_fu_1044_p1;
wire   [29:0] tmp_31_fu_1063_p3;
wire   [29:0] tmp_33_fu_1069_p3;
wire   [10:0] tmp_6_9_fu_1086_p10;
wire   [10:0] e_9_fu_1101_p2;
wire   [31:0] r_2_9_fu_1079_p3;
wire   [31:0] e_9_cast_fu_1107_p1;
wire   [27:0] tmp_72_fu_1075_p1;
wire   [0:0] tmp_8_9_fu_1111_p2;
wire   [27:0] tmp_76_fu_1134_p1;
wire   [29:0] tmp_74_fu_1117_p3;
wire   [29:0] tmp_75_fu_1124_p1;
wire   [29:0] tmp_35_fu_1138_p3;
wire   [29:0] tmp_78_fu_1145_p2;
wire   [29:0] tmp_37_fu_1151_p3;
wire   [11:0] tmp_6_s_fu_1170_p11;
wire   [11:0] e_s_fu_1187_p2;
wire   [31:0] r_2_s_fu_1163_p3;
wire   [31:0] e_cast_fu_1193_p1;
wire   [27:0] tmp_79_fu_1159_p1;
wire   [29:0] tmp_80_fu_1203_p3;
wire   [29:0] tmp_82_fu_1210_p1;
wire   [29:0] tmp_39_fu_1229_p3;
wire   [29:0] tmp_41_fu_1235_p3;
wire   [12:0] tmp_6_1_fu_1252_p12;
wire   [12:0] e_1_fu_1269_p2;
wire   [31:0] r_2_1_fu_1245_p3;
wire   [31:0] e_10_cast_fu_1275_p1;
wire   [27:0] tmp_86_fu_1241_p1;
wire   [0:0] tmp_8_10_fu_1279_p2;
wire   [27:0] tmp_90_fu_1302_p1;
wire   [29:0] tmp_87_fu_1285_p3;
wire   [29:0] tmp_88_fu_1292_p1;
wire   [29:0] tmp_43_fu_1306_p3;
wire   [29:0] tmp_91_fu_1313_p2;
wire   [29:0] tmp_45_fu_1319_p3;
wire   [13:0] tmp_6_10_fu_1338_p13;
wire   [13:0] e_10_fu_1357_p2;
wire   [31:0] r_2_10_fu_1331_p3;
wire   [31:0] e_11_cast_fu_1363_p1;
wire   [27:0] tmp_92_fu_1327_p1;
wire   [29:0] tmp_94_fu_1373_p3;
wire   [29:0] tmp_95_fu_1380_p1;
wire   [29:0] tmp_47_fu_1399_p3;
wire   [29:0] tmp_49_fu_1405_p3;
wire   [14:0] tmp_6_11_fu_1422_p14;
wire   [14:0] e_11_fu_1441_p2;
wire   [31:0] r_2_11_fu_1415_p3;
wire   [31:0] e_12_cast_fu_1447_p1;
wire   [27:0] tmp_99_fu_1411_p1;
wire   [0:0] tmp_8_12_fu_1451_p2;
wire   [27:0] tmp_103_fu_1474_p1;
wire   [29:0] tmp_100_fu_1457_p3;
wire   [29:0] tmp_102_fu_1464_p1;
wire   [29:0] tmp_51_fu_1478_p3;
wire   [29:0] tmp_104_fu_1485_p2;
wire   [29:0] tmp_53_fu_1491_p3;
wire   [15:0] tmp_6_12_fu_1510_p15;
wire   [15:0] e_12_fu_1531_p2;
wire   [31:0] r_2_12_fu_1503_p3;
wire   [31:0] e_13_cast_fu_1537_p1;
wire   [27:0] tmp_106_fu_1499_p1;
wire   [29:0] tmp_107_fu_1547_p3;
wire   [29:0] tmp_108_fu_1554_p1;
wire   [29:0] tmp_55_fu_1573_p3;
wire   [29:0] tmp_57_fu_1579_p3;
wire   [16:0] tmp_6_13_fu_1596_p16;
wire   [16:0] e_13_fu_1617_p2;
wire   [31:0] r_2_13_fu_1589_p3;
wire   [31:0] e_14_cast_fu_1623_p1;
wire   [27:0] tmp_112_fu_1585_p1;
wire   [0:0] tmp_8_14_fu_1627_p2;
wire   [27:0] tmp_116_fu_1650_p1;
wire   [29:0] tmp_114_fu_1633_p3;
wire   [29:0] tmp_115_fu_1640_p1;
wire   [29:0] tmp_59_fu_1654_p3;
wire   [29:0] tmp_118_fu_1661_p2;
wire   [17:0] tmp_6_14_fu_1682_p17;
wire   [17:0] e_14_fu_1703_p2;
wire   [31:0] tmp_1_s_fu_1675_p3;
wire   [31:0] e_15_cast_fu_1709_p1;
wire   [0:0] tmp_8_15_fu_1713_p2;
wire   [29:0] tmp_119_fu_1719_p2;
wire   [29:0] tmp_120_fu_1724_p1;
wire   [29:0] tmp_122_fu_1734_p2;
wire   [29:0] tmp_123_fu_1739_p2;
wire   [29:0] tmp_65_fu_1745_p3;
wire   [18:0] tmp_6_15_fu_1761_p18;
wire   [18:0] e_15_fu_1784_p2;
wire   [31:0] tmp_1_1_fu_1753_p3;
wire   [31:0] e_16_cast_fu_1790_p1;
wire   [0:0] tmp_8_16_fu_1794_p2;
wire   [29:0] tmp_124_fu_1800_p2;
wire   [29:0] tmp_125_fu_1806_p1;
wire   [29:0] tmp_126_fu_1816_p2;
wire   [29:0] tmp_127_fu_1822_p2;
wire   [19:0] tmp_6_16_fu_1843_p19;
wire   [19:0] e_16_fu_1866_p2;
wire   [31:0] tmp_1_2_fu_1836_p3;
wire   [31:0] e_17_cast_fu_1872_p1;
wire   [0:0] tmp_8_17_fu_1876_p2;
wire   [29:0] tmp_128_fu_1882_p2;
wire   [29:0] tmp_129_fu_1887_p1;
wire   [29:0] tmp_130_fu_1897_p2;
wire   [29:0] tmp_131_fu_1902_p2;
wire   [29:0] tmp_73_fu_1908_p3;
wire   [20:0] tmp_6_17_fu_1924_p20;
wire   [20:0] e_17_fu_1949_p2;
wire   [31:0] tmp_1_3_fu_1916_p3;
wire   [31:0] e_18_cast_fu_1955_p1;
wire   [0:0] tmp_8_18_fu_1959_p2;
wire   [29:0] tmp_132_fu_1965_p2;
wire   [29:0] tmp_133_fu_1971_p1;
wire   [29:0] tmp_134_fu_1981_p2;
wire   [29:0] tmp_135_fu_1987_p2;
wire   [21:0] tmp_6_18_fu_2008_p21;
wire   [21:0] e_18_fu_2033_p2;
wire   [31:0] tmp_1_4_fu_2001_p3;
wire   [31:0] e_19_cast_fu_2039_p1;
wire   [0:0] tmp_8_19_fu_2043_p2;
wire   [29:0] tmp_136_fu_2049_p2;
wire   [29:0] tmp_137_fu_2054_p1;
wire   [29:0] tmp_138_fu_2064_p2;
wire   [29:0] tmp_139_fu_2069_p2;
wire   [29:0] tmp_81_fu_2075_p3;
wire   [22:0] tmp_6_19_fu_2091_p22;
wire   [22:0] e_19_fu_2118_p2;
wire   [31:0] tmp_1_5_fu_2083_p3;
wire   [31:0] e_20_cast_fu_2124_p1;
wire   [0:0] tmp_8_20_fu_2128_p2;
wire   [29:0] tmp_140_fu_2134_p2;
wire   [29:0] tmp_141_fu_2140_p1;
wire   [29:0] tmp_142_fu_2150_p2;
wire   [29:0] tmp_143_fu_2156_p2;
wire   [23:0] tmp_6_20_fu_2177_p23;
wire   [23:0] e_20_fu_2204_p2;
wire   [31:0] tmp_1_6_fu_2170_p3;
wire   [31:0] e_21_cast_fu_2210_p1;
wire   [0:0] tmp_8_21_fu_2214_p2;
wire   [29:0] tmp_144_fu_2220_p2;
wire   [29:0] tmp_145_fu_2225_p1;
wire   [29:0] tmp_146_fu_2235_p2;
wire   [29:0] tmp_147_fu_2240_p2;
wire   [29:0] tmp_89_fu_2246_p3;
wire   [24:0] tmp_6_21_fu_2262_p24;
wire   [24:0] e_21_fu_2291_p2;
wire   [31:0] tmp_1_7_fu_2254_p3;
wire   [31:0] e_22_cast_fu_2297_p1;
wire   [0:0] tmp_8_22_fu_2301_p2;
wire   [29:0] tmp_148_fu_2307_p2;
wire   [29:0] tmp_149_fu_2313_p1;
wire   [29:0] tmp_150_fu_2323_p2;
wire   [29:0] tmp_151_fu_2329_p2;
wire   [25:0] tmp_6_22_fu_2350_p25;
wire   [25:0] e_22_fu_2379_p2;
wire   [31:0] tmp_1_8_fu_2343_p3;
wire   [31:0] e_23_cast_fu_2385_p1;
wire   [0:0] tmp_8_23_fu_2389_p2;
wire   [29:0] tmp_152_fu_2395_p2;
wire   [29:0] tmp_153_fu_2400_p1;
wire   [29:0] tmp_154_fu_2410_p2;
wire   [29:0] tmp_155_fu_2415_p2;
wire   [29:0] tmp_97_fu_2421_p3;
wire   [26:0] tmp_6_23_fu_2437_p26;
wire   [26:0] e_23_fu_2468_p2;
wire   [31:0] tmp_1_9_fu_2429_p3;
wire   [31:0] e_24_cast_fu_2474_p1;
wire   [0:0] tmp_8_24_fu_2478_p2;
wire   [29:0] tmp_156_fu_2484_p2;
wire   [29:0] tmp_157_fu_2490_p1;
wire   [29:0] tmp_158_fu_2500_p2;
wire   [29:0] tmp_159_fu_2506_p2;
wire   [27:0] tmp_6_24_fu_2527_p27;
wire   [27:0] e_24_fu_2558_p2;
wire   [31:0] tmp_1_10_fu_2520_p3;
wire   [31:0] e_25_cast_fu_2564_p1;
wire   [0:0] tmp_8_25_fu_2568_p2;
wire   [29:0] tmp_160_fu_2574_p2;
wire   [29:0] tmp_161_fu_2579_p1;
wire   [29:0] tmp_162_fu_2589_p2;
wire   [29:0] tmp_163_fu_2594_p2;
wire   [29:0] tmp_105_fu_2600_p3;
wire   [28:0] tmp_6_25_fu_2616_p28;
wire   [28:0] e_25_fu_2649_p2;
wire   [31:0] tmp_1_11_fu_2608_p3;
wire   [31:0] e_26_cast_fu_2655_p1;
wire   [0:0] tmp_8_26_fu_2659_p2;
wire   [29:0] tmp_164_fu_2665_p2;
wire   [29:0] tmp_165_fu_2671_p1;
wire   [29:0] tmp_166_fu_2681_p2;
wire   [29:0] tmp_167_fu_2687_p2;
wire   [29:0] tmp_6_26_fu_2708_p29;
wire   [29:0] e_26_fu_2741_p2;
wire   [31:0] tmp_1_12_fu_2701_p3;
wire   [31:0] e_27_cast_fu_2747_p1;
wire   [0:0] tmp_8_27_fu_2751_p2;
wire   [29:0] tmp_168_fu_2757_p2;
wire   [29:0] tmp_169_fu_2768_p2;
wire   [29:0] tmp_170_fu_2773_p2;
wire   [29:0] tmp_113_fu_2779_p3;
wire   [30:0] tmp_6_27_fu_2795_p30;
wire   [30:0] e_27_fu_2830_p2;
wire   [31:0] tmp_1_13_fu_2787_p3;
wire   [31:0] e_28_cast_fu_2836_p1;
wire   [0:0] tmp_8_28_fu_2840_p2;
wire   [29:0] tmp_171_fu_2846_p2;
wire   [29:0] tmp_172_fu_2852_p1;
wire   [29:0] tmp_173_fu_2862_p2;
wire   [29:0] tmp_174_fu_2868_p2;
wire   [31:0] tmp_6_28_fu_2889_p31;
wire   [31:0] tmp_1_14_fu_2882_p3;
wire   [31:0] e_28_fu_2924_p2;
wire   [0:0] tmp_8_29_fu_2930_p2;
wire   [31:0] r_3_s_fu_2936_p2;
wire   [29:0] tmp_175_fu_2948_p2;
wire   [29:0] tmp_176_fu_2953_p1;
wire   [29:0] tmp_121_fu_2957_p3;
wire   [0:0] not_tmp_8_28_fu_2942_p2;
wire   [31:0] tmp_6_29_fu_2973_p32;
wire   [31:0] tmp_1_15_fu_2965_p3;
wire   [31:0] e_29_fu_3010_p2;
wire   [0:0] ult_fu_3016_p2;
wire   [0:0] rev5_fu_3022_p2;
reg   [15:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        a_1_1_reg_3080 <= a_1_1_fu_368_p3;
        tmp_10_cast_reg_3176 <= {{y[ap_const_lv32_D : ap_const_lv32_C]}};
        tmp_11_cast_reg_3183 <= {{y[ap_const_lv32_B : ap_const_lv32_A]}};
        tmp_12_cast_reg_3190 <= {{y[ap_const_lv32_9 : ap_const_lv32_8]}};
        tmp_13_cast_reg_3197 <= {{y[ap_const_lv32_7 : ap_const_lv32_6]}};
        tmp_14_cast_reg_3204 <= {{y[ap_const_lv32_5 : ap_const_lv32_4]}};
        tmp_14_reg_3131 <= tmp_14_fu_460_p1;
        tmp_15_cast_reg_3211 <= {{y[ap_const_lv32_3 : ap_const_lv32_2]}};
        tmp_16_reg_3136 <= tmp_16_fu_464_p2;
        tmp_177_reg_3218 <= tmp_177_fu_580_p1;
        tmp_1_cast_reg_3148 <= {{y[ap_const_lv32_15 : ap_const_lv32_14]}};
        tmp_3_cast_reg_3155 <= {{y[ap_const_lv32_13 : ap_const_lv32_12]}};
        tmp_5_cast_reg_3162 <= {{y[ap_const_lv32_11 : ap_const_lv32_10]}};
        tmp_5_reg_3073 <= tmp_5_fu_264_p1;
        tmp_6_cast_reg_3113 <= {{y[ap_const_lv32_1B : ap_const_lv32_1A]}};
        tmp_7_cast_reg_3169 <= {{y[ap_const_lv32_F : ap_const_lv32_E]}};
        tmp_8_2_reg_3118 <= tmp_8_2_fu_432_p2;
        tmp_9_cast_reg_3124 <= {{y[ap_const_lv32_19 : ap_const_lv32_18]}};
        tmp_cast_reg_3141 <= {{y[ap_const_lv32_17 : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        not_tmp_8_10_reg_3583 <= not_tmp_8_10_fu_1394_p2;
        not_tmp_8_11_reg_3605 <= not_tmp_8_11_fu_1468_p2;
        tmp_110_reg_3633 <= tmp_110_fu_1558_p1;
        tmp_111_reg_3638 <= tmp_111_fu_1562_p2;
        tmp_8_13_reg_3627 <= tmp_8_13_fu_1541_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        not_tmp_8_12_reg_3643 <= not_tmp_8_12_fu_1568_p2;
        not_tmp_8_13_reg_3664 <= not_tmp_8_13_fu_1644_p2;
        tmp_61_reg_3685 <= tmp_61_fu_1667_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        not_tmp_8_14_reg_3692 <= not_tmp_8_14_fu_1728_p2;
        not_tmp_8_15_reg_3711 <= not_tmp_8_15_fu_1810_p2;
        tmp_69_reg_3730 <= tmp_69_fu_1828_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        not_tmp_8_16_reg_3737 <= not_tmp_8_16_fu_1891_p2;
        not_tmp_8_17_reg_3754 <= not_tmp_8_17_fu_1975_p2;
        tmp_77_reg_3771 <= tmp_77_fu_1993_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        not_tmp_8_18_reg_3778 <= not_tmp_8_18_fu_2058_p2;
        not_tmp_8_19_reg_3793 <= not_tmp_8_19_fu_2144_p2;
        tmp_85_reg_3808 <= tmp_85_fu_2162_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        not_tmp_8_1_reg_3543 <= not_tmp_8_1_fu_1296_p2;
        not_tmp_8_s_reg_3519 <= not_tmp_8_s_fu_1224_p2;
        tmp_8_11_reg_3567 <= tmp_8_11_fu_1367_p2;
        tmp_96_reg_3573 <= tmp_96_fu_1384_p1;
        tmp_98_reg_3578 <= tmp_98_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        not_tmp_8_20_reg_3815 <= not_tmp_8_20_fu_2229_p2;
        not_tmp_8_21_reg_3828 <= not_tmp_8_21_fu_2317_p2;
        tmp_93_reg_3841 <= tmp_93_fu_2335_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        not_tmp_8_22_reg_3848 <= not_tmp_8_22_fu_2404_p2;
        not_tmp_8_23_reg_3859 <= not_tmp_8_23_fu_2494_p2;
        tmp_101_reg_3870 <= tmp_101_fu_2512_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        not_tmp_8_24_reg_3877 <= not_tmp_8_24_fu_2583_p2;
        not_tmp_8_25_reg_3886 <= not_tmp_8_25_fu_2675_p2;
        tmp_109_reg_3895 <= tmp_109_fu_2693_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        not_tmp_8_26_reg_3902 <= not_tmp_8_26_fu_2762_p2;
        not_tmp_8_27_reg_3909 <= not_tmp_8_27_fu_2856_p2;
        tmp_117_reg_3916 <= tmp_117_fu_2874_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        not_tmp_8_2_reg_3223 <= not_tmp_8_2_fu_584_p2;
        not_tmp_8_3_reg_3255 <= not_tmp_8_3_fu_648_p2;
        tmp_34_reg_3293 <= tmp_34_fu_728_p1;
        tmp_36_reg_3298 <= tmp_36_fu_732_p2;
        tmp_8_4_reg_3287 <= tmp_8_4_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        not_tmp_8_4_reg_3303 <= not_tmp_8_4_fu_738_p2;
        not_tmp_8_5_reg_3333 <= not_tmp_8_5_fu_804_p2;
        tmp_54_reg_3369 <= tmp_54_fu_886_p1;
        tmp_56_reg_3374 <= tmp_56_fu_890_p2;
        tmp_8_6_reg_3363 <= tmp_8_6_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        not_tmp_8_6_reg_3379 <= not_tmp_8_6_fu_896_p2;
        not_tmp_8_7_reg_3407 <= not_tmp_8_7_fu_964_p2;
        tmp_70_reg_3441 <= tmp_70_fu_1048_p1;
        tmp_71_reg_3446 <= tmp_71_fu_1052_p2;
        tmp_8_8_reg_3435 <= tmp_8_8_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        not_tmp_8_8_reg_3451 <= not_tmp_8_8_fu_1058_p2;
        not_tmp_8_9_reg_3477 <= not_tmp_8_9_fu_1128_p2;
        tmp_83_reg_3509 <= tmp_83_fu_1214_p1;
        tmp_84_reg_3514 <= tmp_84_fu_1218_p2;
        tmp_8_s_reg_3503 <= tmp_8_s_fu_1197_p2;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_223) begin
    if (ap_sig_bdd_223) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_236) begin
    if (ap_sig_bdd_236) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_249) begin
    if (ap_sig_bdd_249) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_262) begin
    if (ap_sig_bdd_262) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_275) begin
    if (ap_sig_bdd_275) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_288) begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_301) begin
    if (ap_sig_bdd_301) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_32) begin
    if (ap_sig_bdd_32) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_95) begin
    if (ap_sig_bdd_95) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_112) begin
    if (ap_sig_bdd_112) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_129) begin
    if (ap_sig_bdd_129) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_146) begin
    if (ap_sig_bdd_146) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_163) begin
    if (ap_sig_bdd_163) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_180) begin
    if (ap_sig_bdd_180) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_197) begin
    if (ap_sig_bdd_197) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_210) begin
    if (ap_sig_bdd_210) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        q_frac_ap_vld = ap_const_logic_1;
    end else begin
        q_frac_ap_vld = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        q_sqrt_ap_vld = ap_const_logic_1;
    end else begin
        q_sqrt_ap_vld = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign a_1_1_fu_368_p3 = ((tmp_8_1_fu_348_p2[0:0] === 1'b1) ? a_2_1_fu_324_p3 : a_3_1_fu_360_p3);

assign a_1_s_fu_3028_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_reg_3877}}, {not_tmp_8_25_reg_3886}}, {not_tmp_8_26_reg_3902}}, {not_tmp_8_27_reg_3909}}, {not_tmp_8_28_fu_2942_p2}}, {rev5_fu_3022_p2}};

assign a_2_1_fu_324_p3 = ((tmp_8_fu_282_p2[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign a_3_1_fu_360_p3 = ((tmp_8_fu_282_p2[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_3);

assign ap_return = (n + m);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_112 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_129 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_146 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_163 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_180 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_197 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_210 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_223 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_236 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_249 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_262 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_275 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_301 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_32 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_95 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign e_10_cast_fu_1275_p1 = e_1_fu_1269_p2;

assign e_10_fu_1357_p2 = (tmp_6_10_fu_1338_p13 | ap_const_lv14_1);

assign e_11_cast_fu_1363_p1 = e_10_fu_1357_p2;

assign e_11_fu_1441_p2 = (tmp_6_11_fu_1422_p14 | ap_const_lv15_1);

assign e_12_cast_fu_1447_p1 = e_11_fu_1441_p2;

assign e_12_fu_1531_p2 = (tmp_6_12_fu_1510_p15 | ap_const_lv16_1);

assign e_13_cast_fu_1537_p1 = e_12_fu_1531_p2;

assign e_13_fu_1617_p2 = (tmp_6_13_fu_1596_p16 | ap_const_lv17_1);

assign e_14_cast_fu_1623_p1 = e_13_fu_1617_p2;

assign e_14_fu_1703_p2 = (tmp_6_14_fu_1682_p17 | ap_const_lv18_1);

assign e_15_cast_fu_1709_p1 = e_14_fu_1703_p2;

assign e_15_fu_1784_p2 = (tmp_6_15_fu_1761_p18 | ap_const_lv19_1);

assign e_16_cast_fu_1790_p1 = e_15_fu_1784_p2;

assign e_16_fu_1866_p2 = (tmp_6_16_fu_1843_p19 | ap_const_lv20_1);

assign e_17_cast_fu_1872_p1 = e_16_fu_1866_p2;

assign e_17_fu_1949_p2 = (tmp_6_17_fu_1924_p20 | ap_const_lv21_1);

assign e_18_cast_fu_1955_p1 = e_17_fu_1949_p2;

assign e_18_fu_2033_p2 = (tmp_6_18_fu_2008_p21 | ap_const_lv22_1);

assign e_19_cast_fu_2039_p1 = e_18_fu_2033_p2;

assign e_19_fu_2118_p2 = (tmp_6_19_fu_2091_p22 | ap_const_lv23_1);

assign e_1_cast_cast1_fu_332_p3 = ((tmp_8_fu_282_p2[0:0] === 1'b1) ? ap_const_lv6_1 : ap_const_lv6_5);

assign e_1_cast_cast_fu_340_p3 = ((tmp_8_fu_282_p2[0:0] === 1'b1) ? ap_const_lv5_1 : ap_const_lv5_5);

assign e_1_fu_1269_p2 = (tmp_6_1_fu_1252_p12 | ap_const_lv13_1);

assign e_20_cast_fu_2124_p1 = e_19_fu_2118_p2;

assign e_20_fu_2204_p2 = (tmp_6_20_fu_2177_p23 | ap_const_lv24_1);

assign e_21_cast_fu_2210_p1 = e_20_fu_2204_p2;

assign e_21_fu_2291_p2 = (tmp_6_21_fu_2262_p24 | ap_const_lv25_1);

assign e_22_cast_fu_2297_p1 = e_21_fu_2291_p2;

assign e_22_fu_2379_p2 = (tmp_6_22_fu_2350_p25 | ap_const_lv26_1);

assign e_23_cast_fu_2385_p1 = e_22_fu_2379_p2;

assign e_23_fu_2468_p2 = (tmp_6_23_fu_2437_p26 | ap_const_lv27_1);

assign e_24_cast_fu_2474_p1 = e_23_fu_2468_p2;

assign e_24_fu_2558_p2 = (tmp_6_24_fu_2527_p27 | ap_const_lv28_1);

assign e_25_cast_fu_2564_p1 = e_24_fu_2558_p2;

assign e_25_fu_2649_p2 = (tmp_6_25_fu_2616_p28 | ap_const_lv29_1);

assign e_26_cast_fu_2655_p1 = e_25_fu_2649_p2;

assign e_26_fu_2741_p2 = (tmp_6_26_fu_2708_p29 | ap_const_lv30_1);

assign e_27_cast_fu_2747_p1 = e_26_fu_2741_p2;

assign e_27_fu_2830_p2 = (tmp_6_27_fu_2795_p30 | ap_const_lv31_1);

assign e_28_cast_fu_2836_p1 = e_27_fu_2830_p2;

assign e_28_fu_2924_p2 = (tmp_6_28_fu_2889_p31 | ap_const_lv32_1);

assign e_29_fu_3010_p2 = (tmp_6_29_fu_2973_p32 | ap_const_lv32_1);

assign e_2_cast_fu_428_p1 = e_2_fu_422_p2;

assign e_2_fu_422_p2 = (tmp_6_2_fu_414_p3 | ap_const_lv4_1);

assign e_3_cast_fu_627_p1 = e_3_fu_621_p2;

assign e_3_fu_621_p2 = (tmp_6_3_fu_612_p4 | ap_const_lv5_1);

assign e_4_cast_fu_707_p1 = e_4_fu_701_p2;

assign e_4_fu_701_p2 = (tmp_6_4_fu_690_p5 | ap_const_lv6_1);

assign e_5_cast_fu_783_p1 = e_5_fu_777_p2;

assign e_5_fu_777_p2 = (tmp_6_5_fu_766_p6 | ap_const_lv7_1);

assign e_6_cast_fu_865_p1 = e_6_fu_859_p2;

assign e_6_fu_859_p2 = (tmp_6_6_fu_846_p7 | ap_const_lv8_1);

assign e_7_cast_fu_943_p1 = e_7_fu_937_p2;

assign e_7_fu_937_p2 = (tmp_6_7_fu_924_p8 | ap_const_lv9_1);

assign e_8_cast_fu_1027_p1 = e_8_fu_1021_p2;

assign e_8_fu_1021_p2 = (tmp_6_8_fu_1006_p9 | ap_const_lv10_1);

assign e_9_cast_fu_1107_p1 = e_9_fu_1101_p2;

assign e_9_fu_1101_p2 = (tmp_6_9_fu_1086_p10 | ap_const_lv11_1);

assign e_cast_fu_1193_p1 = e_s_fu_1187_p2;

assign e_s_fu_1187_p2 = (tmp_6_s_fu_1170_p11 | ap_const_lv12_1);

assign not_tmp_8_10_fu_1394_p2 = (tmp_8_11_reg_3567 ^ ap_const_lv1_1);

assign not_tmp_8_11_fu_1468_p2 = (tmp_8_12_fu_1451_p2 ^ ap_const_lv1_1);

assign not_tmp_8_12_fu_1568_p2 = (tmp_8_13_reg_3627 ^ ap_const_lv1_1);

assign not_tmp_8_13_fu_1644_p2 = (tmp_8_14_fu_1627_p2 ^ ap_const_lv1_1);

assign not_tmp_8_14_fu_1728_p2 = (tmp_8_15_fu_1713_p2 ^ ap_const_lv1_1);

assign not_tmp_8_15_fu_1810_p2 = (tmp_8_16_fu_1794_p2 ^ ap_const_lv1_1);

assign not_tmp_8_16_fu_1891_p2 = (tmp_8_17_fu_1876_p2 ^ ap_const_lv1_1);

assign not_tmp_8_17_fu_1975_p2 = (tmp_8_18_fu_1959_p2 ^ ap_const_lv1_1);

assign not_tmp_8_18_fu_2058_p2 = (tmp_8_19_fu_2043_p2 ^ ap_const_lv1_1);

assign not_tmp_8_19_fu_2144_p2 = (tmp_8_20_fu_2128_p2 ^ ap_const_lv1_1);

assign not_tmp_8_1_fu_1296_p2 = (tmp_8_10_fu_1279_p2 ^ ap_const_lv1_1);

assign not_tmp_8_20_fu_2229_p2 = (tmp_8_21_fu_2214_p2 ^ ap_const_lv1_1);

assign not_tmp_8_21_fu_2317_p2 = (tmp_8_22_fu_2301_p2 ^ ap_const_lv1_1);

assign not_tmp_8_22_fu_2404_p2 = (tmp_8_23_fu_2389_p2 ^ ap_const_lv1_1);

assign not_tmp_8_23_fu_2494_p2 = (tmp_8_24_fu_2478_p2 ^ ap_const_lv1_1);

assign not_tmp_8_24_fu_2583_p2 = (tmp_8_25_fu_2568_p2 ^ ap_const_lv1_1);

assign not_tmp_8_25_fu_2675_p2 = (tmp_8_26_fu_2659_p2 ^ ap_const_lv1_1);

assign not_tmp_8_26_fu_2762_p2 = (tmp_8_27_fu_2751_p2 ^ ap_const_lv1_1);

assign not_tmp_8_27_fu_2856_p2 = (tmp_8_28_fu_2840_p2 ^ ap_const_lv1_1);

assign not_tmp_8_28_fu_2942_p2 = (tmp_8_29_fu_2930_p2 ^ ap_const_lv1_1);

assign not_tmp_8_2_fu_584_p2 = (tmp_8_2_reg_3118 ^ ap_const_lv1_1);

assign not_tmp_8_3_fu_648_p2 = (tmp_8_3_fu_631_p2 ^ ap_const_lv1_1);

assign not_tmp_8_4_fu_738_p2 = (tmp_8_4_reg_3287 ^ ap_const_lv1_1);

assign not_tmp_8_5_fu_804_p2 = (tmp_8_5_fu_787_p2 ^ ap_const_lv1_1);

assign not_tmp_8_6_fu_896_p2 = (tmp_8_6_reg_3363 ^ ap_const_lv1_1);

assign not_tmp_8_7_fu_964_p2 = (tmp_8_7_fu_947_p2 ^ ap_const_lv1_1);

assign not_tmp_8_8_fu_1058_p2 = (tmp_8_8_reg_3435 ^ ap_const_lv1_1);

assign not_tmp_8_9_fu_1128_p2 = (tmp_8_9_fu_1111_p2 ^ ap_const_lv1_1);

assign not_tmp_8_s_fu_1224_p2 = (tmp_8_s_reg_3503 ^ ap_const_lv1_1);

assign q_frac = a_1_s_fu_3028_p32;

assign q_sqrt = a_1_s_fu_3028_p32;

assign r_1_fu_294_p3 = ((tmp_8_fu_282_p2[0:0] === 1'b1) ? ap_const_lv3_0 : r_3_fu_288_p2);

assign r_2_10_fu_1331_p3 = {{tmp_45_fu_1319_p3}, {tmp_13_cast_reg_3197}};

assign r_2_11_fu_1415_p3 = {{tmp_49_fu_1405_p3}, {tmp_14_cast_reg_3204}};

assign r_2_12_fu_1503_p3 = {{tmp_53_fu_1491_p3}, {tmp_15_cast_reg_3211}};

assign r_2_13_fu_1589_p3 = {{tmp_57_fu_1579_p3}, {tmp_5_reg_3073}};

assign r_2_1_cast2_fu_320_p1 = $signed(tmp_s_fu_312_p3);

assign r_2_1_fu_1245_p3 = {{tmp_41_fu_1235_p3}, {tmp_12_cast_reg_3190}};

assign r_2_2_fu_406_p3 = {{tmp_4_fu_394_p3}, {tmp_6_cast_fu_376_p4}};

assign r_2_3_fu_605_p3 = {{tmp_9_fu_595_p3}, {tmp_9_cast_reg_3124}};

assign r_2_4_fu_683_p3 = {{tmp_13_fu_671_p3}, {tmp_cast_reg_3141}};

assign r_2_5_fu_759_p3 = {{tmp_17_fu_749_p3}, {tmp_1_cast_reg_3148}};

assign r_2_6_fu_839_p3 = {{tmp_21_fu_827_p3}, {tmp_3_cast_reg_3155}};

assign r_2_7_fu_917_p3 = {{tmp_25_fu_907_p3}, {tmp_5_cast_reg_3162}};

assign r_2_8_fu_999_p3 = {{tmp_29_fu_987_p3}, {tmp_7_cast_reg_3169}};

assign r_2_9_fu_1079_p3 = {{tmp_33_fu_1069_p3}, {tmp_10_cast_reg_3176}};

assign r_2_s_fu_1163_p3 = {{tmp_37_fu_1151_p3}, {tmp_11_cast_reg_3183}};

assign r_3_1_fu_354_p2 = ($signed(r_2_1_cast2_fu_320_p1) - $signed(e_1_cast_cast1_fu_332_p3));

assign r_3_fu_288_p2 = ($signed(tmp_2_cast_fu_278_p1) + $signed(ap_const_lv3_7));

assign r_3_s_fu_2936_p2 = (tmp_1_14_fu_2882_p3 - e_28_fu_2924_p2);

assign rev5_fu_3022_p2 = (ult_fu_3016_p2 ^ ap_const_lv1_1);

assign tmp_100_fu_1457_p3 = {{tmp_99_fu_1411_p1}, {tmp_14_cast_reg_3204}};

assign tmp_101_fu_2512_p3 = ((tmp_8_24_fu_2478_p2[0:0] === 1'b1) ? tmp_158_fu_2500_p2 : tmp_159_fu_2506_p2);

assign tmp_102_fu_1464_p1 = e_11_fu_1441_p2;

assign tmp_103_fu_1474_p1 = tmp_49_fu_1405_p3[27:0];

assign tmp_104_fu_1485_p2 = (tmp_100_fu_1457_p3 - tmp_102_fu_1464_p1);

assign tmp_105_fu_2600_p3 = ((tmp_8_25_fu_2568_p2[0:0] === 1'b1) ? tmp_162_fu_2589_p2 : tmp_163_fu_2594_p2);

assign tmp_106_fu_1499_p1 = tmp_53_fu_1491_p3[27:0];

assign tmp_107_fu_1547_p3 = {{tmp_106_fu_1499_p1}, {tmp_15_cast_reg_3211}};

assign tmp_108_fu_1554_p1 = e_12_fu_1531_p2;

assign tmp_109_fu_2693_p3 = ((tmp_8_26_fu_2659_p2[0:0] === 1'b1) ? tmp_166_fu_2681_p2 : tmp_167_fu_2687_p2);

assign tmp_10_fu_438_p3 = {{tmp_7_fu_402_p1}, {tmp_6_cast_fu_376_p4}};

assign tmp_110_fu_1558_p1 = tmp_53_fu_1491_p3[27:0];

assign tmp_111_fu_1562_p2 = (tmp_107_fu_1547_p3 - tmp_108_fu_1554_p1);

assign tmp_112_fu_1585_p1 = tmp_57_fu_1579_p3[27:0];

assign tmp_113_fu_2779_p3 = ((tmp_8_27_fu_2751_p2[0:0] === 1'b1) ? tmp_169_fu_2768_p2 : tmp_170_fu_2773_p2);

assign tmp_114_fu_1633_p3 = {{tmp_112_fu_1585_p1}, {tmp_5_reg_3073}};

assign tmp_115_fu_1640_p1 = e_13_fu_1617_p2;

assign tmp_116_fu_1650_p1 = tmp_57_fu_1579_p3[27:0];

assign tmp_117_fu_2874_p3 = ((tmp_8_28_fu_2840_p2[0:0] === 1'b1) ? tmp_173_fu_2862_p2 : tmp_174_fu_2868_p2);

assign tmp_118_fu_1661_p2 = (tmp_114_fu_1633_p3 - tmp_115_fu_1640_p1);

assign tmp_119_fu_1719_p2 = tmp_61_reg_3685 << ap_const_lv30_2;

assign tmp_11_fu_658_p3 = {{tmp_24_fu_654_p1}, {tmp_9_cast_reg_3124}};

assign tmp_120_fu_1724_p1 = e_14_fu_1703_p2;

assign tmp_121_fu_2957_p3 = ((tmp_8_29_fu_2930_p2[0:0] === 1'b1) ? tmp_175_fu_2948_p2 : tmp_176_fu_2953_p1);

assign tmp_122_fu_1734_p2 = tmp_61_reg_3685 << ap_const_lv30_2;

assign tmp_123_fu_1739_p2 = (tmp_119_fu_1719_p2 - tmp_120_fu_1724_p1);

assign tmp_124_fu_1800_p2 = tmp_65_fu_1745_p3 << ap_const_lv30_2;

assign tmp_125_fu_1806_p1 = e_15_fu_1784_p2;

assign tmp_126_fu_1816_p2 = tmp_65_fu_1745_p3 << ap_const_lv30_2;

assign tmp_127_fu_1822_p2 = (tmp_124_fu_1800_p2 - tmp_125_fu_1806_p1);

assign tmp_128_fu_1882_p2 = tmp_69_reg_3730 << ap_const_lv30_2;

assign tmp_129_fu_1887_p1 = e_16_fu_1866_p2;

assign tmp_12_fu_446_p1 = e_2_fu_422_p2;

assign tmp_130_fu_1897_p2 = tmp_69_reg_3730 << ap_const_lv30_2;

assign tmp_131_fu_1902_p2 = (tmp_128_fu_1882_p2 - tmp_129_fu_1887_p1);

assign tmp_132_fu_1965_p2 = tmp_73_fu_1908_p3 << ap_const_lv30_2;

assign tmp_133_fu_1971_p1 = e_17_fu_1949_p2;

assign tmp_134_fu_1981_p2 = tmp_73_fu_1908_p3 << ap_const_lv30_2;

assign tmp_135_fu_1987_p2 = (tmp_132_fu_1965_p2 - tmp_133_fu_1971_p1);

assign tmp_136_fu_2049_p2 = tmp_77_reg_3771 << ap_const_lv30_2;

assign tmp_137_fu_2054_p1 = e_18_fu_2033_p2;

assign tmp_138_fu_2064_p2 = tmp_77_reg_3771 << ap_const_lv30_2;

assign tmp_139_fu_2069_p2 = (tmp_136_fu_2049_p2 - tmp_137_fu_2054_p1);

assign tmp_13_fu_671_p3 = ((tmp_8_3_fu_631_p2[0:0] === 1'b1) ? tmp_11_fu_658_p3 : tmp_26_fu_665_p2);

assign tmp_140_fu_2134_p2 = tmp_81_fu_2075_p3 << ap_const_lv30_2;

assign tmp_141_fu_2140_p1 = e_19_fu_2118_p2;

assign tmp_142_fu_2150_p2 = tmp_81_fu_2075_p3 << ap_const_lv30_2;

assign tmp_143_fu_2156_p2 = (tmp_140_fu_2134_p2 - tmp_141_fu_2140_p1);

assign tmp_144_fu_2220_p2 = tmp_85_reg_3808 << ap_const_lv30_2;

assign tmp_145_fu_2225_p1 = e_20_fu_2204_p2;

assign tmp_146_fu_2235_p2 = tmp_85_reg_3808 << ap_const_lv30_2;

assign tmp_147_fu_2240_p2 = (tmp_144_fu_2220_p2 - tmp_145_fu_2225_p1);

assign tmp_148_fu_2307_p2 = tmp_89_fu_2246_p3 << ap_const_lv30_2;

assign tmp_149_fu_2313_p1 = e_21_fu_2291_p2;

assign tmp_14_fu_460_p1 = tmp_4_fu_394_p3[27:0];

assign tmp_150_fu_2323_p2 = tmp_89_fu_2246_p3 << ap_const_lv30_2;

assign tmp_151_fu_2329_p2 = (tmp_148_fu_2307_p2 - tmp_149_fu_2313_p1);

assign tmp_152_fu_2395_p2 = tmp_93_reg_3841 << ap_const_lv30_2;

assign tmp_153_fu_2400_p1 = e_22_fu_2379_p2;

assign tmp_154_fu_2410_p2 = tmp_93_reg_3841 << ap_const_lv30_2;

assign tmp_155_fu_2415_p2 = (tmp_152_fu_2395_p2 - tmp_153_fu_2400_p1);

assign tmp_156_fu_2484_p2 = tmp_97_fu_2421_p3 << ap_const_lv30_2;

assign tmp_157_fu_2490_p1 = e_23_fu_2468_p2;

assign tmp_158_fu_2500_p2 = tmp_97_fu_2421_p3 << ap_const_lv30_2;

assign tmp_159_fu_2506_p2 = (tmp_156_fu_2484_p2 - tmp_157_fu_2490_p1);

assign tmp_15_fu_743_p3 = {{tmp_34_reg_3293}, {tmp_cast_reg_3141}};

assign tmp_160_fu_2574_p2 = tmp_101_reg_3870 << ap_const_lv30_2;

assign tmp_161_fu_2579_p1 = e_24_fu_2558_p2;

assign tmp_162_fu_2589_p2 = tmp_101_reg_3870 << ap_const_lv30_2;

assign tmp_163_fu_2594_p2 = (tmp_160_fu_2574_p2 - tmp_161_fu_2579_p1);

assign tmp_164_fu_2665_p2 = tmp_105_fu_2600_p3 << ap_const_lv30_2;

assign tmp_165_fu_2671_p1 = e_25_fu_2649_p2;

assign tmp_166_fu_2681_p2 = tmp_105_fu_2600_p3 << ap_const_lv30_2;

assign tmp_167_fu_2687_p2 = (tmp_164_fu_2665_p2 - tmp_165_fu_2671_p1);

assign tmp_168_fu_2757_p2 = tmp_109_reg_3895 << ap_const_lv30_2;

assign tmp_169_fu_2768_p2 = tmp_109_reg_3895 << ap_const_lv30_2;

assign tmp_16_fu_464_p2 = (tmp_10_fu_438_p3 - tmp_12_fu_446_p1);

assign tmp_170_fu_2773_p2 = (tmp_168_fu_2757_p2 - e_26_fu_2741_p2);

assign tmp_171_fu_2846_p2 = tmp_113_fu_2779_p3 << ap_const_lv30_2;

assign tmp_172_fu_2852_p1 = e_27_fu_2830_p2[29:0];

assign tmp_173_fu_2862_p2 = tmp_113_fu_2779_p3 << ap_const_lv30_2;

assign tmp_174_fu_2868_p2 = (tmp_171_fu_2846_p2 - tmp_172_fu_2852_p1);

assign tmp_175_fu_2948_p2 = tmp_117_reg_3916 << ap_const_lv30_2;

assign tmp_176_fu_2953_p1 = r_3_s_fu_2936_p2[29:0];

assign tmp_177_fu_580_p1 = a_1_1_fu_368_p3[0:0];

assign tmp_17_fu_749_p3 = ((tmp_8_4_reg_3287[0:0] === 1'b1) ? tmp_15_fu_743_p3 : tmp_36_reg_3298);

assign tmp_18_fu_601_p1 = tmp_9_fu_595_p3[27:0];

assign tmp_19_fu_814_p3 = {{tmp_44_fu_810_p1}, {tmp_1_cast_reg_3148}};

assign tmp_1_10_fu_2520_p3 = {{tmp_101_reg_3870}, {ap_const_lv2_0}};

assign tmp_1_11_fu_2608_p3 = {{tmp_105_fu_2600_p3}, {ap_const_lv2_0}};

assign tmp_1_12_fu_2701_p3 = {{tmp_109_reg_3895}, {ap_const_lv2_0}};

assign tmp_1_13_fu_2787_p3 = {{tmp_113_fu_2779_p3}, {ap_const_lv2_0}};

assign tmp_1_14_fu_2882_p3 = {{tmp_117_reg_3916}, {ap_const_lv2_0}};

assign tmp_1_15_fu_2965_p3 = {{tmp_121_fu_2957_p3}, {ap_const_lv2_0}};

assign tmp_1_1_fu_1753_p3 = {{tmp_65_fu_1745_p3}, {ap_const_lv2_0}};

assign tmp_1_2_fu_1836_p3 = {{tmp_69_reg_3730}, {ap_const_lv2_0}};

assign tmp_1_3_fu_1916_p3 = {{tmp_73_fu_1908_p3}, {ap_const_lv2_0}};

assign tmp_1_4_fu_2001_p3 = {{tmp_77_reg_3771}, {ap_const_lv2_0}};

assign tmp_1_5_fu_2083_p3 = {{tmp_81_fu_2075_p3}, {ap_const_lv2_0}};

assign tmp_1_6_fu_2170_p3 = {{tmp_85_reg_3808}, {ap_const_lv2_0}};

assign tmp_1_7_fu_2254_p3 = {{tmp_89_fu_2246_p3}, {ap_const_lv2_0}};

assign tmp_1_8_fu_2343_p3 = {{tmp_93_reg_3841}, {ap_const_lv2_0}};

assign tmp_1_9_fu_2429_p3 = {{tmp_97_fu_2421_p3}, {ap_const_lv2_0}};

assign tmp_1_fu_268_p4 = {{y[ap_const_lv32_1F : ap_const_lv32_1E]}};

assign tmp_1_s_fu_1675_p3 = {{tmp_61_reg_3685}, {ap_const_lv2_0}};

assign tmp_20_fu_637_p3 = {{tmp_18_fu_601_p1}, {tmp_9_cast_reg_3124}};

assign tmp_21_fu_827_p3 = ((tmp_8_5_fu_787_p2[0:0] === 1'b1) ? tmp_19_fu_814_p3 : tmp_46_fu_821_p2);

assign tmp_22_fu_644_p1 = e_3_fu_621_p2;

assign tmp_23_fu_901_p3 = {{tmp_54_reg_3369}, {tmp_3_cast_reg_3155}};

assign tmp_24_fu_654_p1 = tmp_9_fu_595_p3[27:0];

assign tmp_25_fu_907_p3 = ((tmp_8_6_reg_3363[0:0] === 1'b1) ? tmp_23_fu_901_p3 : tmp_56_reg_3374);

assign tmp_26_fu_665_p2 = (tmp_20_fu_637_p3 - tmp_22_fu_644_p1);

assign tmp_27_fu_974_p3 = {{tmp_63_fu_970_p1}, {tmp_5_cast_reg_3162}};

assign tmp_28_fu_679_p1 = tmp_13_fu_671_p3[27:0];

assign tmp_29_fu_987_p3 = ((tmp_8_7_fu_947_p2[0:0] === 1'b1) ? tmp_27_fu_974_p3 : tmp_64_fu_981_p2);

assign tmp_2_cast_fu_278_p1 = tmp_1_fu_268_p4;

assign tmp_2_fu_386_p1 = $signed(tmp_s_fu_312_p3);

assign tmp_30_fu_717_p3 = {{tmp_28_fu_679_p1}, {tmp_cast_reg_3141}};

assign tmp_31_fu_1063_p3 = {{tmp_70_reg_3441}, {tmp_7_cast_reg_3169}};

assign tmp_32_fu_724_p1 = e_4_fu_701_p2;

assign tmp_33_fu_1069_p3 = ((tmp_8_8_reg_3435[0:0] === 1'b1) ? tmp_31_fu_1063_p3 : tmp_71_reg_3446);

assign tmp_34_fu_728_p1 = tmp_13_fu_671_p3[27:0];

assign tmp_35_fu_1138_p3 = {{tmp_76_fu_1134_p1}, {tmp_10_cast_reg_3176}};

assign tmp_36_fu_732_p2 = (tmp_30_fu_717_p3 - tmp_32_fu_724_p1);

assign tmp_37_fu_1151_p3 = ((tmp_8_9_fu_1111_p2[0:0] === 1'b1) ? tmp_35_fu_1138_p3 : tmp_78_fu_1145_p2);

assign tmp_38_fu_755_p1 = tmp_17_fu_749_p3[27:0];

assign tmp_39_fu_1229_p3 = {{tmp_83_reg_3509}, {tmp_11_cast_reg_3183}};

assign tmp_3_fu_390_p1 = $signed(r_3_1_fu_354_p2);

assign tmp_40_fu_793_p3 = {{tmp_38_fu_755_p1}, {tmp_1_cast_reg_3148}};

assign tmp_41_fu_1235_p3 = ((tmp_8_s_reg_3503[0:0] === 1'b1) ? tmp_39_fu_1229_p3 : tmp_84_reg_3514);

assign tmp_42_fu_800_p1 = e_5_fu_777_p2;

assign tmp_43_fu_1306_p3 = {{tmp_90_fu_1302_p1}, {tmp_12_cast_reg_3190}};

assign tmp_44_fu_810_p1 = tmp_17_fu_749_p3[27:0];

assign tmp_45_fu_1319_p3 = ((tmp_8_10_fu_1279_p2[0:0] === 1'b1) ? tmp_43_fu_1306_p3 : tmp_91_fu_1313_p2);

assign tmp_46_fu_821_p2 = (tmp_40_fu_793_p3 - tmp_42_fu_800_p1);

assign tmp_47_fu_1399_p3 = {{tmp_96_reg_3573}, {tmp_13_cast_reg_3197}};

assign tmp_48_fu_835_p1 = tmp_21_fu_827_p3[27:0];

assign tmp_49_fu_1405_p3 = ((tmp_8_11_reg_3567[0:0] === 1'b1) ? tmp_47_fu_1399_p3 : tmp_98_reg_3578);

assign tmp_4_cast_fu_302_p4 = {{y[ap_const_lv32_1D : ap_const_lv32_1C]}};

assign tmp_4_fu_394_p3 = ((tmp_8_1_fu_348_p2[0:0] === 1'b1) ? tmp_2_fu_386_p1 : tmp_3_fu_390_p1);

assign tmp_50_fu_875_p3 = {{tmp_48_fu_835_p1}, {tmp_3_cast_reg_3155}};

assign tmp_51_fu_1478_p3 = {{tmp_103_fu_1474_p1}, {tmp_14_cast_reg_3204}};

assign tmp_52_fu_882_p1 = e_6_fu_859_p2;

assign tmp_53_fu_1491_p3 = ((tmp_8_12_fu_1451_p2[0:0] === 1'b1) ? tmp_51_fu_1478_p3 : tmp_104_fu_1485_p2);

assign tmp_54_fu_886_p1 = tmp_21_fu_827_p3[27:0];

assign tmp_55_fu_1573_p3 = {{tmp_110_reg_3633}, {tmp_15_cast_reg_3211}};

assign tmp_56_fu_890_p2 = (tmp_50_fu_875_p3 - tmp_52_fu_882_p1);

assign tmp_57_fu_1579_p3 = ((tmp_8_13_reg_3627[0:0] === 1'b1) ? tmp_55_fu_1573_p3 : tmp_111_reg_3638);

assign tmp_58_fu_913_p1 = tmp_25_fu_907_p3[27:0];

assign tmp_59_fu_1654_p3 = {{tmp_116_fu_1650_p1}, {tmp_5_reg_3073}};

assign tmp_5_fu_264_p1 = y[1:0];

assign tmp_60_fu_953_p3 = {{tmp_58_fu_913_p1}, {tmp_5_cast_reg_3162}};

assign tmp_61_fu_1667_p3 = ((tmp_8_14_fu_1627_p2[0:0] === 1'b1) ? tmp_59_fu_1654_p3 : tmp_118_fu_1661_p2);

assign tmp_62_fu_960_p1 = e_7_fu_937_p2;

assign tmp_63_fu_970_p1 = tmp_25_fu_907_p3[27:0];

assign tmp_64_fu_981_p2 = (tmp_60_fu_953_p3 - tmp_62_fu_960_p1);

assign tmp_65_fu_1745_p3 = ((tmp_8_15_fu_1713_p2[0:0] === 1'b1) ? tmp_122_fu_1734_p2 : tmp_123_fu_1739_p2);

assign tmp_66_fu_995_p1 = tmp_29_fu_987_p3[27:0];

assign tmp_67_fu_1037_p3 = {{tmp_66_fu_995_p1}, {tmp_7_cast_reg_3169}};

assign tmp_68_fu_1044_p1 = e_8_fu_1021_p2;

assign tmp_69_fu_1828_p3 = ((tmp_8_16_fu_1794_p2[0:0] === 1'b1) ? tmp_126_fu_1816_p2 : tmp_127_fu_1822_p2);

assign tmp_6_10_fu_1338_p13 = {{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_fu_1224_p2}}, {not_tmp_8_1_fu_1296_p2}}, {ap_const_lv2_0}};

assign tmp_6_11_fu_1422_p14 = {{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_fu_1394_p2}}, {ap_const_lv2_0}};

assign tmp_6_12_fu_1510_p15 = {{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_fu_1394_p2}}, {not_tmp_8_11_fu_1468_p2}}, {ap_const_lv2_0}};

assign tmp_6_13_fu_1596_p16 = {{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_fu_1568_p2}}, {ap_const_lv2_0}};

assign tmp_6_14_fu_1682_p17 = {{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {ap_const_lv2_0}};

assign tmp_6_15_fu_1761_p18 = {{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_fu_1728_p2}}, {ap_const_lv2_0}};

assign tmp_6_16_fu_1843_p19 = {{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {ap_const_lv2_0}};

assign tmp_6_17_fu_1924_p20 = {{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_fu_1891_p2}}, {ap_const_lv2_0}};

assign tmp_6_18_fu_2008_p21 = {{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {ap_const_lv2_0}};

assign tmp_6_19_fu_2091_p22 = {{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_fu_2058_p2}}, {ap_const_lv2_0}};

assign tmp_6_1_fu_1252_p12 = {{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_fu_1224_p2}}, {ap_const_lv2_0}};

assign tmp_6_20_fu_2177_p23 = {{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {ap_const_lv2_0}};

assign tmp_6_21_fu_2262_p24 = {{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_fu_2229_p2}}, {ap_const_lv2_0}};

assign tmp_6_22_fu_2350_p25 = {{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {ap_const_lv2_0}};

assign tmp_6_23_fu_2437_p26 = {{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_fu_2404_p2}}, {ap_const_lv2_0}};

assign tmp_6_24_fu_2527_p27 = {{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {ap_const_lv2_0}};

assign tmp_6_25_fu_2616_p28 = {{{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_fu_2583_p2}}, {ap_const_lv2_0}};

assign tmp_6_26_fu_2708_p29 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_reg_3877}}, {not_tmp_8_25_reg_3886}}, {ap_const_lv2_0}};

assign tmp_6_27_fu_2795_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_reg_3877}}, {not_tmp_8_25_reg_3886}}, {not_tmp_8_26_fu_2762_p2}}, {ap_const_lv2_0}};

assign tmp_6_28_fu_2889_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_reg_3877}}, {not_tmp_8_25_reg_3886}}, {not_tmp_8_26_reg_3902}}, {not_tmp_8_27_reg_3909}}, {ap_const_lv2_0}};

assign tmp_6_29_fu_2973_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_177_reg_3218}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_reg_3451}}, {not_tmp_8_9_reg_3477}}, {not_tmp_8_s_reg_3519}}, {not_tmp_8_1_reg_3543}}, {not_tmp_8_10_reg_3583}}, {not_tmp_8_11_reg_3605}}, {not_tmp_8_12_reg_3643}}, {not_tmp_8_13_reg_3664}}, {not_tmp_8_14_reg_3692}}, {not_tmp_8_15_reg_3711}}, {not_tmp_8_16_reg_3737}}, {not_tmp_8_17_reg_3754}}, {not_tmp_8_18_reg_3778}}, {not_tmp_8_19_reg_3793}}, {not_tmp_8_20_reg_3815}}, {not_tmp_8_21_reg_3828}}, {not_tmp_8_22_reg_3848}}, {not_tmp_8_23_reg_3859}}, {not_tmp_8_24_reg_3877}}, {not_tmp_8_25_reg_3886}}, {not_tmp_8_26_reg_3902}}, {not_tmp_8_27_reg_3909}}, {not_tmp_8_28_fu_2942_p2}}, {ap_const_lv2_0}};

assign tmp_6_2_fu_414_p3 = {{a_1_1_fu_368_p3}, {ap_const_lv2_0}};

assign tmp_6_3_fu_612_p4 = {{{a_1_1_reg_3080}, {not_tmp_8_2_fu_584_p2}}, {ap_const_lv2_0}};

assign tmp_6_4_fu_690_p5 = {{{{a_1_1_reg_3080}, {not_tmp_8_2_fu_584_p2}}, {not_tmp_8_3_fu_648_p2}}, {ap_const_lv2_0}};

assign tmp_6_5_fu_766_p6 = {{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_fu_738_p2}}, {ap_const_lv2_0}};

assign tmp_6_6_fu_846_p7 = {{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_fu_738_p2}}, {not_tmp_8_5_fu_804_p2}}, {ap_const_lv2_0}};

assign tmp_6_7_fu_924_p8 = {{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_fu_896_p2}}, {ap_const_lv2_0}};

assign tmp_6_8_fu_1006_p9 = {{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_fu_896_p2}}, {not_tmp_8_7_fu_964_p2}}, {ap_const_lv2_0}};

assign tmp_6_9_fu_1086_p10 = {{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_fu_1058_p2}}, {ap_const_lv2_0}};

assign tmp_6_cast_fu_376_p4 = {{y[ap_const_lv32_1B : ap_const_lv32_1A]}};

assign tmp_6_fu_589_p3 = {{tmp_14_reg_3131}, {tmp_6_cast_reg_3113}};

assign tmp_6_s_fu_1170_p11 = {{{{{{{{{{a_1_1_reg_3080}, {not_tmp_8_2_reg_3223}}, {not_tmp_8_3_reg_3255}}, {not_tmp_8_4_reg_3303}}, {not_tmp_8_5_reg_3333}}, {not_tmp_8_6_reg_3379}}, {not_tmp_8_7_reg_3407}}, {not_tmp_8_8_fu_1058_p2}}, {not_tmp_8_9_fu_1128_p2}}, {ap_const_lv2_0}};

assign tmp_70_fu_1048_p1 = tmp_29_fu_987_p3[27:0];

assign tmp_71_fu_1052_p2 = (tmp_67_fu_1037_p3 - tmp_68_fu_1044_p1);

assign tmp_72_fu_1075_p1 = tmp_33_fu_1069_p3[27:0];

assign tmp_73_fu_1908_p3 = ((tmp_8_17_fu_1876_p2[0:0] === 1'b1) ? tmp_130_fu_1897_p2 : tmp_131_fu_1902_p2);

assign tmp_74_fu_1117_p3 = {{tmp_72_fu_1075_p1}, {tmp_10_cast_reg_3176}};

assign tmp_75_fu_1124_p1 = e_9_fu_1101_p2;

assign tmp_76_fu_1134_p1 = tmp_33_fu_1069_p3[27:0];

assign tmp_77_fu_1993_p3 = ((tmp_8_18_fu_1959_p2[0:0] === 1'b1) ? tmp_134_fu_1981_p2 : tmp_135_fu_1987_p2);

assign tmp_78_fu_1145_p2 = (tmp_74_fu_1117_p3 - tmp_75_fu_1124_p1);

assign tmp_79_fu_1159_p1 = tmp_37_fu_1151_p3[27:0];

assign tmp_7_fu_402_p1 = tmp_4_fu_394_p3[27:0];

assign tmp_80_fu_1203_p3 = {{tmp_79_fu_1159_p1}, {tmp_11_cast_reg_3183}};

assign tmp_81_fu_2075_p3 = ((tmp_8_19_fu_2043_p2[0:0] === 1'b1) ? tmp_138_fu_2064_p2 : tmp_139_fu_2069_p2);

assign tmp_82_fu_1210_p1 = e_s_fu_1187_p2;

assign tmp_83_fu_1214_p1 = tmp_37_fu_1151_p3[27:0];

assign tmp_84_fu_1218_p2 = (tmp_80_fu_1203_p3 - tmp_82_fu_1210_p1);

assign tmp_85_fu_2162_p3 = ((tmp_8_20_fu_2128_p2[0:0] === 1'b1) ? tmp_142_fu_2150_p2 : tmp_143_fu_2156_p2);

assign tmp_86_fu_1241_p1 = tmp_41_fu_1235_p3[27:0];

assign tmp_87_fu_1285_p3 = {{tmp_86_fu_1241_p1}, {tmp_12_cast_reg_3190}};

assign tmp_88_fu_1292_p1 = e_1_fu_1269_p2;

assign tmp_89_fu_2246_p3 = ((tmp_8_21_fu_2214_p2[0:0] === 1'b1) ? tmp_146_fu_2235_p2 : tmp_147_fu_2240_p2);

assign tmp_8_10_fu_1279_p2 = (r_2_1_fu_1245_p3 < e_10_cast_fu_1275_p1? 1'b1: 1'b0);

assign tmp_8_11_fu_1367_p2 = (r_2_10_fu_1331_p3 < e_11_cast_fu_1363_p1? 1'b1: 1'b0);

assign tmp_8_12_fu_1451_p2 = (r_2_11_fu_1415_p3 < e_12_cast_fu_1447_p1? 1'b1: 1'b0);

assign tmp_8_13_fu_1541_p2 = (r_2_12_fu_1503_p3 < e_13_cast_fu_1537_p1? 1'b1: 1'b0);

assign tmp_8_14_fu_1627_p2 = (r_2_13_fu_1589_p3 < e_14_cast_fu_1623_p1? 1'b1: 1'b0);

assign tmp_8_15_fu_1713_p2 = (tmp_1_s_fu_1675_p3 < e_15_cast_fu_1709_p1? 1'b1: 1'b0);

assign tmp_8_16_fu_1794_p2 = (tmp_1_1_fu_1753_p3 < e_16_cast_fu_1790_p1? 1'b1: 1'b0);

assign tmp_8_17_fu_1876_p2 = (tmp_1_2_fu_1836_p3 < e_17_cast_fu_1872_p1? 1'b1: 1'b0);

assign tmp_8_18_fu_1959_p2 = (tmp_1_3_fu_1916_p3 < e_18_cast_fu_1955_p1? 1'b1: 1'b0);

assign tmp_8_19_fu_2043_p2 = (tmp_1_4_fu_2001_p3 < e_19_cast_fu_2039_p1? 1'b1: 1'b0);

assign tmp_8_1_fu_348_p2 = (tmp_s_fu_312_p3 < e_1_cast_cast_fu_340_p3? 1'b1: 1'b0);

assign tmp_8_20_fu_2128_p2 = (tmp_1_5_fu_2083_p3 < e_20_cast_fu_2124_p1? 1'b1: 1'b0);

assign tmp_8_21_fu_2214_p2 = (tmp_1_6_fu_2170_p3 < e_21_cast_fu_2210_p1? 1'b1: 1'b0);

assign tmp_8_22_fu_2301_p2 = (tmp_1_7_fu_2254_p3 < e_22_cast_fu_2297_p1? 1'b1: 1'b0);

assign tmp_8_23_fu_2389_p2 = (tmp_1_8_fu_2343_p3 < e_23_cast_fu_2385_p1? 1'b1: 1'b0);

assign tmp_8_24_fu_2478_p2 = (tmp_1_9_fu_2429_p3 < e_24_cast_fu_2474_p1? 1'b1: 1'b0);

assign tmp_8_25_fu_2568_p2 = (tmp_1_10_fu_2520_p3 < e_25_cast_fu_2564_p1? 1'b1: 1'b0);

assign tmp_8_26_fu_2659_p2 = (tmp_1_11_fu_2608_p3 < e_26_cast_fu_2655_p1? 1'b1: 1'b0);

assign tmp_8_27_fu_2751_p2 = (tmp_1_12_fu_2701_p3 < e_27_cast_fu_2747_p1? 1'b1: 1'b0);

assign tmp_8_28_fu_2840_p2 = (tmp_1_13_fu_2787_p3 < e_28_cast_fu_2836_p1? 1'b1: 1'b0);

assign tmp_8_29_fu_2930_p2 = (tmp_1_14_fu_2882_p3 < e_28_fu_2924_p2? 1'b1: 1'b0);

assign tmp_8_2_fu_432_p2 = (r_2_2_fu_406_p3 < e_2_cast_fu_428_p1? 1'b1: 1'b0);

assign tmp_8_3_fu_631_p2 = (r_2_3_fu_605_p3 < e_3_cast_fu_627_p1? 1'b1: 1'b0);

assign tmp_8_4_fu_711_p2 = (r_2_4_fu_683_p3 < e_4_cast_fu_707_p1? 1'b1: 1'b0);

assign tmp_8_5_fu_787_p2 = (r_2_5_fu_759_p3 < e_5_cast_fu_783_p1? 1'b1: 1'b0);

assign tmp_8_6_fu_869_p2 = (r_2_6_fu_839_p3 < e_6_cast_fu_865_p1? 1'b1: 1'b0);

assign tmp_8_7_fu_947_p2 = (r_2_7_fu_917_p3 < e_7_cast_fu_943_p1? 1'b1: 1'b0);

assign tmp_8_8_fu_1031_p2 = (r_2_8_fu_999_p3 < e_8_cast_fu_1027_p1? 1'b1: 1'b0);

assign tmp_8_9_fu_1111_p2 = (r_2_9_fu_1079_p3 < e_9_cast_fu_1107_p1? 1'b1: 1'b0);

assign tmp_8_fu_282_p2 = (tmp_1_fu_268_p4 == ap_const_lv2_0? 1'b1: 1'b0);

assign tmp_8_s_fu_1197_p2 = (r_2_s_fu_1163_p3 < e_cast_fu_1193_p1? 1'b1: 1'b0);

assign tmp_90_fu_1302_p1 = tmp_41_fu_1235_p3[27:0];

assign tmp_91_fu_1313_p2 = (tmp_87_fu_1285_p3 - tmp_88_fu_1292_p1);

assign tmp_92_fu_1327_p1 = tmp_45_fu_1319_p3[27:0];

assign tmp_93_fu_2335_p3 = ((tmp_8_22_fu_2301_p2[0:0] === 1'b1) ? tmp_150_fu_2323_p2 : tmp_151_fu_2329_p2);

assign tmp_94_fu_1373_p3 = {{tmp_92_fu_1327_p1}, {tmp_13_cast_reg_3197}};

assign tmp_95_fu_1380_p1 = e_10_fu_1357_p2;

assign tmp_96_fu_1384_p1 = tmp_45_fu_1319_p3[27:0];

assign tmp_97_fu_2421_p3 = ((tmp_8_23_fu_2389_p2[0:0] === 1'b1) ? tmp_154_fu_2410_p2 : tmp_155_fu_2415_p2);

assign tmp_98_fu_1388_p2 = (tmp_94_fu_1373_p3 - tmp_95_fu_1380_p1);

assign tmp_99_fu_1411_p1 = tmp_49_fu_1405_p3[27:0];

assign tmp_9_fu_595_p3 = ((tmp_8_2_reg_3118[0:0] === 1'b1) ? tmp_6_fu_589_p3 : tmp_16_reg_3136);

assign tmp_s_fu_312_p3 = {{r_1_fu_294_p3}, {tmp_4_cast_fu_302_p4}};

assign ult_fu_3016_p2 = (tmp_1_15_fu_2965_p3 < e_29_fu_3010_p2? 1'b1: 1'b0);


endmodule //usqrt

