#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x641797a90110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x641797a9c430 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x641797abf7e0 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x641797abf820 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x641797abf860 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x641797abf8a0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x641797abf8e0 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x641797abf920 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x641797abf960 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x641797abf9a0 .param/l "R0" 0 3 89, C4<0000>;
P_0x641797abf9e0 .param/l "R1" 0 3 90, C4<0001>;
P_0x641797abfa20 .param/l "R10" 0 3 99, C4<1010>;
P_0x641797abfa60 .param/l "R11" 0 3 100, C4<1011>;
P_0x641797abfaa0 .param/l "R12" 0 3 101, C4<1100>;
P_0x641797abfae0 .param/l "R13" 0 3 102, C4<1101>;
P_0x641797abfb20 .param/l "R14" 0 3 103, C4<1110>;
P_0x641797abfb60 .param/l "R15" 0 3 104, C4<1111>;
P_0x641797abfba0 .param/l "R2" 0 3 91, C4<0010>;
P_0x641797abfbe0 .param/l "R3" 0 3 92, C4<0011>;
P_0x641797abfc20 .param/l "R4" 0 3 93, C4<0100>;
P_0x641797abfc60 .param/l "R5" 0 3 94, C4<0101>;
P_0x641797abfca0 .param/l "R6" 0 3 95, C4<0110>;
P_0x641797abfce0 .param/l "R7" 0 3 96, C4<0111>;
P_0x641797abfd20 .param/l "R8" 0 3 97, C4<1000>;
P_0x641797abfd60 .param/l "R9" 0 3 98, C4<1001>;
enum0x6417979d04e0 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x641797a05530 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x641797a061e0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x641797a6dcd0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x641797a6f880 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x641797a71430 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x641797a71cc0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x641797a72730 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x641797a9fdd0 .scope module, "register_shift_test_tb" "register_shift_test_tb" 4 6;
 .timescale -9 -12;
v0x641797adfdd0_0 .var "clk", 0 0;
v0x641797adfe90_0 .net "decode_alu_op", 3 0, L_0x641797ae2850;  1 drivers
v0x641797adff30_0 .net "decode_condition", 3 0, L_0x641797ab8ef0;  1 drivers
v0x641797ae0000_0 .net "decode_imm_en", 0 0, L_0x641797ae3510;  1 drivers
v0x641797ae00d0_0 .net "decode_immediate", 11 0, L_0x641797a87280;  1 drivers
v0x641797ae0170_0 .net "decode_instr_type", 3 0, v0x641797adcf90_0;  1 drivers
v0x641797ae0240_0 .net "decode_is_memory", 0 0, L_0x641797ae4df0;  1 drivers
v0x641797ae0310_0 .net "decode_mem_byte", 0 0, L_0x641797ae5670;  1 drivers
v0x641797ae03e0_0 .net "decode_mem_load", 0 0, L_0x641797ae54a0;  1 drivers
v0x641797ae04b0_0 .net "decode_mem_pre", 0 0, L_0x641797ae5780;  1 drivers
v0x641797ae0580_0 .net "decode_mem_up", 0 0, L_0x641797ae5960;  1 drivers
v0x641797ae0650_0 .net "decode_mem_writeback", 0 0, L_0x641797ae5a70;  1 drivers
v0x641797ae0720_0 .net "decode_pc", 31 0, L_0x641797ae6a10;  1 drivers
v0x641797ae07f0_0 .net "decode_rd", 3 0, L_0x641797ab9320;  1 drivers
v0x641797ae08c0_0 .net "decode_rm", 3 0, L_0x641797a870a0;  1 drivers
v0x641797ae0990_0 .net "decode_rn", 3 0, L_0x641797ab9720;  1 drivers
v0x641797ae0a60_0 .net "decode_set_flags", 0 0, L_0x641797ae3770;  1 drivers
v0x641797ae0b30_0 .net "decode_shift_amount", 4 0, L_0x641797ae4660;  1 drivers
v0x641797ae0c00_0 .net "decode_shift_reg", 0 0, L_0x641797ae4280;  1 drivers
v0x641797ae0cd0_0 .net "decode_shift_rs", 3 0, L_0x641797ae4470;  1 drivers
v0x641797ae0da0_0 .net "decode_shift_type", 1 0, L_0x641797ae38d0;  1 drivers
v0x641797ae0e70_0 .net "decode_valid", 0 0, L_0x641797ae6bd0;  1 drivers
v0x641797ae0f40_0 .var "flush", 0 0;
v0x641797ae1010_0 .var "instr_valid", 0 0;
v0x641797ae10e0_0 .var "instruction", 31 0;
v0x641797ae11b0_0 .var "pc_in", 31 0;
v0x641797ae1280_0 .var "rst_n", 0 0;
v0x641797ae1350_0 .var "stall", 0 0;
v0x641797ae1420_0 .var "test_passed", 0 0;
v0x641797ae14c0_0 .var/2s "tests_passed", 31 0;
v0x641797ae1560_0 .var/2s "tests_run", 31 0;
v0x641797ae1600_0 .var "thumb_mode", 0 0;
S_0x641797aa0200 .scope task, "test_immediate_shift" "test_immediate_shift" 4 134, 4 134 0, S_0x641797a9fdd0;
 .timescale -9 -12;
v0x641797ab9090_0 .var "expected_amount", 4 0;
v0x641797ab94c0_0 .var "expected_rm", 3 0;
v0x641797abca80_0 .var "instr", 31 0;
v0x641797a871c0_0 .var/str "name";
E_0x641797a18bc0 .event posedge, v0x641797adbe40_0;
TD_register_shift_test_tb.test_immediate_shift ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641797ae1560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x641797ae1560_0, 0, 32;
    %vpi_call/w 4 138 "$display", "Testing: %s", v0x641797a871c0_0 {0 0 0};
    %vpi_call/w 4 139 "$display", "  Instruction: 0x%08x", v0x641797abca80_0 {0 0 0};
    %vpi_call/w 4 140 "$display", "  Expected Rm: %d, shift amount: %d", v0x641797ab94c0_0, v0x641797ab9090_0 {0 0 0};
    %load/vec4 v0x641797abca80_0;
    %store/vec4 v0x641797ae10e0_0, 0, 32;
    %wait E_0x641797a18bc0;
    %wait E_0x641797a18bc0;
    %vpi_call/w 4 147 "$display", "  Decode: type=%d, shift_reg=%b", v0x641797ae0170_0, v0x641797ae0c00_0 {0 0 0};
    %vpi_call/w 4 148 "$display", "  Rm: %d, shift amount: %d", v0x641797ae08c0_0, v0x641797ae0b30_0 {0 0 0};
    %vpi_call/w 4 149 "$display", "  Shift type: %d", v0x641797ae0da0_0 {0 0 0};
    %load/vec4 v0x641797ae0170_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797ae0c00_0;
    %nor/r;
    %and;
    %load/vec4 v0x641797ae08c0_0;
    %load/vec4 v0x641797ab94c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x641797ae0b30_0;
    %load/vec4 v0x641797ab9090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x641797ae1420_0, 0, 1;
    %load/vec4 v0x641797ae1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641797ae14c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x641797ae14c0_0, 0, 32;
    %vpi_call/w 4 157 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 4 159 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.1 ;
    %vpi_call/w 4 161 "$display", "\000" {0 0 0};
    %end;
S_0x641797a8ed40 .scope task, "test_register_shift" "test_register_shift" 4 103, 4 103 0, S_0x641797a9fdd0;
 .timescale -9 -12;
v0x641797a873a0_0 .var "expected_rm", 3 0;
v0x641797a835a0_0 .var "expected_rs", 3 0;
v0x641797ad8d00_0 .var "instr", 31 0;
v0x641797ad8dc0_0 .var/str "name";
TD_register_shift_test_tb.test_register_shift ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641797ae1560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x641797ae1560_0, 0, 32;
    %vpi_call/w 4 107 "$display", "Testing: %s", v0x641797ad8dc0_0 {0 0 0};
    %vpi_call/w 4 108 "$display", "  Instruction: 0x%08x", v0x641797ad8d00_0 {0 0 0};
    %vpi_call/w 4 109 "$display", "  Expected Rm: %d, Rs: %d", v0x641797a873a0_0, v0x641797a835a0_0 {0 0 0};
    %load/vec4 v0x641797ad8d00_0;
    %store/vec4 v0x641797ae10e0_0, 0, 32;
    %wait E_0x641797a18bc0;
    %wait E_0x641797a18bc0;
    %vpi_call/w 4 116 "$display", "  Decode: type=%d, shift_reg=%b", v0x641797ae0170_0, v0x641797ae0c00_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "  Rm: %d, Rs: %d", v0x641797ae08c0_0, v0x641797ae0cd0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "  Shift type: %d, amount: %d", v0x641797ae0da0_0, v0x641797ae0b30_0 {0 0 0};
    %load/vec4 v0x641797ae0170_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797ae0c00_0;
    %and;
    %load/vec4 v0x641797ae08c0_0;
    %load/vec4 v0x641797a873a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x641797ae0cd0_0;
    %load/vec4 v0x641797a835a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x641797ae1420_0, 0, 1;
    %load/vec4 v0x641797ae1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641797ae14c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x641797ae14c0_0, 0, 32;
    %vpi_call/w 4 126 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 4 128 "$display", "  \342\235\214 FAIL" {0 0 0};
T_1.3 ;
    %vpi_call/w 4 130 "$display", "\000" {0 0 0};
    %end;
S_0x641797a8f6c0 .scope module, "u_decode" "arm7tdmi_decode" 4 46, 5 3 0, S_0x641797a9fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x641797ab8ef0 .functor BUFZ 4, L_0x641797ae16d0, C4<0000>, C4<0000>, C4<0000>;
L_0x641797ab9320 .functor BUFZ 4, L_0x641797ae1bf0, C4<0000>, C4<0000>, C4<0000>;
L_0x641797ab9720 .functor BUFZ 4, L_0x641797ae1ae0, C4<0000>, C4<0000>, C4<0000>;
L_0x641797a870a0 .functor BUFZ 4, L_0x641797ae1c90, C4<0000>, C4<0000>, C4<0000>;
L_0x641797a87280 .functor BUFZ 12, L_0x641797ae1db0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x641797a83480 .functor AND 1, L_0x641797ae1840, L_0x641797ae2bc0, C4<1>, C4<1>;
L_0x641797ab9790 .functor AND 1, L_0x641797ae27b0, L_0x641797ae2e40, C4<1>, C4<1>;
L_0x641797ae3090 .functor OR 1, L_0x641797a83480, L_0x641797ab9790, C4<0>, C4<0>;
L_0x641797ae3400 .functor AND 1, L_0x641797ae31f0, L_0x641797ae3290, C4<1>, C4<1>;
L_0x641797ae3510 .functor OR 1, L_0x641797ae3090, L_0x641797ae3400, C4<0>, C4<0>;
L_0x641797ae3770 .functor AND 1, L_0x641797ae1a10, L_0x641797ae36d0, C4<1>, C4<1>;
L_0x641797ae38d0 .functor BUFZ 2, L_0x641797ae1e80, C4<00>, C4<00>, C4<00>;
L_0x641797ae3d10 .functor AND 1, L_0x641797ae3a50, L_0x641797ae3c20, C4<1>, C4<1>;
L_0x641797ae3fb0 .functor AND 1, L_0x641797ae3d10, L_0x641797ae3e20, C4<1>, C4<1>;
L_0x72a2ed556180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x641797ae39e0 .functor XNOR 1, L_0x641797ae4140, L_0x72a2ed556180, C4<0>, C4<0>;
L_0x641797ae4280 .functor AND 1, L_0x641797ae3fb0, L_0x641797ae39e0, C4<1>, C4<1>;
L_0x641797ae49f0 .functor BUFZ 24, L_0x641797ae21c0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x641797ae4ab0 .functor AND 1, L_0x641797ae2080, L_0x641797ae47f0, C4<1>, C4<1>;
L_0x641797ae4f10 .functor OR 1, L_0x641797ae4c60, L_0x641797ae4d00, C4<0>, C4<0>;
L_0x641797ae5110 .functor OR 1, L_0x641797ae4f10, L_0x641797ae5020, C4<0>, C4<0>;
L_0x641797ae4df0 .functor OR 1, L_0x641797ae5110, L_0x641797ae4bc0, C4<0>, C4<0>;
L_0x641797ae54a0 .functor BUFZ 1, L_0x641797ae26e0, C4<0>, C4<0>, C4<0>;
L_0x641797ae5670 .functor BUFZ 1, L_0x641797ae24b0, C4<0>, C4<0>, C4<0>;
L_0x641797ae5780 .functor BUFZ 1, L_0x641797ae2290, C4<0>, C4<0>, C4<0>;
L_0x641797ae5960 .functor BUFZ 1, L_0x641797ae23e0, C4<0>, C4<0>, C4<0>;
L_0x641797ae5a70 .functor BUFZ 1, L_0x641797ae2610, C4<0>, C4<0>, C4<0>;
L_0x641797ae6020 .functor AND 1, L_0x641797ae5c60, L_0x641797ae5f30, C4<1>, C4<1>;
L_0x641797ae6410 .functor AND 1, L_0x641797ae6130, L_0x641797ae6370, C4<1>, C4<1>;
L_0x641797ae6900 .functor AND 1, L_0x641797ae6610, L_0x641797ae6860, C4<1>, C4<1>;
L_0x641797ae6a10 .functor BUFZ 32, v0x641797addd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x641797ae6bd0 .functor BUFZ 1, v0x641797adf610_0, C4<0>, C4<0>, C4<0>;
L_0x72a2ed5561c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x641797ad9590_0 .net/2u *"_ivl_104", 4 0, L_0x72a2ed5561c8;  1 drivers
L_0x72a2ed556210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x641797ad9670_0 .net/2u *"_ivl_108", 3 0, L_0x72a2ed556210;  1 drivers
L_0x72a2ed556258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x641797ad9750_0 .net/2u *"_ivl_116", 3 0, L_0x72a2ed556258;  1 drivers
v0x641797ad9810_0 .net *"_ivl_118", 0 0, L_0x641797ae4c60;  1 drivers
L_0x72a2ed5562a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x641797ad98d0_0 .net/2u *"_ivl_120", 3 0, L_0x72a2ed5562a0;  1 drivers
v0x641797ad9a00_0 .net *"_ivl_122", 0 0, L_0x641797ae4d00;  1 drivers
v0x641797ad9ac0_0 .net *"_ivl_125", 0 0, L_0x641797ae4f10;  1 drivers
L_0x72a2ed5562e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x641797ad9b80_0 .net/2u *"_ivl_126", 3 0, L_0x72a2ed5562e8;  1 drivers
v0x641797ad9c60_0 .net *"_ivl_128", 0 0, L_0x641797ae5020;  1 drivers
v0x641797ad9d20_0 .net *"_ivl_131", 0 0, L_0x641797ae5110;  1 drivers
L_0x72a2ed556330 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x641797ad9de0_0 .net/2u *"_ivl_132", 3 0, L_0x72a2ed556330;  1 drivers
v0x641797ad9ec0_0 .net *"_ivl_134", 0 0, L_0x641797ae4bc0;  1 drivers
L_0x72a2ed556378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x641797ad9f80_0 .net/2u *"_ivl_148", 3 0, L_0x72a2ed556378;  1 drivers
v0x641797ada060_0 .net *"_ivl_150", 0 0, L_0x641797ae5c60;  1 drivers
v0x641797ada120_0 .net *"_ivl_153", 0 0, L_0x641797ae5d50;  1 drivers
v0x641797ada200_0 .net *"_ivl_155", 0 0, L_0x641797ae5f30;  1 drivers
L_0x72a2ed5563c0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x641797ada2c0_0 .net/2u *"_ivl_158", 3 0, L_0x72a2ed5563c0;  1 drivers
v0x641797ada3a0_0 .net *"_ivl_160", 0 0, L_0x641797ae6130;  1 drivers
v0x641797ada460_0 .net *"_ivl_163", 0 0, L_0x641797ae6370;  1 drivers
L_0x72a2ed556408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x641797ada540_0 .net/2u *"_ivl_166", 3 0, L_0x72a2ed556408;  1 drivers
v0x641797ada620_0 .net *"_ivl_168", 0 0, L_0x641797ae6610;  1 drivers
v0x641797ada6e0_0 .net *"_ivl_171", 0 0, L_0x641797ae6860;  1 drivers
L_0x72a2ed556018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x641797ada7c0_0 .net/2u *"_ivl_48", 3 0, L_0x72a2ed556018;  1 drivers
v0x641797ada8a0_0 .net *"_ivl_50", 0 0, L_0x641797ae2bc0;  1 drivers
v0x641797ada960_0 .net *"_ivl_53", 0 0, L_0x641797a83480;  1 drivers
v0x641797adaa20_0 .net *"_ivl_55", 0 0, L_0x641797ae27b0;  1 drivers
L_0x72a2ed556060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x641797adaae0_0 .net/2u *"_ivl_56", 3 0, L_0x72a2ed556060;  1 drivers
v0x641797adabc0_0 .net *"_ivl_58", 0 0, L_0x641797ae2e40;  1 drivers
v0x641797adac80_0 .net *"_ivl_61", 0 0, L_0x641797ab9790;  1 drivers
v0x641797adad40_0 .net *"_ivl_63", 0 0, L_0x641797ae3090;  1 drivers
v0x641797adae00_0 .net *"_ivl_65", 0 0, L_0x641797ae31f0;  1 drivers
L_0x72a2ed5560a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x641797adaee0_0 .net/2u *"_ivl_66", 3 0, L_0x72a2ed5560a8;  1 drivers
v0x641797adafc0_0 .net *"_ivl_68", 0 0, L_0x641797ae3290;  1 drivers
v0x641797adb080_0 .net *"_ivl_71", 0 0, L_0x641797ae3400;  1 drivers
L_0x72a2ed5560f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x641797adb140_0 .net/2u *"_ivl_74", 3 0, L_0x72a2ed5560f0;  1 drivers
v0x641797adb220_0 .net *"_ivl_76", 0 0, L_0x641797ae36d0;  1 drivers
v0x641797adb2e0_0 .net *"_ivl_83", 0 0, L_0x641797ae3a50;  1 drivers
L_0x72a2ed556138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x641797adb3a0_0 .net/2u *"_ivl_84", 3 0, L_0x72a2ed556138;  1 drivers
v0x641797adb480_0 .net *"_ivl_86", 0 0, L_0x641797ae3c20;  1 drivers
v0x641797adb540_0 .net *"_ivl_89", 0 0, L_0x641797ae3d10;  1 drivers
v0x641797adb600_0 .net *"_ivl_91", 0 0, L_0x641797ae3e20;  1 drivers
v0x641797adb6e0_0 .net *"_ivl_93", 0 0, L_0x641797ae3fb0;  1 drivers
v0x641797adb7a0_0 .net *"_ivl_95", 0 0, L_0x641797ae4140;  1 drivers
v0x641797adb880_0 .net/2u *"_ivl_96", 0 0, L_0x72a2ed556180;  1 drivers
v0x641797adb960_0 .net *"_ivl_98", 0 0, L_0x641797ae39e0;  1 drivers
v0x641797adba20_0 .net "alu_op", 3 0, L_0x641797ae2850;  alias, 1 drivers
v0x641797adbb00_0 .net "b_bit", 0 0, L_0x641797ae24b0;  1 drivers
v0x641797adbbc0_0 .net "branch_link", 0 0, L_0x641797ae4ab0;  1 drivers
v0x641797adbc80_0 .net "branch_offset", 23 0, L_0x641797ae49f0;  1 drivers
v0x641797adbd60_0 .net "branch_offset_field", 23 0, L_0x641797ae21c0;  1 drivers
v0x641797adbe40_0 .net "clk", 0 0, v0x641797adfdd0_0;  1 drivers
v0x641797adbf00_0 .net "cond_field", 3 0, L_0x641797ae16d0;  1 drivers
v0x641797adbfe0_0 .net "condition", 3 0, L_0x641797ab8ef0;  alias, 1 drivers
v0x641797adc0c0_0 .var "cp_load", 0 0;
v0x641797adc180_0 .var "cp_num", 3 0;
v0x641797adc260_0 .var "cp_op", 2 0;
v0x641797adc340_0 .var "cp_opcode1", 2 0;
v0x641797adc420_0 .var "cp_opcode2", 2 0;
v0x641797adc500_0 .var "cp_rd", 3 0;
v0x641797adc5e0_0 .var "cp_rn", 3 0;
v0x641797adc6c0_0 .net "decode_valid", 0 0, L_0x641797ae6bd0;  alias, 1 drivers
v0x641797adc780_0 .net "flush", 0 0, v0x641797ae0f40_0;  1 drivers
v0x641797adc840_0 .net "i_bit", 0 0, L_0x641797ae1840;  1 drivers
v0x641797adc900_0 .net "imm_en", 0 0, L_0x641797ae3510;  alias, 1 drivers
v0x641797adc9c0_0 .net "imm_field", 11 0, L_0x641797ae1db0;  1 drivers
v0x641797adceb0_0 .net "immediate", 11 0, L_0x641797a87280;  alias, 1 drivers
v0x641797adcf90_0 .var "instr_type", 3 0;
v0x641797add070_0 .net "instr_valid", 0 0, v0x641797ae1010_0;  1 drivers
v0x641797add130_0 .net "instruction", 31 0, v0x641797ae10e0_0;  1 drivers
v0x641797add210_0 .net "is_branch", 0 0, L_0x641797ae47f0;  1 drivers
v0x641797add2d0_0 .net "is_memory", 0 0, L_0x641797ae4df0;  alias, 1 drivers
v0x641797add390_0 .net "l_bit", 0 0, L_0x641797ae2080;  1 drivers
v0x641797add450_0 .net "l_bit_mem", 0 0, L_0x641797ae26e0;  1 drivers
v0x641797add510_0 .net "mem_byte", 0 0, L_0x641797ae5670;  alias, 1 drivers
v0x641797add5d0_0 .net "mem_load", 0 0, L_0x641797ae54a0;  alias, 1 drivers
v0x641797add690_0 .net "mem_pre", 0 0, L_0x641797ae5780;  alias, 1 drivers
v0x641797add750_0 .net "mem_up", 0 0, L_0x641797ae5960;  alias, 1 drivers
v0x641797add810_0 .net "mem_writeback", 0 0, L_0x641797ae5a70;  alias, 1 drivers
v0x641797add8d0_0 .net "op_class", 1 0, L_0x641797ae17a0;  1 drivers
v0x641797add9b0_0 .net "op_code", 5 0, L_0x641797ae1910;  1 drivers
v0x641797adda90_0 .net "p_bit", 0 0, L_0x641797ae2290;  1 drivers
v0x641797addb50_0 .net "pc_in", 31 0, v0x641797ae11b0_0;  1 drivers
v0x641797addc30_0 .net "pc_out", 31 0, L_0x641797ae6a10;  alias, 1 drivers
v0x641797addd10_0 .var "pc_reg", 31 0;
v0x641797adddf0_0 .net "psr_immediate", 0 0, L_0x641797ae6900;  1 drivers
v0x641797addeb0_0 .net "psr_spsr", 0 0, L_0x641797ae6410;  1 drivers
v0x641797addf70_0 .net "psr_to_reg", 0 0, L_0x641797ae6020;  1 drivers
v0x641797ade030_0 .net "rd", 3 0, L_0x641797ab9320;  alias, 1 drivers
v0x641797ade110_0 .net "rd_field", 3 0, L_0x641797ae1bf0;  1 drivers
v0x641797ade1f0_0 .net "rm", 3 0, L_0x641797a870a0;  alias, 1 drivers
v0x641797ade2d0_0 .net "rm_field", 3 0, L_0x641797ae1c90;  1 drivers
v0x641797ade3b0_0 .net "rn", 3 0, L_0x641797ab9720;  alias, 1 drivers
v0x641797ade490_0 .net "rn_field", 3 0, L_0x641797ae1ae0;  1 drivers
v0x641797ade570_0 .net "rst_n", 0 0, v0x641797ae1280_0;  1 drivers
v0x641797ade630_0 .net "s_bit", 0 0, L_0x641797ae1a10;  1 drivers
v0x641797ade6f0_0 .net "set_flags", 0 0, L_0x641797ae3770;  alias, 1 drivers
v0x641797ade7b0_0 .net "shift_amount", 4 0, L_0x641797ae4660;  alias, 1 drivers
v0x641797ade890_0 .net "shift_amt_field", 4 0, L_0x641797ae1fb0;  1 drivers
v0x641797ade970_0 .net "shift_reg", 0 0, L_0x641797ae4280;  alias, 1 drivers
v0x641797adea30_0 .net "shift_rs", 3 0, L_0x641797ae4470;  alias, 1 drivers
v0x641797adeb10_0 .net "shift_type", 1 0, L_0x641797ae38d0;  alias, 1 drivers
v0x641797adebf0_0 .net "shift_type_field", 1 0, L_0x641797ae1e80;  1 drivers
v0x641797adecd0_0 .net "stall", 0 0, v0x641797ae1350_0;  1 drivers
v0x641797aded90_0 .var "thumb_imm5", 4 0;
v0x641797adee70_0 .var "thumb_imm8", 7 0;
v0x641797adef50_0 .var "thumb_instr_type", 4 0;
v0x641797adf030_0 .net "thumb_mode", 0 0, v0x641797ae1600_0;  1 drivers
v0x641797adf0f0_0 .var "thumb_offset11", 10 0;
v0x641797adf1d0_0 .var "thumb_offset8", 7 0;
v0x641797adf2b0_0 .var "thumb_rd", 2 0;
v0x641797adf390_0 .var "thumb_rn", 2 0;
v0x641797adf470_0 .var "thumb_rs", 2 0;
v0x641797adf550_0 .net "u_bit", 0 0, L_0x641797ae23e0;  1 drivers
v0x641797adf610_0 .var "valid_reg", 0 0;
v0x641797adf6d0_0 .net "w_bit", 0 0, L_0x641797ae2610;  1 drivers
E_0x641797a1d630/0 .event edge, v0x641797adf030_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d630/1 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d630/2 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d630/3 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d630/4 .event edge, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d630 .event/or E_0x641797a1d630/0, E_0x641797a1d630/1, E_0x641797a1d630/2, E_0x641797a1d630/3, E_0x641797a1d630/4;
E_0x641797a1df70/0 .event edge, v0x641797adcf90_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1df70/1 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1df70/2 .event edge, v0x641797add130_0;
E_0x641797a1df70 .event/or E_0x641797a1df70/0, E_0x641797a1df70/1, E_0x641797a1df70/2;
E_0x641797a1d930/0 .event edge, v0x641797adf030_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930/1 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930/2 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930/3 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930/4 .event edge, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930/5 .event edge, v0x641797add130_0, v0x641797add130_0;
E_0x641797a1d930 .event/or E_0x641797a1d930/0, E_0x641797a1d930/1, E_0x641797a1d930/2, E_0x641797a1d930/3, E_0x641797a1d930/4, E_0x641797a1d930/5;
E_0x6417979f3410/0 .event negedge, v0x641797ade570_0;
E_0x6417979f3410/1 .event posedge, v0x641797adbe40_0;
E_0x6417979f3410 .event/or E_0x6417979f3410/0, E_0x6417979f3410/1;
L_0x641797ae16d0 .part v0x641797ae10e0_0, 28, 4;
L_0x641797ae17a0 .part v0x641797ae10e0_0, 26, 2;
L_0x641797ae1840 .part v0x641797ae10e0_0, 25, 1;
L_0x641797ae1910 .part v0x641797ae10e0_0, 19, 6;
L_0x641797ae1a10 .part v0x641797ae10e0_0, 20, 1;
L_0x641797ae1ae0 .part v0x641797ae10e0_0, 16, 4;
L_0x641797ae1bf0 .part v0x641797ae10e0_0, 12, 4;
L_0x641797ae1c90 .part v0x641797ae10e0_0, 0, 4;
L_0x641797ae1db0 .part v0x641797ae10e0_0, 0, 12;
L_0x641797ae1e80 .part v0x641797ae10e0_0, 5, 2;
L_0x641797ae1fb0 .part v0x641797ae10e0_0, 7, 5;
L_0x641797ae2080 .part v0x641797ae10e0_0, 24, 1;
L_0x641797ae21c0 .part v0x641797ae10e0_0, 0, 24;
L_0x641797ae2290 .part v0x641797ae10e0_0, 24, 1;
L_0x641797ae23e0 .part v0x641797ae10e0_0, 23, 1;
L_0x641797ae24b0 .part v0x641797ae10e0_0, 22, 1;
L_0x641797ae2610 .part v0x641797ae10e0_0, 21, 1;
L_0x641797ae26e0 .part v0x641797ae10e0_0, 20, 1;
L_0x641797ae2850 .part v0x641797ae10e0_0, 21, 4;
L_0x641797ae2bc0 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556018;
L_0x641797ae27b0 .reduce/nor L_0x641797ae1840;
L_0x641797ae2e40 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556060;
L_0x641797ae31f0 .part v0x641797ae10e0_0, 22, 1;
L_0x641797ae3290 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed5560a8;
L_0x641797ae36d0 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed5560f0;
L_0x641797ae3a50 .reduce/nor L_0x641797ae3510;
L_0x641797ae3c20 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556138;
L_0x641797ae3e20 .part v0x641797ae10e0_0, 4, 1;
L_0x641797ae4140 .part v0x641797ae10e0_0, 7, 1;
L_0x641797ae4470 .part v0x641797ae10e0_0, 8, 4;
L_0x641797ae4660 .functor MUXZ 5, L_0x641797ae1fb0, L_0x72a2ed5561c8, L_0x641797ae4280, C4<>;
L_0x641797ae47f0 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556210;
L_0x641797ae4c60 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556258;
L_0x641797ae4d00 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed5562a0;
L_0x641797ae5020 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed5562e8;
L_0x641797ae4bc0 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556330;
L_0x641797ae5c60 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556378;
L_0x641797ae5d50 .part v0x641797ae10e0_0, 21, 1;
L_0x641797ae5f30 .reduce/nor L_0x641797ae5d50;
L_0x641797ae6130 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed5563c0;
L_0x641797ae6370 .part v0x641797ae10e0_0, 22, 1;
L_0x641797ae6610 .cmp/eq 4, v0x641797adcf90_0, L_0x72a2ed556408;
L_0x641797ae6860 .part v0x641797ae10e0_0, 25, 1;
    .scope S_0x641797a8f6c0;
T_2 ;
    %wait E_0x6417979f3410;
    %load/vec4 v0x641797ade570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x641797addd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641797adf610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x641797adc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x641797addd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641797adf610_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x641797adecd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x641797addb50_0;
    %assign/vec4 v0x641797addd10_0, 0;
    %load/vec4 v0x641797add070_0;
    %assign/vec4 v0x641797adf610_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x641797a8f6c0;
T_3 ;
Ewait_0 .event/or E_0x641797a1d930, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %load/vec4 v0x641797adf030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x641797add130_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 20, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.26 ;
T_3.24 ;
T_3.22 ;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.28 ;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 20, 6;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.30 ;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 28, 6;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.34 ;
T_3.32 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %jmp T_3.43;
T_3.35 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.44, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.45 ;
    %jmp T_3.43;
T_3.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.43;
T_3.37 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.46, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.48, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.51 ;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.49 ;
T_3.47 ;
    %jmp T_3.43;
T_3.38 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.43;
T_3.39 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.52, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.53 ;
    %jmp T_3.43;
T_3.40 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.54, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.55 ;
    %jmp T_3.43;
T_3.41 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.56, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.59 ;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.57 ;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.60, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.63 ;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.64, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x641797adcf90_0, 0, 4;
T_3.65 ;
T_3.61 ;
    %jmp T_3.43;
T_3.43 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x641797a8f6c0;
T_4 ;
Ewait_1 .event/or E_0x641797a1df70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adc180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adc500_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x641797adc5e0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adc340_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adc420_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797adc0c0_0, 0, 1;
    %load/vec4 v0x641797adcf90_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x641797adc180_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x641797adc500_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x641797adc340_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x641797adc0c0_0, 0, 1;
    %load/vec4 v0x641797adc0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x641797adc500_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x641797adc5e0_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x641797adc340_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x641797adc420_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adc260_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x641797adc500_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x641797adc5e0_0, 0, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x641797adc340_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x641797adc420_0, 0, 3;
T_4.9 ;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x641797a8f6c0;
T_5 ;
Ewait_2 .event/or E_0x641797a1d630, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adf470_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x641797adf390_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x641797aded90_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x641797adf0f0_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x641797adf1d0_0, 0, 8;
    %load/vec4 v0x641797adf030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x641797adf0f0_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x641797adf0f0_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x641797adf470_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x641797adf390_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x641797aded90_0, 0, 5;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x641797aded90_0, 0, 5;
T_5.16 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x641797adf470_0, 0, 3;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x641797aded90_0, 0, 5;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 11, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x641797aded90_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x641797aded90_0, 0, 5;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
T_5.26 ;
T_5.24 ;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 2, 10, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 9, 5;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 9, 5;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
T_5.32 ;
T_5.30 ;
T_5.28 ;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adf1d0_0, 0, 8;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x641797adf2b0_0, 0, 3;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
T_5.34 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x641797add130_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.39, 8;
    %load/vec4 v0x641797add130_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adee70_0, 0, 8;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x641797adf1d0_0, 0, 8;
T_5.42 ;
    %jmp T_5.40;
T_5.39 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x641797adef50_0, 0, 5;
    %load/vec4 v0x641797add130_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x641797adf0f0_0, 0, 11;
T_5.40 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x641797a9fdd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797adfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x641797ae1280_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x641797ae11b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x641797ae1010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797ae1350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797ae0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797ae1600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641797ae1560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641797ae14c0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x641797a9fdd0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x641797adfdd0_0;
    %inv;
    %store/vec4 v0x641797adfdd0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x641797a9fdd0;
T_8 ;
    %vpi_call/w 4 165 "$dumpfile", "register_shift_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 166 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x641797a9fdd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641797ae1280_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641797a18bc0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x641797ae1280_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641797a18bc0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 174 "$display", "=== ARM7TDMI Register-Controlled Shift Test ===" {0 0 0};
    %vpi_call/w 4 177 "$display", "\012=== Register-Controlled Shift Instructions ===" {0 0 0};
    %pushi/vec4 3766551314, 0, 32;
    %store/vec4 v0x641797ad8d00_0, 0, 32;
    %pushi/str "ADD r0, r1, r2 LSL r3";
    %store/str v0x641797ad8dc0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x641797a873a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x641797a835a0_0, 0, 4;
    %fork TD_register_shift_test_tb.test_register_shift, S_0x641797a8ed40;
    %join;
    %pushi/vec4 3784066870, 0, 32;
    %store/vec4 v0x641797ad8d00_0, 0, 32;
    %pushi/str "ORR r4, r5, r6 LSR r7";
    %store/str v0x641797ad8dc0_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x641797a873a0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x641797a835a0_0, 0, 4;
    %fork TD_register_shift_test_tb.test_register_shift, S_0x641797a8ed40;
    %join;
    %vpi_call/w 4 190 "$display", "\012=== Immediate Shift Instructions ===" {0 0 0};
    %pushi/vec4 3766551042, 0, 32;
    %store/vec4 v0x641797abca80_0, 0, 32;
    %pushi/str "ADD r0, r1, r2 LSL #4";
    %store/str v0x641797a871c0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x641797ab94c0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x641797ab9090_0, 0, 5;
    %fork TD_register_shift_test_tb.test_immediate_shift, S_0x641797aa0200;
    %join;
    %pushi/vec4 3785364578, 0, 32;
    %store/vec4 v0x641797abca80_0, 0, 32;
    %pushi/str "MOV r1, r2 ROR #8";
    %store/str v0x641797a871c0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x641797ab94c0_0, 0, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x641797ab9090_0, 0, 5;
    %fork TD_register_shift_test_tb.test_immediate_shift, S_0x641797aa0200;
    %join;
    %wait E_0x641797a18bc0;
    %vpi_call/w 4 204 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 205 "$display", "Tests Run: %d", v0x641797ae1560_0 {0 0 0};
    %vpi_call/w 4 206 "$display", "Tests Passed: %d", v0x641797ae14c0_0 {0 0 0};
    %load/vec4 v0x641797ae14c0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x641797ae1560_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 207 "$display", "Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x641797ae14c0_0;
    %load/vec4 v0x641797ae1560_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 4 210 "$display", "\342\234\205 ALL REGISTER SHIFT TESTS PASSED!" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 4 212 "$display", "\342\235\214 SOME REGISTER SHIFT TESTS FAILED" {0 0 0};
T_8.5 ;
    %vpi_call/w 4 215 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "register_shift_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
