#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc264cd80 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale -9 -10;
v0x7fffc2717440_0 .var "CLK", 0 0;
v0x7fffc2717500_0 .net "INSTRUCTION", 31 0, L_0x7fffc272aae0;  1 drivers
v0x7fffc2717650_0 .net "PC", 31 0, v0x7fffc2711140_0;  1 drivers
v0x7fffc27176f0_0 .var "RESET", 0 0;
v0x7fffc2717790_0 .net *"_s0", 7 0, L_0x7fffc27194d0;  1 drivers
v0x7fffc27178c0_0 .net *"_s10", 10 0, L_0x7fffc2729730;  1 drivers
v0x7fffc27179a0_0 .net *"_s12", 11 0, L_0x7fffc27298e0;  1 drivers
L_0x7f01fc2a00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc2717a80_0 .net *"_s15", 0 0, L_0x7f01fc2a00a8;  1 drivers
v0x7fffc2717b60_0 .net *"_s16", 7 0, L_0x7fffc2729a70;  1 drivers
v0x7fffc2717cd0_0 .net *"_s19", 9 0, L_0x7fffc2729b50;  1 drivers
v0x7fffc2717db0_0 .net *"_s20", 10 0, L_0x7fffc2729bf0;  1 drivers
L_0x7f01fc2a00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc2717e90_0 .net *"_s23", 0 0, L_0x7f01fc2a00f0;  1 drivers
L_0x7f01fc2a0138 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffc2717f70_0 .net/2u *"_s24", 10 0, L_0x7f01fc2a0138;  1 drivers
v0x7fffc2718050_0 .net *"_s26", 10 0, L_0x7fffc2729d80;  1 drivers
v0x7fffc2718130_0 .net *"_s28", 11 0, L_0x7fffc2729ec0;  1 drivers
v0x7fffc2718210_0 .net *"_s3", 9 0, L_0x7fffc2719590;  1 drivers
L_0x7f01fc2a0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc27182f0_0 .net *"_s31", 0 0, L_0x7f01fc2a0180;  1 drivers
v0x7fffc27184e0_0 .net *"_s32", 7 0, L_0x7fffc272a060;  1 drivers
v0x7fffc27185c0_0 .net *"_s35", 9 0, L_0x7fffc272a100;  1 drivers
v0x7fffc27186a0_0 .net *"_s36", 10 0, L_0x7fffc272a210;  1 drivers
L_0x7f01fc2a01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc2718780_0 .net *"_s39", 0 0, L_0x7f01fc2a01c8;  1 drivers
v0x7fffc2718860_0 .net *"_s4", 10 0, L_0x7fffc2719630;  1 drivers
L_0x7f01fc2a0210 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc2718940_0 .net/2u *"_s40", 10 0, L_0x7f01fc2a0210;  1 drivers
v0x7fffc2718a20_0 .net *"_s42", 10 0, L_0x7fffc272a350;  1 drivers
v0x7fffc2718b00_0 .net *"_s44", 11 0, L_0x7fffc272a510;  1 drivers
L_0x7f01fc2a0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc2718be0_0 .net *"_s47", 0 0, L_0x7f01fc2a0258;  1 drivers
v0x7fffc2718cc0_0 .net *"_s48", 7 0, L_0x7fffc272a730;  1 drivers
v0x7fffc2718da0_0 .net *"_s51", 9 0, L_0x7fffc272a860;  1 drivers
v0x7fffc2718e80_0 .net *"_s52", 11 0, L_0x7fffc272a900;  1 drivers
L_0x7f01fc2a02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc2718f60_0 .net *"_s55", 1 0, L_0x7f01fc2a02a0;  1 drivers
L_0x7f01fc2a0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc2719040_0 .net *"_s7", 0 0, L_0x7f01fc2a0018;  1 drivers
L_0x7f01fc2a0060 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffc2719120_0 .net/2u *"_s8", 10 0, L_0x7f01fc2a0060;  1 drivers
v0x7fffc2719200 .array "instr_mem", 0 1023, 7 0;
L_0x7fffc27194d0 .array/port v0x7fffc2719200, L_0x7fffc27298e0;
L_0x7fffc2719590 .part v0x7fffc2711140_0, 0, 10;
L_0x7fffc2719630 .concat [ 10 1 0 0], L_0x7fffc2719590, L_0x7f01fc2a0018;
L_0x7fffc2729730 .arith/sum 11, L_0x7fffc2719630, L_0x7f01fc2a0060;
L_0x7fffc27298e0 .concat [ 11 1 0 0], L_0x7fffc2729730, L_0x7f01fc2a00a8;
L_0x7fffc2729a70 .array/port v0x7fffc2719200, L_0x7fffc2729ec0;
L_0x7fffc2729b50 .part v0x7fffc2711140_0, 0, 10;
L_0x7fffc2729bf0 .concat [ 10 1 0 0], L_0x7fffc2729b50, L_0x7f01fc2a00f0;
L_0x7fffc2729d80 .arith/sum 11, L_0x7fffc2729bf0, L_0x7f01fc2a0138;
L_0x7fffc2729ec0 .concat [ 11 1 0 0], L_0x7fffc2729d80, L_0x7f01fc2a0180;
L_0x7fffc272a060 .array/port v0x7fffc2719200, L_0x7fffc272a510;
L_0x7fffc272a100 .part v0x7fffc2711140_0, 0, 10;
L_0x7fffc272a210 .concat [ 10 1 0 0], L_0x7fffc272a100, L_0x7f01fc2a01c8;
L_0x7fffc272a350 .arith/sum 11, L_0x7fffc272a210, L_0x7f01fc2a0210;
L_0x7fffc272a510 .concat [ 11 1 0 0], L_0x7fffc272a350, L_0x7f01fc2a0258;
L_0x7fffc272a730 .array/port v0x7fffc2719200, L_0x7fffc272a900;
L_0x7fffc272a860 .part v0x7fffc2711140_0, 0, 10;
L_0x7fffc272a900 .concat [ 10 2 0 0], L_0x7fffc272a860, L_0x7f01fc2a02a0;
L_0x7fffc272aae0 .delay 32 (20,20,20) L_0x7fffc272aae0/d;
L_0x7fffc272aae0/d .concat [ 8 8 8 8], L_0x7fffc272a730, L_0x7fffc272a060, L_0x7fffc2729a70, L_0x7fffc27194d0;
S_0x7fffc263a700 .scope module, "mycomputer" "system" 2 81, 3 5 0, S_0x7fffc264cd80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 32 "PC"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7fffc27165e0_0 .net "ADDRESS", 7 0, v0x7fffc2710310_0;  1 drivers
v0x7fffc2716710_0 .net "BUSYWAIT", 0 0, v0x7fffc2714f70_0;  1 drivers
v0x7fffc27167d0_0 .net "CLK", 0 0, v0x7fffc2717440_0;  1 drivers
v0x7fffc2716870_0 .net "INSTRUCTION", 31 0, L_0x7fffc272aae0;  alias, 1 drivers
v0x7fffc2716910_0 .net "PC", 31 0, v0x7fffc2711140_0;  alias, 1 drivers
v0x7fffc27169b0_0 .net "READ", 0 0, v0x7fffc270cb40_0;  1 drivers
v0x7fffc2716a50_0 .net "READDATA", 7 0, v0x7fffc2715d20_0;  1 drivers
v0x7fffc2716af0_0 .net "RESET", 0 0, v0x7fffc27176f0_0;  1 drivers
v0x7fffc2716c20_0 .net "WRITE", 0 0, v0x7fffc270ceb0_0;  1 drivers
v0x7fffc2716d50_0 .net "WRITEDATA", 7 0, v0x7fffc2711eb0_0;  1 drivers
v0x7fffc2716e10_0 .net "mem_address", 5 0, v0x7fffc2715500_0;  1 drivers
v0x7fffc2716ed0_0 .net "mem_busywait", 0 0, v0x7fffc2713010_0;  1 drivers
v0x7fffc2716fc0_0 .net "mem_read", 0 0, v0x7fffc2715660_0;  1 drivers
v0x7fffc27170b0_0 .net "mem_readdata", 31 0, v0x7fffc2713490_0;  1 drivers
v0x7fffc27171c0_0 .net "mem_write", 0 0, v0x7fffc27158e0_0;  1 drivers
v0x7fffc27172b0_0 .net "mem_writedata", 31 0, v0x7fffc27159b0_0;  1 drivers
S_0x7fffc2642960 .scope module, "c" "cpu" 3 12, 4 17 0, S_0x7fffc263a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /INPUT 1 "BUSYWAIT"
    .port_info 5 /INPUT 8 "READDATA"
    .port_info 6 /OUTPUT 1 "WRITE"
    .port_info 7 /OUTPUT 1 "READ"
    .port_info 8 /OUTPUT 8 "ADDRESS"
    .port_info 9 /OUTPUT 8 "WRITEDATA"
L_0x7fffc272a1a0 .functor AND 1, v0x7fffc270c140_0, v0x7fffc270c770_0, C4<1>, C4<1>;
L_0x7fffc27297d0 .functor NOT 1, v0x7fffc270c140_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272ae00 .functor AND 1, L_0x7fffc27297d0, v0x7fffc270c810_0, C4<1>, C4<1>;
L_0x7fffc272af10 .functor OR 1, v0x7fffc270ca80_0, L_0x7fffc272a1a0, L_0x7fffc272ae00, C4<0>;
v0x7fffc2710230_0 .var "ADDOPERAND", 31 0;
v0x7fffc2710310_0 .var "ADDRESS", 7 0;
v0x7fffc27103d0_0 .net "ALUOP", 2 0, v0x7fffc270c690_0;  1 drivers
v0x7fffc2710470_0 .net "ALURESULT", 7 0, v0x7fffc270be10_0;  1 drivers
v0x7fffc2710580_0 .net "ANDOUT1", 0 0, L_0x7fffc272a1a0;  1 drivers
v0x7fffc2710690_0 .net "ANDOUT2", 0 0, L_0x7fffc272ae00;  1 drivers
v0x7fffc2710750_0 .net "BEQSIGNAL", 0 0, v0x7fffc270c770_0;  1 drivers
v0x7fffc27107f0_0 .net "BNESIGNAL", 0 0, v0x7fffc270c810_0;  1 drivers
v0x7fffc2710890_0 .net "BUSYWAIT", 0 0, v0x7fffc2714f70_0;  alias, 1 drivers
v0x7fffc2710930_0 .net "CLK", 0 0, v0x7fffc2717440_0;  alias, 1 drivers
v0x7fffc2710a00_0 .var "IMMRDIATE", 7 0;
v0x7fffc2710ad0_0 .net "INSTRUCTION", 31 0, L_0x7fffc272aae0;  alias, 1 drivers
v0x7fffc2710b70_0 .net "JSIGNAL", 0 0, v0x7fffc270ca80_0;  1 drivers
v0x7fffc2710c10_0 .net "MUX1OUT", 7 0, v0x7fffc270d630_0;  1 drivers
v0x7fffc2710d00_0 .net "MUX2OUT", 7 0, v0x7fffc270dd10_0;  1 drivers
v0x7fffc2710da0_0 .net "NEGATIVEVALUE", 7 0, v0x7fffc26309b0_0;  1 drivers
v0x7fffc2710e90_0 .var "OFFSET", 7 0;
v0x7fffc2711060_0 .var "OPCODE", 7 0;
v0x7fffc2711140_0 .var "PC", 31 0;
v0x7fffc2711220_0 .net "PCMUXRESULT", 31 0, v0x7fffc270ea50_0;  1 drivers
v0x7fffc27112e0_0 .var "PCPLUS4", 31 0;
v0x7fffc27113d0_0 .net "PCPLUSOFFSET", 31 0, v0x7fffc270e440_0;  1 drivers
v0x7fffc27114e0_0 .net "READ", 0 0, v0x7fffc270cb40_0;  alias, 1 drivers
v0x7fffc2711580_0 .net "READDATA", 7 0, v0x7fffc2715d20_0;  alias, 1 drivers
v0x7fffc2711620_0 .var "READREG1", 2 0;
v0x7fffc27116c0_0 .var "READREG2", 2 0;
v0x7fffc2711790_0 .net "REGIN", 7 0, v0x7fffc2626c20_0;  1 drivers
v0x7fffc2711880_0 .net "REGOUT1", 7 0, v0x7fffc270f330_0;  1 drivers
v0x7fffc2711940_0 .net "REGOUT2", 7 0, v0x7fffc270f520_0;  1 drivers
v0x7fffc2711a00_0 .net "RESET", 0 0, v0x7fffc27176f0_0;  alias, 1 drivers
v0x7fffc2711aa0_0 .net "SELECT1", 0 0, v0x7fffc270cc00_0;  1 drivers
v0x7fffc2711b90_0 .net "SELECT2", 0 0, v0x7fffc270ccc0_0;  1 drivers
v0x7fffc2711c80_0 .net "SELECT3", 0 0, L_0x7fffc272af10;  1 drivers
v0x7fffc2711d20_0 .net "SELECT4", 0 0, v0x7fffc270ce10_0;  1 drivers
v0x7fffc2711e10_0 .net "WRITE", 0 0, v0x7fffc270ceb0_0;  alias, 1 drivers
v0x7fffc2711eb0_0 .var "WRITEDATA", 7 0;
v0x7fffc2711f50_0 .net "WRITEENABLE", 0 0, v0x7fffc270cf50_0;  1 drivers
v0x7fffc2711ff0_0 .var "WRITENEW", 0 0;
v0x7fffc27120c0_0 .var "WRITEREG", 2 0;
v0x7fffc2712190_0 .net "ZERO", 0 0, v0x7fffc270c140_0;  1 drivers
v0x7fffc2712260_0 .net "ZEROBAR", 0 0, L_0x7fffc27297d0;  1 drivers
E_0x7fffc25193e0 .event edge, v0x7fffc268d910_0;
E_0x7fffc2517a40 .event edge, v0x7fffc270cf50_0, v0x7fffc270c8e0_0;
E_0x7fffc2517b80 .event edge, v0x7fffc2710e90_0;
E_0x7fffc2517dd0 .event edge, v0x7fffc2711140_0;
S_0x7fffc2643b40 .scope module, "datamem" "mux" 4 80, 5 5 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc26c1b50_0 .net "DATA0", 7 0, v0x7fffc270be10_0;  alias, 1 drivers
v0x7fffc26c2d90_0 .net "DATA1", 7 0, v0x7fffc2715d20_0;  alias, 1 drivers
v0x7fffc2626c20_0 .var "OUT", 7 0;
v0x7fffc2630ff0_0 .net "SELECT", 0 0, v0x7fffc270ce10_0;  alias, 1 drivers
E_0x7fffc26d4620 .event edge, v0x7fffc2630ff0_0, v0x7fffc26c2d90_0, v0x7fffc26c1b50_0;
S_0x7fffc26497a0 .scope module, "my2scomplement" "complementer" 4 136, 6 4 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "complement"
v0x7fffc26310f0_0 .var *"_s0", 7 0; Local signal
v0x7fffc26309b0_0 .var "complement", 7 0;
v0x7fffc2630ab0_0 .net "data", 7 0, v0x7fffc270f520_0;  alias, 1 drivers
E_0x7fffc2633860 .event edge, v0x7fffc2630ab0_0;
S_0x7fffc264a9a0 .scope module, "myalu" "alu" 4 150, 7 69 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /OUTPUT 1 "ZERO"
    .port_info 4 /INPUT 3 "SELECT"
v0x7fffc270b7a0_0 .net "ADDwire", 7 0, v0x7fffc268ca30_0;  1 drivers
v0x7fffc270b880_0 .net "ANDwire", 7 0, v0x7fffc268b370_0;  1 drivers
v0x7fffc270b920_0 .net "ASwire", 7 0, v0x7fffc26da730_0;  1 drivers
v0x7fffc270ba20_0 .net "DATA1", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc270bac0_0 .net "DATA2", 7 0, v0x7fffc270dd10_0;  alias, 1 drivers
v0x7fffc270bbb0_0 .net "FWwire", 7 0, v0x7fffc268a0e0_0;  1 drivers
v0x7fffc270bc70_0 .net "LSwire", 7 0, v0x7fffc26e8ed0_0;  1 drivers
v0x7fffc270bd40_0 .net "ORwire", 7 0, v0x7fffc2686bf0_0;  1 drivers
v0x7fffc270be10_0 .var "RESULT", 7 0;
v0x7fffc270bee0_0 .net "ROwire", 7 0, v0x7fffc270b250_0;  1 drivers
v0x7fffc270bfb0_0 .net "RSwire", 7 0, v0x7fffc26fa140_0;  1 drivers
v0x7fffc270c080_0 .net "SELECT", 2 0, v0x7fffc270c690_0;  alias, 1 drivers
v0x7fffc270c140_0 .var "ZERO", 0 0;
E_0x7fffc2685000 .event edge, v0x7fffc26c1b50_0;
E_0x7fffc2685060/0 .event edge, v0x7fffc270c080_0, v0x7fffc268a0e0_0, v0x7fffc268ca30_0, v0x7fffc268b370_0;
E_0x7fffc2685060/1 .event edge, v0x7fffc2686bf0_0, v0x7fffc26e8ed0_0, v0x7fffc26fa140_0, v0x7fffc26da730_0;
E_0x7fffc2685060/2 .event edge, v0x7fffc270b250_0;
E_0x7fffc2685060 .event/or E_0x7fffc2685060/0, E_0x7fffc2685060/1, E_0x7fffc2685060/2;
L_0x7fffc2733c90 .part v0x7fffc270dd10_0, 0, 3;
L_0x7fffc273e5d0 .part v0x7fffc270dd10_0, 0, 3;
L_0x7fffc27487a0 .part v0x7fffc270dd10_0, 0, 3;
L_0x7fffc2752fb0 .part v0x7fffc270dd10_0, 0, 3;
S_0x7fffc264bba0 .scope module, "myADD" "ADD_Module" 7 78, 8 40 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc268d910_0 .net "DATA1", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc268da10_0 .net "DATA2", 7 0, v0x7fffc270dd10_0;  alias, 1 drivers
v0x7fffc268ca30_0 .var "RESULT", 7 0;
E_0x7fffc268dd90 .event edge, v0x7fffc268da10_0, v0x7fffc268d910_0;
S_0x7fffc268c640 .scope module, "myAND" "AND_Module" 7 79, 9 39 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc268b760_0 .net "DATA1", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc268b820_0 .net "DATA2", 7 0, v0x7fffc270dd10_0;  alias, 1 drivers
v0x7fffc268b370_0 .var "RESULT", 7 0;
S_0x7fffc268a470 .scope module, "myFORWARD" "FORWARD_Module" 7 77, 10 34 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x7fffc2684840_0 .net "DATA2", 7 0, v0x7fffc270dd10_0;  alias, 1 drivers
v0x7fffc268a0e0_0 .var "RESULT", 7 0;
E_0x7fffc2684800 .event edge, v0x7fffc268da10_0;
S_0x7fffc2689ce0 .scope module, "myOR" "OR_Module" 7 80, 11 39 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc26888d0_0 .net "DATA1", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26880f0_0 .net "DATA2", 7 0, v0x7fffc270dd10_0;  alias, 1 drivers
v0x7fffc2686bf0_0 .var "RESULT", 7 0;
S_0x7fffc2686460 .scope module, "myarithshifter" "RIGHTSHIFTER" 7 83, 12 96 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f01fc2a0600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc26da510_0 .net "A", 0 0, L_0x7f01fc2a0600;  1 drivers
L_0x7f01fc2a0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc26da5d0_0 .net "C", 0 0, L_0x7f01fc2a0648;  1 drivers
v0x7fffc26da690_0 .net "DATA", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26da730_0 .var "OUT", 7 0;
v0x7fffc26da7f0_0 .net "S", 2 0, L_0x7fffc27487a0;  1 drivers
v0x7fffc26da8d0_0 .net "WIRE1", 7 0, L_0x7fffc2740f60;  1 drivers
v0x7fffc26da9e0_0 .net "WIRE2", 7 0, L_0x7fffc2744550;  1 drivers
v0x7fffc26daaf0_0 .net "WIRE3", 7 0, L_0x7fffc2748150;  1 drivers
E_0x7fffc268b8c0 .event edge, v0x7fffc268d910_0, v0x7fffc26da7f0_0, v0x7fffc26a60b0_0, v0x7fffc2678a70_0;
L_0x7fffc27415e0 .part L_0x7fffc27487a0, 0, 1;
L_0x7fffc2744b40 .part L_0x7fffc27487a0, 1, 1;
L_0x7fffc2748700 .part L_0x7fffc27487a0, 2, 1;
S_0x7fffc267a700 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffc2686460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26636f0_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26637b0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc2666f70_0 .net "S", 0 0, L_0x7fffc27415e0;  1 drivers
v0x7fffc2667040_0 .net "X", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26670e0_0 .net "Y", 7 0, L_0x7fffc2740f60;  alias, 1 drivers
L_0x7fffc273eac0 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc273ebb0 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc273eca0 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc273f040 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc273f160 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc273f500 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc273f630 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc273fc10 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc273fd50 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc27400f0 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc27401e0 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc2740560 .part v0x7fffc270f330_0, 2, 1;
L_0x7fffc27406c0 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc2740a90 .part v0x7fffc270f330_0, 1, 1;
L_0x7fffc2740c00 .part v0x7fffc270f330_0, 2, 1;
LS_0x7fffc2740f60_0_0 .concat8 [ 1 1 1 1], L_0x7fffc2740e20, L_0x7fffc2740950, L_0x7fffc2740420, L_0x7fffc273ffe0;
LS_0x7fffc2740f60_0_4 .concat8 [ 1 1 1 1], L_0x7fffc273fad0, L_0x7fffc273f3f0, L_0x7fffc273ef30, L_0x7fffc273e920;
L_0x7fffc2740f60 .concat8 [ 4 4 0 0], LS_0x7fffc2740f60_0_0, LS_0x7fffc2740f60_0_4;
L_0x7fffc2741360 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc2741450 .part v0x7fffc270f330_0, 1, 1;
S_0x7fffc2681d80 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2740650 .functor AND 1, L_0x7fffc2740cf0, L_0x7fffc2741360, C4<1>, C4<1>;
L_0x7fffc2740cf0 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc2740db0 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc2741450, C4<1>, C4<1>;
L_0x7fffc2740e20 .functor OR 1, L_0x7fffc2740650, L_0x7fffc2740db0, C4<0>, C4<0>;
v0x7fffc2680ea0_0 .net "AND1OUT", 0 0, L_0x7fffc2740650;  1 drivers
v0x7fffc2680f60_0 .net "AND2OUT", 0 0, L_0x7fffc2740db0;  1 drivers
v0x7fffc2680ab0_0 .net "IN0", 0 0, L_0x7fffc2741360;  1 drivers
v0x7fffc2680b80_0 .net "IN1", 0 0, L_0x7fffc2741450;  1 drivers
v0x7fffc267fbd0_0 .net "OUT", 0 0, L_0x7fffc2740e20;  1 drivers
v0x7fffc267fc90_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc267f7e0_0 .net *"_s0", 0 0, L_0x7fffc2740cf0;  1 drivers
S_0x7fffc2679f10 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27407b0 .functor AND 1, L_0x7fffc2740820, L_0x7fffc2740a90, C4<1>, C4<1>;
L_0x7fffc2740820 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc27408e0 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc2740c00, C4<1>, C4<1>;
L_0x7fffc2740950 .functor OR 1, L_0x7fffc27407b0, L_0x7fffc27408e0, C4<0>, C4<0>;
v0x7fffc267e980_0 .net "AND1OUT", 0 0, L_0x7fffc27407b0;  1 drivers
v0x7fffc267e510_0 .net "AND2OUT", 0 0, L_0x7fffc27408e0;  1 drivers
v0x7fffc267e5d0_0 .net "IN0", 0 0, L_0x7fffc2740a90;  1 drivers
v0x7fffc267d630_0 .net "IN1", 0 0, L_0x7fffc2740c00;  1 drivers
v0x7fffc267d6f0_0 .net "OUT", 0 0, L_0x7fffc2740950;  1 drivers
v0x7fffc267d240_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc267d310_0 .net *"_s0", 0 0, L_0x7fffc2740820;  1 drivers
S_0x7fffc267c340 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2740280 .functor AND 1, L_0x7fffc27402f0, L_0x7fffc2740560, C4<1>, C4<1>;
L_0x7fffc27402f0 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc27403b0 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc27406c0, C4<1>, C4<1>;
L_0x7fffc2740420 .functor OR 1, L_0x7fffc2740280, L_0x7fffc27403b0, C4<0>, C4<0>;
v0x7fffc267bfe0_0 .net "AND1OUT", 0 0, L_0x7fffc2740280;  1 drivers
v0x7fffc267bbb0_0 .net "AND2OUT", 0 0, L_0x7fffc27403b0;  1 drivers
v0x7fffc267bc70_0 .net "IN0", 0 0, L_0x7fffc2740560;  1 drivers
v0x7fffc2670700_0 .net "IN1", 0 0, L_0x7fffc27406c0;  1 drivers
v0x7fffc26707c0_0 .net "OUT", 0 0, L_0x7fffc2740420;  1 drivers
v0x7fffc2670320_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc2670410_0 .net *"_s0", 0 0, L_0x7fffc27402f0;  1 drivers
S_0x7fffc2677410 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273fe40 .functor AND 1, L_0x7fffc273feb0, L_0x7fffc27400f0, C4<1>, C4<1>;
L_0x7fffc273feb0 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc273ff70 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc27401e0, C4<1>, C4<1>;
L_0x7fffc273ffe0 .functor OR 1, L_0x7fffc273fe40, L_0x7fffc273ff70, C4<0>, C4<0>;
v0x7fffc2677900_0 .net "AND1OUT", 0 0, L_0x7fffc273fe40;  1 drivers
v0x7fffc2676550_0 .net "AND2OUT", 0 0, L_0x7fffc273ff70;  1 drivers
v0x7fffc2676610_0 .net "IN0", 0 0, L_0x7fffc27400f0;  1 drivers
v0x7fffc2676170_0 .net "IN1", 0 0, L_0x7fffc27401e0;  1 drivers
v0x7fffc2676210_0 .net "OUT", 0 0, L_0x7fffc273ffe0;  1 drivers
v0x7fffc26752d0_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc266ff10_0 .net *"_s0", 0 0, L_0x7fffc273feb0;  1 drivers
S_0x7fffc2674e70 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273f720 .functor AND 1, L_0x7fffc273f790, L_0x7fffc273fc10, C4<1>, C4<1>;
L_0x7fffc273f790 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc273fa60 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc273fd50, C4<1>, C4<1>;
L_0x7fffc273fad0 .functor OR 1, L_0x7fffc273f720, L_0x7fffc273fa60, C4<0>, C4<0>;
v0x7fffc2674050_0 .net "AND1OUT", 0 0, L_0x7fffc273f720;  1 drivers
v0x7fffc2673ba0_0 .net "AND2OUT", 0 0, L_0x7fffc273fa60;  1 drivers
v0x7fffc2673c60_0 .net "IN0", 0 0, L_0x7fffc273fc10;  1 drivers
v0x7fffc26b0690_0 .net "IN1", 0 0, L_0x7fffc273fd50;  1 drivers
v0x7fffc26b0750_0 .net "OUT", 0 0, L_0x7fffc273fad0;  1 drivers
v0x7fffc26a4b00_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc26a4ba0_0 .net *"_s0", 0 0, L_0x7fffc273f790;  1 drivers
S_0x7fffc26a4810 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273f250 .functor AND 1, L_0x7fffc273f2c0, L_0x7fffc273f500, C4<1>, C4<1>;
L_0x7fffc273f2c0 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc273f380 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc273f630, C4<1>, C4<1>;
L_0x7fffc273f3f0 .functor OR 1, L_0x7fffc273f250, L_0x7fffc273f380, C4<0>, C4<0>;
v0x7fffc2699f10_0 .net "AND1OUT", 0 0, L_0x7fffc273f250;  1 drivers
v0x7fffc2699fd0_0 .net "AND2OUT", 0 0, L_0x7fffc273f380;  1 drivers
v0x7fffc266dcd0_0 .net "IN0", 0 0, L_0x7fffc273f500;  1 drivers
v0x7fffc266dda0_0 .net "IN1", 0 0, L_0x7fffc273f630;  1 drivers
v0x7fffc2662140_0 .net "OUT", 0 0, L_0x7fffc273f3f0;  1 drivers
v0x7fffc2662250_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc2661ed0_0 .net *"_s0", 0 0, L_0x7fffc273f2c0;  1 drivers
S_0x7fffc264d0c0 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273ed90 .functor AND 1, L_0x7fffc273ee00, L_0x7fffc273f040, C4<1>, C4<1>;
L_0x7fffc273ee00 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc273eec0 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc273f160, C4<1>, C4<1>;
L_0x7fffc273ef30 .functor OR 1, L_0x7fffc273ed90, L_0x7fffc273eec0, C4<0>, C4<0>;
v0x7fffc268f1b0_0 .net "AND1OUT", 0 0, L_0x7fffc273ed90;  1 drivers
v0x7fffc268f290_0 .net "AND2OUT", 0 0, L_0x7fffc273eec0;  1 drivers
v0x7fffc268eec0_0 .net "IN0", 0 0, L_0x7fffc273f040;  1 drivers
v0x7fffc268ef60_0 .net "IN1", 0 0, L_0x7fffc273f160;  1 drivers
v0x7fffc2683620_0 .net "OUT", 0 0, L_0x7fffc273ef30;  1 drivers
v0x7fffc2683730_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc2683330_0 .net *"_s0", 0 0, L_0x7fffc273ee00;  1 drivers
S_0x7fffc266d9e0 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffc267a700;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc273e670 .functor AND 1, L_0x7fffc27415e0, L_0x7f01fc2a0648, L_0x7fffc273eac0, C4<1>;
L_0x7fffc273e6e0 .functor AND 1, L_0x7fffc27415e0, L_0x7fffc273e750, L_0x7f01fc2a0600, L_0x7fffc273ebb0;
L_0x7fffc273e750 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc273e7c0 .functor AND 1, L_0x7fffc273e860, L_0x7fffc273eca0, C4<1>, C4<1>;
L_0x7fffc273e860 .functor NOT 1, L_0x7fffc27415e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc273e920 .functor OR 1, L_0x7fffc273e670, L_0x7fffc273e6e0, L_0x7fffc273e7c0, C4<0>;
v0x7fffc2678a70_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26a60b0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26a6170_0 .net "OUT", 0 0, L_0x7fffc273e920;  1 drivers
v0x7fffc26a6210_0 .net "S", 0 0, L_0x7fffc27415e0;  alias, 1 drivers
v0x7fffc26a9930_0 .net "WIRE1", 0 0, L_0x7fffc273e670;  1 drivers
v0x7fffc26a99f0_0 .net "WIRE2", 0 0, L_0x7fffc273e6e0;  1 drivers
v0x7fffc26a7cf0_0 .net "WIRE3", 0 0, L_0x7fffc273e7c0;  1 drivers
v0x7fffc26a7db0_0 .net "X0", 0 0, L_0x7fffc273eac0;  1 drivers
v0x7fffc269b800_0 .net "X1", 0 0, L_0x7fffc273ebb0;  1 drivers
v0x7fffc269b8c0_0 .net "X2", 0 0, L_0x7fffc273eca0;  1 drivers
v0x7fffc269a1c0_0 .net *"_s0", 0 0, L_0x7fffc273e750;  1 drivers
v0x7fffc269a2a0_0 .net *"_s2", 0 0, L_0x7fffc273e860;  1 drivers
S_0x7fffc2665330 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffc2686460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc255f680_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc255f7d0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc24db380_0 .net "S", 0 0, L_0x7fffc2744b40;  1 drivers
v0x7fffc24db420_0 .net "X", 7 0, L_0x7fffc2740f60;  alias, 1 drivers
v0x7fffc24db4c0_0 .net "Y", 7 0, L_0x7fffc2744550;  alias, 1 drivers
L_0x7fffc2741ae0 .part L_0x7fffc2740f60, 1, 1;
L_0x7fffc2741bd0 .part L_0x7fffc2740f60, 7, 1;
L_0x7fffc2741c70 .part L_0x7fffc2740f60, 7, 1;
L_0x7fffc2742300 .part L_0x7fffc2740f60, 0, 1;
L_0x7fffc2742420 .part L_0x7fffc2740f60, 7, 1;
L_0x7fffc2742510 .part L_0x7fffc2740f60, 6, 1;
L_0x7fffc2742b00 .part L_0x7fffc2740f60, 5, 1;
L_0x7fffc2742bf0 .part L_0x7fffc2740f60, 7, 1;
L_0x7fffc2743010 .part L_0x7fffc2740f60, 4, 1;
L_0x7fffc2743100 .part L_0x7fffc2740f60, 6, 1;
L_0x7fffc2743480 .part L_0x7fffc2740f60, 3, 1;
L_0x7fffc2743570 .part L_0x7fffc2740f60, 5, 1;
L_0x7fffc27439b0 .part L_0x7fffc2740f60, 2, 1;
L_0x7fffc26d4790 .part L_0x7fffc2740f60, 4, 1;
L_0x7fffc2743fd0 .part L_0x7fffc2740f60, 1, 1;
L_0x7fffc27440c0 .part L_0x7fffc2740f60, 3, 1;
LS_0x7fffc2744550_0_0 .concat8 [ 1 1 1 1], L_0x7fffc27443e0, L_0x7fffc2743e60, L_0x7fffc2743870, L_0x7fffc2743340;
LS_0x7fffc2744550_0_4 .concat8 [ 1 1 1 1], L_0x7fffc2742ed0, L_0x7fffc27429f0, L_0x7fffc2742160, L_0x7fffc2741980;
L_0x7fffc2744550 .concat8 [ 4 4 0 0], LS_0x7fffc2744550_0_0, LS_0x7fffc2744550_0_4;
L_0x7fffc27448c0 .part L_0x7fffc2740f60, 0, 1;
L_0x7fffc2744a50 .part L_0x7fffc2740f60, 2, 1;
S_0x7fffc2658ec0 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2744240 .functor AND 1, L_0x7fffc27442b0, L_0x7fffc27448c0, C4<1>, C4<1>;
L_0x7fffc27442b0 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2744370 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2744a50, C4<1>, C4<1>;
L_0x7fffc27443e0 .functor OR 1, L_0x7fffc2744240, L_0x7fffc2744370, C4<0>, C4<0>;
v0x7fffc2657880_0 .net "AND1OUT", 0 0, L_0x7fffc2744240;  1 drivers
v0x7fffc2657920_0 .net "AND2OUT", 0 0, L_0x7fffc2744370;  1 drivers
v0x7fffc26579e0_0 .net "IN0", 0 0, L_0x7fffc27448c0;  1 drivers
v0x7fffc26575e0_0 .net "IN1", 0 0, L_0x7fffc2744a50;  1 drivers
v0x7fffc26576a0_0 .net "OUT", 0 0, L_0x7fffc27443e0;  1 drivers
v0x7fffc2684bd0_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2684c90_0 .net *"_s0", 0 0, L_0x7fffc27442b0;  1 drivers
S_0x7fffc2688450 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2743660 .functor AND 1, L_0x7fffc2743d30, L_0x7fffc2743fd0, C4<1>, C4<1>;
L_0x7fffc2743d30 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2743df0 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc27440c0, C4<1>, C4<1>;
L_0x7fffc2743e60 .functor OR 1, L_0x7fffc2743660, L_0x7fffc2743df0, C4<0>, C4<0>;
v0x7fffc2686810_0 .net "AND1OUT", 0 0, L_0x7fffc2743660;  1 drivers
v0x7fffc26868b0_0 .net "AND2OUT", 0 0, L_0x7fffc2743df0;  1 drivers
v0x7fffc2686970_0 .net "IN0", 0 0, L_0x7fffc2743fd0;  1 drivers
v0x7fffc267a320_0 .net "IN1", 0 0, L_0x7fffc27440c0;  1 drivers
v0x7fffc267a3e0_0 .net "OUT", 0 0, L_0x7fffc2743e60;  1 drivers
v0x7fffc2678ce0_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2678d80_0 .net *"_s0", 0 0, L_0x7fffc2743d30;  1 drivers
S_0x7fffc253aa50 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27436d0 .functor AND 1, L_0x7fffc2743740, L_0x7fffc27439b0, C4<1>, C4<1>;
L_0x7fffc2743740 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2743800 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc26d4790, C4<1>, C4<1>;
L_0x7fffc2743870 .functor OR 1, L_0x7fffc27436d0, L_0x7fffc2743800, C4<0>, C4<0>;
v0x7fffc253acc0_0 .net "AND1OUT", 0 0, L_0x7fffc27436d0;  1 drivers
v0x7fffc253ad80_0 .net "AND2OUT", 0 0, L_0x7fffc2743800;  1 drivers
v0x7fffc253d9a0_0 .net "IN0", 0 0, L_0x7fffc27439b0;  1 drivers
v0x7fffc253da90_0 .net "IN1", 0 0, L_0x7fffc26d4790;  1 drivers
v0x7fffc253db50_0 .net "OUT", 0 0, L_0x7fffc2743870;  1 drivers
v0x7fffc253dc60_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc255c3a0_0 .net *"_s0", 0 0, L_0x7fffc2743740;  1 drivers
S_0x7fffc255c500 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27431f0 .functor AND 1, L_0x7fffc2743260, L_0x7fffc2743480, C4<1>, C4<1>;
L_0x7fffc2743260 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc27432d0 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2743570, C4<1>, C4<1>;
L_0x7fffc2743340 .functor OR 1, L_0x7fffc27431f0, L_0x7fffc27432d0, C4<0>, C4<0>;
v0x7fffc255c6f0_0 .net "AND1OUT", 0 0, L_0x7fffc27431f0;  1 drivers
v0x7fffc25441d0_0 .net "AND2OUT", 0 0, L_0x7fffc27432d0;  1 drivers
v0x7fffc2544290_0 .net "IN0", 0 0, L_0x7fffc2743480;  1 drivers
v0x7fffc2544330_0 .net "IN1", 0 0, L_0x7fffc2743570;  1 drivers
v0x7fffc25443f0_0 .net "OUT", 0 0, L_0x7fffc2743340;  1 drivers
v0x7fffc2544500_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2562c40_0 .net *"_s0", 0 0, L_0x7fffc2743260;  1 drivers
S_0x7fffc2562da0 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2742d30 .functor AND 1, L_0x7fffc2742da0, L_0x7fffc2743010, C4<1>, C4<1>;
L_0x7fffc2742da0 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2742e60 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2743100, C4<1>, C4<1>;
L_0x7fffc2742ed0 .functor OR 1, L_0x7fffc2742d30, L_0x7fffc2742e60, C4<0>, C4<0>;
v0x7fffc2591c30_0 .net "AND1OUT", 0 0, L_0x7fffc2742d30;  1 drivers
v0x7fffc2591d10_0 .net "AND2OUT", 0 0, L_0x7fffc2742e60;  1 drivers
v0x7fffc2591dd0_0 .net "IN0", 0 0, L_0x7fffc2743010;  1 drivers
v0x7fffc2591e70_0 .net "IN1", 0 0, L_0x7fffc2743100;  1 drivers
v0x7fffc2591f30_0 .net "OUT", 0 0, L_0x7fffc2742ed0;  1 drivers
v0x7fffc2570e20_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2570ec0_0 .net *"_s0", 0 0, L_0x7fffc2742da0;  1 drivers
S_0x7fffc2571020 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2742640 .functor AND 1, L_0x7fffc27426b0, L_0x7fffc2742b00, C4<1>, C4<1>;
L_0x7fffc27426b0 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2742770 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2742bf0, C4<1>, C4<1>;
L_0x7fffc27429f0 .functor OR 1, L_0x7fffc2742640, L_0x7fffc2742770, C4<0>, C4<0>;
v0x7fffc25793d0_0 .net "AND1OUT", 0 0, L_0x7fffc2742640;  1 drivers
v0x7fffc25794b0_0 .net "AND2OUT", 0 0, L_0x7fffc2742770;  1 drivers
v0x7fffc2579570_0 .net "IN0", 0 0, L_0x7fffc2742b00;  1 drivers
v0x7fffc2579610_0 .net "IN1", 0 0, L_0x7fffc2742bf0;  1 drivers
v0x7fffc25796d0_0 .net "OUT", 0 0, L_0x7fffc27429f0;  1 drivers
v0x7fffc255d670_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc255d710_0 .net *"_s0", 0 0, L_0x7fffc27426b0;  1 drivers
S_0x7fffc255d870 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2741d60 .functor AND 1, L_0x7fffc2744b40, L_0x7f01fc2a0648, L_0x7fffc2742300, C4<1>;
L_0x7fffc2741dd0 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2741e40, L_0x7f01fc2a0600, L_0x7fffc2742420;
L_0x7fffc2741e40 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc26d9620 .functor AND 1, L_0x7fffc26d96c0, L_0x7fffc2742510, C4<1>, C4<1>;
L_0x7fffc26d96c0 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2742160 .functor OR 1, L_0x7fffc2741d60, L_0x7fffc2741dd0, L_0x7fffc26d9620, C4<0>;
v0x7fffc251b430_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc251b540_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc251b650_0 .net "OUT", 0 0, L_0x7fffc2742160;  1 drivers
v0x7fffc2529de0_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2529e80_0 .net "WIRE1", 0 0, L_0x7fffc2741d60;  1 drivers
v0x7fffc2529f70_0 .net "WIRE2", 0 0, L_0x7fffc2741dd0;  1 drivers
v0x7fffc252a030_0 .net "WIRE3", 0 0, L_0x7fffc26d9620;  1 drivers
v0x7fffc252a0f0_0 .net "X0", 0 0, L_0x7fffc2742300;  1 drivers
v0x7fffc252db60_0 .net "X1", 0 0, L_0x7fffc2742420;  1 drivers
v0x7fffc252dc20_0 .net "X2", 0 0, L_0x7fffc2742510;  1 drivers
v0x7fffc252dce0_0 .net *"_s0", 0 0, L_0x7fffc2741e40;  1 drivers
v0x7fffc252ddc0_0 .net *"_s2", 0 0, L_0x7fffc26d96c0;  1 drivers
S_0x7fffc2531cf0 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffc2665330;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2741680 .functor AND 1, L_0x7fffc2744b40, L_0x7f01fc2a0648, L_0x7fffc2741ae0, C4<1>;
L_0x7fffc27416f0 .functor AND 1, L_0x7fffc2744b40, L_0x7fffc2741760, L_0x7f01fc2a0600, L_0x7fffc2741bd0;
L_0x7fffc2741760 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc2741820 .functor AND 1, L_0x7fffc27418c0, L_0x7fffc2741c70, C4<1>, C4<1>;
L_0x7fffc27418c0 .functor NOT 1, L_0x7fffc2744b40, C4<0>, C4<0>, C4<0>;
L_0x7fffc2741980 .functor OR 1, L_0x7fffc2741680, L_0x7fffc27416f0, L_0x7fffc2741820, C4<0>;
v0x7fffc2531f20_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc2531fe0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc2536100_0 .net "OUT", 0 0, L_0x7fffc2741980;  1 drivers
v0x7fffc25361a0_0 .net "S", 0 0, L_0x7fffc2744b40;  alias, 1 drivers
v0x7fffc2536240_0 .net "WIRE1", 0 0, L_0x7fffc2741680;  1 drivers
v0x7fffc25362e0_0 .net "WIRE2", 0 0, L_0x7fffc27416f0;  1 drivers
v0x7fffc25363a0_0 .net "WIRE3", 0 0, L_0x7fffc2741820;  1 drivers
v0x7fffc2536460_0 .net "X0", 0 0, L_0x7fffc2741ae0;  1 drivers
v0x7fffc2561510_0 .net "X1", 0 0, L_0x7fffc2741bd0;  1 drivers
v0x7fffc2561660_0 .net "X2", 0 0, L_0x7fffc2741c70;  1 drivers
v0x7fffc2561720_0 .net *"_s0", 0 0, L_0x7fffc2741760;  1 drivers
v0x7fffc2561800_0 .net *"_s2", 0 0, L_0x7fffc27418c0;  1 drivers
S_0x7fffc24db600 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffc2686460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26da000_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26da0c0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26da180_0 .net "S", 0 0, L_0x7fffc2748700;  1 drivers
v0x7fffc26da330_0 .net "X", 7 0, L_0x7fffc2744550;  alias, 1 drivers
v0x7fffc26da3d0_0 .net "Y", 7 0, L_0x7fffc2748150;  alias, 1 drivers
L_0x7fffc2745090 .part L_0x7fffc2744550, 3, 1;
L_0x7fffc2745180 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc2745220 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc27457b0 .part L_0x7fffc2744550, 2, 1;
L_0x7fffc27458d0 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc27459c0 .part L_0x7fffc2744550, 6, 1;
L_0x7fffc2746320 .part L_0x7fffc2744550, 1, 1;
L_0x7fffc2746410 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc2746550 .part L_0x7fffc2744550, 5, 1;
L_0x7fffc2746b30 .part L_0x7fffc2744550, 0, 1;
L_0x7fffc2746c20 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc2746cc0 .part L_0x7fffc2744550, 4, 1;
L_0x7fffc2747100 .part L_0x7fffc2744550, 3, 1;
L_0x7fffc26c8a90 .part L_0x7fffc2744550, 7, 1;
L_0x7fffc2747670 .part L_0x7fffc2744550, 2, 1;
L_0x7fffc2747760 .part L_0x7fffc2744550, 6, 1;
L_0x7fffc2747bc0 .part L_0x7fffc2744550, 1, 1;
L_0x7fffc2747cb0 .part L_0x7fffc2744550, 5, 1;
LS_0x7fffc2748150_0_0 .concat8 [ 1 1 1 1], L_0x7fffc2747fe0, L_0x7fffc2747a80, L_0x7fffc2747530, L_0x7fffc2746fc0;
LS_0x7fffc2748150_0_4 .concat8 [ 1 1 1 1], L_0x7fffc27469a0, L_0x7fffc2746150, L_0x7fffc2745610, L_0x7fffc2744f30;
L_0x7fffc2748150 .concat8 [ 4 4 0 0], LS_0x7fffc2748150_0_0, LS_0x7fffc2748150_0_4;
L_0x7fffc2748510 .part L_0x7fffc2744550, 0, 1;
L_0x7fffc2747da0 .part L_0x7fffc2744550, 4, 1;
S_0x7fffc258dd60 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2747e40 .functor AND 1, L_0x7fffc2747eb0, L_0x7fffc2748510, C4<1>, C4<1>;
L_0x7fffc2747eb0 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2747f70 .functor AND 1, L_0x7fffc2748700, L_0x7fffc2747da0, C4<1>, C4<1>;
L_0x7fffc2747fe0 .functor OR 1, L_0x7fffc2747e40, L_0x7fffc2747f70, C4<0>, C4<0>;
v0x7fffc258df80_0 .net "AND1OUT", 0 0, L_0x7fffc2747e40;  1 drivers
v0x7fffc258e060_0 .net "AND2OUT", 0 0, L_0x7fffc2747f70;  1 drivers
v0x7fffc252b680_0 .net "IN0", 0 0, L_0x7fffc2748510;  1 drivers
v0x7fffc252b750_0 .net "IN1", 0 0, L_0x7fffc2747da0;  1 drivers
v0x7fffc252b810_0 .net "OUT", 0 0, L_0x7fffc2747fe0;  1 drivers
v0x7fffc252b920_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc252b9e0_0 .net *"_s0", 0 0, L_0x7fffc2747eb0;  1 drivers
S_0x7fffc2519d70 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27478e0 .functor AND 1, L_0x7fffc2747950, L_0x7fffc2747bc0, C4<1>, C4<1>;
L_0x7fffc2747950 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2747a10 .functor AND 1, L_0x7fffc2748700, L_0x7fffc2747cb0, C4<1>, C4<1>;
L_0x7fffc2747a80 .functor OR 1, L_0x7fffc27478e0, L_0x7fffc2747a10, C4<0>, C4<0>;
v0x7fffc2519fd0_0 .net "AND1OUT", 0 0, L_0x7fffc27478e0;  1 drivers
v0x7fffc251a090_0 .net "AND2OUT", 0 0, L_0x7fffc2747a10;  1 drivers
v0x7fffc26d5460_0 .net "IN0", 0 0, L_0x7fffc2747bc0;  1 drivers
v0x7fffc26d5530_0 .net "IN1", 0 0, L_0x7fffc2747cb0;  1 drivers
v0x7fffc26d55d0_0 .net "OUT", 0 0, L_0x7fffc2747a80;  1 drivers
v0x7fffc26d56e0_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d5780_0 .net *"_s0", 0 0, L_0x7fffc2747950;  1 drivers
S_0x7fffc26d58f0 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2746db0 .functor AND 1, L_0x7fffc2747400, L_0x7fffc2747670, C4<1>, C4<1>;
L_0x7fffc2747400 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc27474c0 .functor AND 1, L_0x7fffc2748700, L_0x7fffc2747760, C4<1>, C4<1>;
L_0x7fffc2747530 .functor OR 1, L_0x7fffc2746db0, L_0x7fffc27474c0, C4<0>, C4<0>;
v0x7fffc26d5b60_0 .net "AND1OUT", 0 0, L_0x7fffc2746db0;  1 drivers
v0x7fffc26d5c20_0 .net "AND2OUT", 0 0, L_0x7fffc27474c0;  1 drivers
v0x7fffc26d5ce0_0 .net "IN0", 0 0, L_0x7fffc2747670;  1 drivers
v0x7fffc26d5db0_0 .net "IN1", 0 0, L_0x7fffc2747760;  1 drivers
v0x7fffc26d5e70_0 .net "OUT", 0 0, L_0x7fffc2747530;  1 drivers
v0x7fffc26d5f80_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d6070_0 .net *"_s0", 0 0, L_0x7fffc2747400;  1 drivers
S_0x7fffc26d61d0 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2746e20 .functor AND 1, L_0x7fffc2746e90, L_0x7fffc2747100, C4<1>, C4<1>;
L_0x7fffc2746e90 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2746f50 .functor AND 1, L_0x7fffc2748700, L_0x7fffc26c8a90, C4<1>, C4<1>;
L_0x7fffc2746fc0 .functor OR 1, L_0x7fffc2746e20, L_0x7fffc2746f50, C4<0>, C4<0>;
v0x7fffc26d6410_0 .net "AND1OUT", 0 0, L_0x7fffc2746e20;  1 drivers
v0x7fffc26d64f0_0 .net "AND2OUT", 0 0, L_0x7fffc2746f50;  1 drivers
v0x7fffc26d65b0_0 .net "IN0", 0 0, L_0x7fffc2747100;  1 drivers
v0x7fffc26d6650_0 .net "IN1", 0 0, L_0x7fffc26c8a90;  1 drivers
v0x7fffc26d6710_0 .net "OUT", 0 0, L_0x7fffc2746fc0;  1 drivers
v0x7fffc26d6820_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d68c0_0 .net *"_s0", 0 0, L_0x7fffc2746e90;  1 drivers
S_0x7fffc26d6a20 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2746640 .functor AND 1, L_0x7fffc2748700, L_0x7f01fc2a0648, L_0x7fffc2746b30, C4<1>;
L_0x7fffc27466b0 .functor AND 1, L_0x7fffc2748700, L_0x7fffc2746720, L_0x7f01fc2a0600, L_0x7fffc2746c20;
L_0x7fffc2746720 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc27467e0 .functor AND 1, L_0x7fffc27468e0, L_0x7fffc2746cc0, C4<1>, C4<1>;
L_0x7fffc27468e0 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc27469a0 .functor OR 1, L_0x7fffc2746640, L_0x7fffc27466b0, L_0x7fffc27467e0, C4<0>;
v0x7fffc26d6cf0_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26d6db0_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26d6e70_0 .net "OUT", 0 0, L_0x7fffc27469a0;  1 drivers
v0x7fffc26d6f10_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d6fb0_0 .net "WIRE1", 0 0, L_0x7fffc2746640;  1 drivers
v0x7fffc26d7050_0 .net "WIRE2", 0 0, L_0x7fffc27466b0;  1 drivers
v0x7fffc26d7110_0 .net "WIRE3", 0 0, L_0x7fffc27467e0;  1 drivers
v0x7fffc26d71d0_0 .net "X0", 0 0, L_0x7fffc2746b30;  1 drivers
v0x7fffc26d7290_0 .net "X1", 0 0, L_0x7fffc2746c20;  1 drivers
v0x7fffc26d73e0_0 .net "X2", 0 0, L_0x7fffc2746cc0;  1 drivers
v0x7fffc26d74a0_0 .net *"_s0", 0 0, L_0x7fffc2746720;  1 drivers
v0x7fffc26d7580_0 .net *"_s2", 0 0, L_0x7fffc27468e0;  1 drivers
S_0x7fffc26d7740 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2745af0 .functor AND 1, L_0x7fffc2748700, L_0x7f01fc2a0648, L_0x7fffc2746320, C4<1>;
L_0x7fffc2745b60 .functor AND 1, L_0x7fffc2748700, L_0x7fffc26d9450, L_0x7f01fc2a0600, L_0x7fffc2746410;
L_0x7fffc26d9450 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc2745ff0 .functor AND 1, L_0x7fffc2746090, L_0x7fffc2746550, C4<1>, C4<1>;
L_0x7fffc2746090 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2746150 .functor OR 1, L_0x7fffc2745af0, L_0x7fffc2745b60, L_0x7fffc2745ff0, C4<0>;
v0x7fffc26d7970_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26d7a30_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26d7af0_0 .net "OUT", 0 0, L_0x7fffc2746150;  1 drivers
v0x7fffc26d7b90_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d7c30_0 .net "WIRE1", 0 0, L_0x7fffc2745af0;  1 drivers
v0x7fffc26d7d20_0 .net "WIRE2", 0 0, L_0x7fffc2745b60;  1 drivers
v0x7fffc26d7de0_0 .net "WIRE3", 0 0, L_0x7fffc2745ff0;  1 drivers
v0x7fffc26d7ea0_0 .net "X0", 0 0, L_0x7fffc2746320;  1 drivers
v0x7fffc26d7f60_0 .net "X1", 0 0, L_0x7fffc2746410;  1 drivers
v0x7fffc26d80b0_0 .net "X2", 0 0, L_0x7fffc2746550;  1 drivers
v0x7fffc26d8170_0 .net *"_s0", 0 0, L_0x7fffc26d9450;  1 drivers
v0x7fffc26d8250_0 .net *"_s2", 0 0, L_0x7fffc2746090;  1 drivers
S_0x7fffc26d8450 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2745310 .functor AND 1, L_0x7fffc2748700, L_0x7f01fc2a0648, L_0x7fffc27457b0, C4<1>;
L_0x7fffc2745380 .functor AND 1, L_0x7fffc2748700, L_0x7fffc27453f0, L_0x7f01fc2a0600, L_0x7fffc27458d0;
L_0x7fffc27453f0 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc27454b0 .functor AND 1, L_0x7fffc2745550, L_0x7fffc27459c0, C4<1>, C4<1>;
L_0x7fffc2745550 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2745610 .functor OR 1, L_0x7fffc2745310, L_0x7fffc2745380, L_0x7fffc27454b0, C4<0>;
v0x7fffc26d8680_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26d8740_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26d8800_0 .net "OUT", 0 0, L_0x7fffc2745610;  1 drivers
v0x7fffc26d88a0_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d8940_0 .net "WIRE1", 0 0, L_0x7fffc2745310;  1 drivers
v0x7fffc26d8a30_0 .net "WIRE2", 0 0, L_0x7fffc2745380;  1 drivers
v0x7fffc26d8af0_0 .net "WIRE3", 0 0, L_0x7fffc27454b0;  1 drivers
v0x7fffc26d8bb0_0 .net "X0", 0 0, L_0x7fffc27457b0;  1 drivers
v0x7fffc26d8c70_0 .net "X1", 0 0, L_0x7fffc27458d0;  1 drivers
v0x7fffc26d8dc0_0 .net "X2", 0 0, L_0x7fffc27459c0;  1 drivers
v0x7fffc26d8e80_0 .net *"_s0", 0 0, L_0x7fffc27453f0;  1 drivers
v0x7fffc26d8f60_0 .net *"_s2", 0 0, L_0x7fffc2745550;  1 drivers
S_0x7fffc26d9160 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffc24db600;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2744c30 .functor AND 1, L_0x7fffc2748700, L_0x7f01fc2a0648, L_0x7fffc2745090, C4<1>;
L_0x7fffc2744ca0 .functor AND 1, L_0x7fffc2748700, L_0x7fffc2744d10, L_0x7f01fc2a0600, L_0x7fffc2745180;
L_0x7fffc2744d10 .functor NOT 1, L_0x7f01fc2a0648, C4<0>, C4<0>, C4<0>;
L_0x7fffc2744dd0 .functor AND 1, L_0x7fffc2744e70, L_0x7fffc2745220, C4<1>, C4<1>;
L_0x7fffc2744e70 .functor NOT 1, L_0x7fffc2748700, C4<0>, C4<0>, C4<0>;
L_0x7fffc2744f30 .functor OR 1, L_0x7fffc2744c30, L_0x7fffc2744ca0, L_0x7fffc2744dd0, C4<0>;
v0x7fffc26d9390_0 .net "A", 0 0, L_0x7f01fc2a0600;  alias, 1 drivers
v0x7fffc26d9560_0 .net "C", 0 0, L_0x7f01fc2a0648;  alias, 1 drivers
v0x7fffc26d9730_0 .net "OUT", 0 0, L_0x7fffc2744f30;  1 drivers
v0x7fffc26d97d0_0 .net "S", 0 0, L_0x7fffc2748700;  alias, 1 drivers
v0x7fffc26d9870_0 .net "WIRE1", 0 0, L_0x7fffc2744c30;  1 drivers
v0x7fffc26d9960_0 .net "WIRE2", 0 0, L_0x7fffc2744ca0;  1 drivers
v0x7fffc26d9a20_0 .net "WIRE3", 0 0, L_0x7fffc2744dd0;  1 drivers
v0x7fffc26d9ae0_0 .net "X0", 0 0, L_0x7fffc2745090;  1 drivers
v0x7fffc26d9ba0_0 .net "X1", 0 0, L_0x7fffc2745180;  1 drivers
v0x7fffc26d9c60_0 .net "X2", 0 0, L_0x7fffc2745220;  1 drivers
v0x7fffc26d9d20_0 .net *"_s0", 0 0, L_0x7fffc2744d10;  1 drivers
v0x7fffc26d9e00_0 .net *"_s2", 0 0, L_0x7fffc2744e70;  1 drivers
S_0x7fffc26dac30 .scope module, "myleftshifter" "LEFTLOGICSHIFT" 7 81, 13 80 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "S"
    .port_info 1 /INPUT 8 "DATA"
    .port_info 2 /OUTPUT 8 "OUT"
v0x7fffc26e8e10_0 .net "DATA", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26e8ed0_0 .var "OUT", 7 0;
v0x7fffc26e8fb0_0 .net "OUT1", 7 0, L_0x7fffc2733680;  1 drivers
v0x7fffc26e90b0_0 .net "S", 2 0, L_0x7fffc2733c90;  1 drivers
v0x7fffc26e9170_0 .net "WIRE1", 7 0, L_0x7fffc272deb0;  1 drivers
v0x7fffc26e92d0_0 .net "WIRE2", 7 0, L_0x7fffc2730cc0;  1 drivers
E_0x7fffc2688620 .event edge, v0x7fffc268d910_0, v0x7fffc26e90b0_0;
L_0x7fffc272e3f0 .part L_0x7fffc2733c90, 0, 1;
L_0x7fffc27311f0 .part L_0x7fffc2733c90, 1, 1;
L_0x7fffc2733bf0 .part L_0x7fffc2733c90, 2, 1;
S_0x7fffc26daeb0 .scope module, "shift0" "ONEBITSHIFT_1" 13 90, 13 25 0, S_0x7fffc26dac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc26df530_0 .net "S", 0 0, L_0x7fffc272e3f0;  1 drivers
v0x7fffc26df700_0 .net "X", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26df7c0_0 .net "Y", 7 0, L_0x7fffc272deb0;  alias, 1 drivers
L_0x7fffc272b7d0 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc272b8c0 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc272bc60 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc272bf60 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc272c360 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc272c450 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc272ca70 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc272cb60 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc272cf80 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc272d070 .part v0x7fffc270f330_0, 2, 1;
L_0x7fffc272d450 .part v0x7fffc270f330_0, 2, 1;
L_0x7fffc272d540 .part v0x7fffc270f330_0, 1, 1;
L_0x7fffc272d9b0 .part v0x7fffc270f330_0, 1, 1;
L_0x7fffc272daa0 .part v0x7fffc270f330_0, 0, 1;
LS_0x7fffc272deb0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc272dd40, L_0x7fffc272d840, L_0x7fffc272d310, L_0x7fffc272ce40;
LS_0x7fffc272deb0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc272c930, L_0x7fffc272c220, L_0x7fffc272bb50, L_0x7fffc272b6c0;
L_0x7fffc272deb0 .concat8 [ 4 4 0 0], LS_0x7fffc272deb0_0_0, LS_0x7fffc272deb0_0_4;
L_0x7fffc272e220 .part v0x7fffc270f330_0, 0, 1;
S_0x7fffc26db110 .scope module, "bit0" "one" 13 39, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272d630 .functor AND 1, L_0x7fffc272dc10, L_0x7fffc272e220, C4<1>, C4<1>;
L_0x7fffc272dc10 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc272dcd0 .functor AND 1, L_0x7fffc272e3f0, L_0x7f01fc2a0378, C4<1>, C4<1>;
L_0x7fffc272dd40 .functor OR 1, L_0x7fffc272d630, L_0x7fffc272dcd0, C4<0>, C4<0>;
v0x7fffc26db370_0 .net "AND1OUT", 0 0, L_0x7fffc272d630;  1 drivers
v0x7fffc26db450_0 .net "AND2OUT", 0 0, L_0x7fffc272dcd0;  1 drivers
v0x7fffc26db510_0 .net "IN0", 0 0, L_0x7fffc272e220;  1 drivers
v0x7fffc26db5b0_0 .net "IN1", 0 0, L_0x7f01fc2a0378;  1 drivers
v0x7fffc26db670_0 .net "OUT", 0 0, L_0x7fffc272dd40;  1 drivers
v0x7fffc26db780_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26db840_0 .net *"_s0", 0 0, L_0x7fffc272dc10;  1 drivers
S_0x7fffc26db9a0 .scope module, "bit1" "one" 13 38, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272d6a0 .functor AND 1, L_0x7fffc272d710, L_0x7fffc272d9b0, C4<1>, C4<1>;
L_0x7fffc272d710 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272d7d0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272daa0, C4<1>, C4<1>;
L_0x7fffc272d840 .functor OR 1, L_0x7fffc272d6a0, L_0x7fffc272d7d0, C4<0>, C4<0>;
v0x7fffc26dbc00_0 .net "AND1OUT", 0 0, L_0x7fffc272d6a0;  1 drivers
v0x7fffc26dbcc0_0 .net "AND2OUT", 0 0, L_0x7fffc272d7d0;  1 drivers
v0x7fffc26dbd80_0 .net "IN0", 0 0, L_0x7fffc272d9b0;  1 drivers
v0x7fffc26dbe50_0 .net "IN1", 0 0, L_0x7fffc272daa0;  1 drivers
v0x7fffc26dbf10_0 .net "OUT", 0 0, L_0x7fffc272d840;  1 drivers
v0x7fffc26dc020_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26dc0c0_0 .net *"_s0", 0 0, L_0x7fffc272d710;  1 drivers
S_0x7fffc26dc230 .scope module, "bit2" "one" 13 37, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272d1c0 .functor AND 1, L_0x7fffc272d230, L_0x7fffc272d450, C4<1>, C4<1>;
L_0x7fffc272d230 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272d2a0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272d540, C4<1>, C4<1>;
L_0x7fffc272d310 .functor OR 1, L_0x7fffc272d1c0, L_0x7fffc272d2a0, C4<0>, C4<0>;
v0x7fffc26dc4a0_0 .net "AND1OUT", 0 0, L_0x7fffc272d1c0;  1 drivers
v0x7fffc26dc560_0 .net "AND2OUT", 0 0, L_0x7fffc272d2a0;  1 drivers
v0x7fffc26dc620_0 .net "IN0", 0 0, L_0x7fffc272d450;  1 drivers
v0x7fffc26dc6f0_0 .net "IN1", 0 0, L_0x7fffc272d540;  1 drivers
v0x7fffc26dc7b0_0 .net "OUT", 0 0, L_0x7fffc272d310;  1 drivers
v0x7fffc26dc8c0_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26dc9b0_0 .net *"_s0", 0 0, L_0x7fffc272d230;  1 drivers
S_0x7fffc26dcb10 .scope module, "bit3" "one" 13 36, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272cca0 .functor AND 1, L_0x7fffc272cd10, L_0x7fffc272cf80, C4<1>, C4<1>;
L_0x7fffc272cd10 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272cdd0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272d070, C4<1>, C4<1>;
L_0x7fffc272ce40 .functor OR 1, L_0x7fffc272cca0, L_0x7fffc272cdd0, C4<0>, C4<0>;
v0x7fffc26dcd50_0 .net "AND1OUT", 0 0, L_0x7fffc272cca0;  1 drivers
v0x7fffc26dce30_0 .net "AND2OUT", 0 0, L_0x7fffc272cdd0;  1 drivers
v0x7fffc26dcef0_0 .net "IN0", 0 0, L_0x7fffc272cf80;  1 drivers
v0x7fffc26dcf90_0 .net "IN1", 0 0, L_0x7fffc272d070;  1 drivers
v0x7fffc26dd050_0 .net "OUT", 0 0, L_0x7fffc272ce40;  1 drivers
v0x7fffc26dd160_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26dd200_0 .net *"_s0", 0 0, L_0x7fffc272cd10;  1 drivers
S_0x7fffc26dd360 .scope module, "bit4" "one" 13 35, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272c580 .functor AND 1, L_0x7fffc272c5f0, L_0x7fffc272ca70, C4<1>, C4<1>;
L_0x7fffc272c5f0 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272c6b0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272cb60, C4<1>, C4<1>;
L_0x7fffc272c930 .functor OR 1, L_0x7fffc272c580, L_0x7fffc272c6b0, C4<0>, C4<0>;
v0x7fffc26dd5f0_0 .net "AND1OUT", 0 0, L_0x7fffc272c580;  1 drivers
v0x7fffc26dd6d0_0 .net "AND2OUT", 0 0, L_0x7fffc272c6b0;  1 drivers
v0x7fffc26dd790_0 .net "IN0", 0 0, L_0x7fffc272ca70;  1 drivers
v0x7fffc26dd830_0 .net "IN1", 0 0, L_0x7fffc272cb60;  1 drivers
v0x7fffc26dd8f0_0 .net "OUT", 0 0, L_0x7fffc272c930;  1 drivers
v0x7fffc26dda00_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26ddaa0_0 .net *"_s0", 0 0, L_0x7fffc272c5f0;  1 drivers
S_0x7fffc26ddc00 .scope module, "bit5" "one" 13 34, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272c080 .functor AND 1, L_0x7fffc272c0f0, L_0x7fffc272c360, C4<1>, C4<1>;
L_0x7fffc272c0f0 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272c1b0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272c450, C4<1>, C4<1>;
L_0x7fffc272c220 .functor OR 1, L_0x7fffc272c080, L_0x7fffc272c1b0, C4<0>, C4<0>;
v0x7fffc26dddf0_0 .net "AND1OUT", 0 0, L_0x7fffc272c080;  1 drivers
v0x7fffc26dded0_0 .net "AND2OUT", 0 0, L_0x7fffc272c1b0;  1 drivers
v0x7fffc26ddf90_0 .net "IN0", 0 0, L_0x7fffc272c360;  1 drivers
v0x7fffc26de060_0 .net "IN1", 0 0, L_0x7fffc272c450;  1 drivers
v0x7fffc26de120_0 .net "OUT", 0 0, L_0x7fffc272c220;  1 drivers
v0x7fffc26de230_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26de2d0_0 .net *"_s0", 0 0, L_0x7fffc272c0f0;  1 drivers
S_0x7fffc26de430 .scope module, "bit6" "one" 13 33, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272b9b0 .functor AND 1, L_0x7fffc272ba20, L_0x7fffc272bc60, C4<1>, C4<1>;
L_0x7fffc272ba20 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272bae0 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272bf60, C4<1>, C4<1>;
L_0x7fffc272bb50 .functor OR 1, L_0x7fffc272b9b0, L_0x7fffc272bae0, C4<0>, C4<0>;
v0x7fffc26de670_0 .net "AND1OUT", 0 0, L_0x7fffc272b9b0;  1 drivers
v0x7fffc26de750_0 .net "AND2OUT", 0 0, L_0x7fffc272bae0;  1 drivers
v0x7fffc26de810_0 .net "IN0", 0 0, L_0x7fffc272bc60;  1 drivers
v0x7fffc26de8e0_0 .net "IN1", 0 0, L_0x7fffc272bf60;  1 drivers
v0x7fffc26de9a0_0 .net "OUT", 0 0, L_0x7fffc272bb50;  1 drivers
v0x7fffc26deab0_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26deb50_0 .net *"_s0", 0 0, L_0x7fffc272ba20;  1 drivers
S_0x7fffc26decb0 .scope module, "bit7" "one" 13 32, 13 10 0, S_0x7fffc26daeb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272b520 .functor AND 1, L_0x7fffc272b590, L_0x7fffc272b7d0, C4<1>, C4<1>;
L_0x7fffc272b590 .functor NOT 1, L_0x7fffc272e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272b650 .functor AND 1, L_0x7fffc272e3f0, L_0x7fffc272b8c0, C4<1>, C4<1>;
L_0x7fffc272b6c0 .functor OR 1, L_0x7fffc272b520, L_0x7fffc272b650, C4<0>, C4<0>;
v0x7fffc26deef0_0 .net "AND1OUT", 0 0, L_0x7fffc272b520;  1 drivers
v0x7fffc26defd0_0 .net "AND2OUT", 0 0, L_0x7fffc272b650;  1 drivers
v0x7fffc26df090_0 .net "IN0", 0 0, L_0x7fffc272b7d0;  1 drivers
v0x7fffc26df160_0 .net "IN1", 0 0, L_0x7fffc272b8c0;  1 drivers
v0x7fffc26df220_0 .net "OUT", 0 0, L_0x7fffc272b6c0;  1 drivers
v0x7fffc26df330_0 .net "S", 0 0, L_0x7fffc272e3f0;  alias, 1 drivers
v0x7fffc26df3d0_0 .net *"_s0", 0 0, L_0x7fffc272b590;  1 drivers
S_0x7fffc26df900 .scope module, "shift1" "ONEBITSHIFT_2" 13 91, 13 43 0, S_0x7fffc26dac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc26e3fa0_0 .net "S", 0 0, L_0x7fffc27311f0;  1 drivers
v0x7fffc26e4170_0 .net "X", 7 0, L_0x7fffc272deb0;  alias, 1 drivers
v0x7fffc26e4230_0 .net "Y", 7 0, L_0x7fffc2730cc0;  alias, 1 drivers
L_0x7fffc272e740 .part L_0x7fffc272deb0, 7, 1;
L_0x7fffc272e830 .part L_0x7fffc272deb0, 5, 1;
L_0x7fffc272eb80 .part L_0x7fffc272deb0, 6, 1;
L_0x7fffc272ec70 .part L_0x7fffc272deb0, 4, 1;
L_0x7fffc272f070 .part L_0x7fffc272deb0, 5, 1;
L_0x7fffc272f160 .part L_0x7fffc272deb0, 3, 1;
L_0x7fffc272f780 .part L_0x7fffc272deb0, 4, 1;
L_0x7fffc272f870 .part L_0x7fffc272deb0, 2, 1;
L_0x7fffc272fc90 .part L_0x7fffc272deb0, 3, 1;
L_0x7fffc272fd80 .part L_0x7fffc272deb0, 1, 1;
L_0x7fffc2730100 .part L_0x7fffc272deb0, 2, 1;
L_0x7fffc27301f0 .part L_0x7fffc272deb0, 0, 1;
L_0x7fffc2730660 .part L_0x7fffc272deb0, 1, 1;
LS_0x7fffc2730cc0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc2730b50, L_0x7fffc27304f0, L_0x7fffc272ffc0, L_0x7fffc272fb50;
LS_0x7fffc2730cc0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc272f640, L_0x7fffc272ef30, L_0x7fffc272ea70, L_0x7fffc272e630;
L_0x7fffc2730cc0 .concat8 [ 4 4 0 0], LS_0x7fffc2730cc0_0_0, LS_0x7fffc2730cc0_0_4;
L_0x7fffc27310b0 .part L_0x7fffc272deb0, 0, 1;
S_0x7fffc26dfb20 .scope module, "bit0" "one" 13 57, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27309b0 .functor AND 1, L_0x7fffc2730a20, L_0x7fffc27310b0, C4<1>, C4<1>;
L_0x7fffc2730a20 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc2730ae0 .functor AND 1, L_0x7fffc27311f0, L_0x7f01fc2a0408, C4<1>, C4<1>;
L_0x7fffc2730b50 .functor OR 1, L_0x7fffc27309b0, L_0x7fffc2730ae0, C4<0>, C4<0>;
v0x7fffc26dfdb0_0 .net "AND1OUT", 0 0, L_0x7fffc27309b0;  1 drivers
v0x7fffc26dfe90_0 .net "AND2OUT", 0 0, L_0x7fffc2730ae0;  1 drivers
v0x7fffc26dff50_0 .net "IN0", 0 0, L_0x7fffc27310b0;  1 drivers
v0x7fffc26e0020_0 .net "IN1", 0 0, L_0x7f01fc2a0408;  1 drivers
v0x7fffc26e00e0_0 .net "OUT", 0 0, L_0x7fffc2730b50;  1 drivers
v0x7fffc26e01f0_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e02b0_0 .net *"_s0", 0 0, L_0x7fffc2730a20;  1 drivers
S_0x7fffc26e0410 .scope module, "bit1" "one" 13 56, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2730350 .functor AND 1, L_0x7fffc27303c0, L_0x7fffc2730660, C4<1>, C4<1>;
L_0x7fffc27303c0 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc2730480 .functor AND 1, L_0x7fffc27311f0, L_0x7f01fc2a03c0, C4<1>, C4<1>;
L_0x7fffc27304f0 .functor OR 1, L_0x7fffc2730350, L_0x7fffc2730480, C4<0>, C4<0>;
v0x7fffc26e0670_0 .net "AND1OUT", 0 0, L_0x7fffc2730350;  1 drivers
v0x7fffc26e0730_0 .net "AND2OUT", 0 0, L_0x7fffc2730480;  1 drivers
v0x7fffc26e07f0_0 .net "IN0", 0 0, L_0x7fffc2730660;  1 drivers
v0x7fffc26e08c0_0 .net "IN1", 0 0, L_0x7f01fc2a03c0;  1 drivers
v0x7fffc26e0980_0 .net "OUT", 0 0, L_0x7fffc27304f0;  1 drivers
v0x7fffc26e0a90_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e0b30_0 .net *"_s0", 0 0, L_0x7fffc27303c0;  1 drivers
S_0x7fffc26e0ca0 .scope module, "bit2" "one" 13 55, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272fe70 .functor AND 1, L_0x7fffc272fee0, L_0x7fffc2730100, C4<1>, C4<1>;
L_0x7fffc272fee0 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272ff50 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc27301f0, C4<1>, C4<1>;
L_0x7fffc272ffc0 .functor OR 1, L_0x7fffc272fe70, L_0x7fffc272ff50, C4<0>, C4<0>;
v0x7fffc26e0f10_0 .net "AND1OUT", 0 0, L_0x7fffc272fe70;  1 drivers
v0x7fffc26e0fd0_0 .net "AND2OUT", 0 0, L_0x7fffc272ff50;  1 drivers
v0x7fffc26e1090_0 .net "IN0", 0 0, L_0x7fffc2730100;  1 drivers
v0x7fffc26e1160_0 .net "IN1", 0 0, L_0x7fffc27301f0;  1 drivers
v0x7fffc26e1220_0 .net "OUT", 0 0, L_0x7fffc272ffc0;  1 drivers
v0x7fffc26e1330_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e1420_0 .net *"_s0", 0 0, L_0x7fffc272fee0;  1 drivers
S_0x7fffc26e1580 .scope module, "bit3" "one" 13 54, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272f9b0 .functor AND 1, L_0x7fffc272fa20, L_0x7fffc272fc90, C4<1>, C4<1>;
L_0x7fffc272fa20 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272fae0 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc272fd80, C4<1>, C4<1>;
L_0x7fffc272fb50 .functor OR 1, L_0x7fffc272f9b0, L_0x7fffc272fae0, C4<0>, C4<0>;
v0x7fffc26e17c0_0 .net "AND1OUT", 0 0, L_0x7fffc272f9b0;  1 drivers
v0x7fffc26e18a0_0 .net "AND2OUT", 0 0, L_0x7fffc272fae0;  1 drivers
v0x7fffc26e1960_0 .net "IN0", 0 0, L_0x7fffc272fc90;  1 drivers
v0x7fffc26e1a00_0 .net "IN1", 0 0, L_0x7fffc272fd80;  1 drivers
v0x7fffc26e1ac0_0 .net "OUT", 0 0, L_0x7fffc272fb50;  1 drivers
v0x7fffc26e1bd0_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e1c70_0 .net *"_s0", 0 0, L_0x7fffc272fa20;  1 drivers
S_0x7fffc26e1dd0 .scope module, "bit4" "one" 13 53, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272f290 .functor AND 1, L_0x7fffc272f300, L_0x7fffc272f780, C4<1>, C4<1>;
L_0x7fffc272f300 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272f3c0 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc272f870, C4<1>, C4<1>;
L_0x7fffc272f640 .functor OR 1, L_0x7fffc272f290, L_0x7fffc272f3c0, C4<0>, C4<0>;
v0x7fffc26e2060_0 .net "AND1OUT", 0 0, L_0x7fffc272f290;  1 drivers
v0x7fffc26e2140_0 .net "AND2OUT", 0 0, L_0x7fffc272f3c0;  1 drivers
v0x7fffc26e2200_0 .net "IN0", 0 0, L_0x7fffc272f780;  1 drivers
v0x7fffc26e22a0_0 .net "IN1", 0 0, L_0x7fffc272f870;  1 drivers
v0x7fffc26e2360_0 .net "OUT", 0 0, L_0x7fffc272f640;  1 drivers
v0x7fffc26e2470_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e2510_0 .net *"_s0", 0 0, L_0x7fffc272f300;  1 drivers
S_0x7fffc26e2670 .scope module, "bit5" "one" 13 52, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272ed90 .functor AND 1, L_0x7fffc272ee00, L_0x7fffc272f070, C4<1>, C4<1>;
L_0x7fffc272ee00 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272eec0 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc272f160, C4<1>, C4<1>;
L_0x7fffc272ef30 .functor OR 1, L_0x7fffc272ed90, L_0x7fffc272eec0, C4<0>, C4<0>;
v0x7fffc26e2860_0 .net "AND1OUT", 0 0, L_0x7fffc272ed90;  1 drivers
v0x7fffc26e2940_0 .net "AND2OUT", 0 0, L_0x7fffc272eec0;  1 drivers
v0x7fffc26e2a00_0 .net "IN0", 0 0, L_0x7fffc272f070;  1 drivers
v0x7fffc26e2ad0_0 .net "IN1", 0 0, L_0x7fffc272f160;  1 drivers
v0x7fffc26e2b90_0 .net "OUT", 0 0, L_0x7fffc272ef30;  1 drivers
v0x7fffc26e2ca0_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e2d40_0 .net *"_s0", 0 0, L_0x7fffc272ee00;  1 drivers
S_0x7fffc26e2ea0 .scope module, "bit6" "one" 13 51, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272e8d0 .functor AND 1, L_0x7fffc272e940, L_0x7fffc272eb80, C4<1>, C4<1>;
L_0x7fffc272e940 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272ea00 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc272ec70, C4<1>, C4<1>;
L_0x7fffc272ea70 .functor OR 1, L_0x7fffc272e8d0, L_0x7fffc272ea00, C4<0>, C4<0>;
v0x7fffc26e30e0_0 .net "AND1OUT", 0 0, L_0x7fffc272e8d0;  1 drivers
v0x7fffc26e31c0_0 .net "AND2OUT", 0 0, L_0x7fffc272ea00;  1 drivers
v0x7fffc26e3280_0 .net "IN0", 0 0, L_0x7fffc272eb80;  1 drivers
v0x7fffc26e3350_0 .net "IN1", 0 0, L_0x7fffc272ec70;  1 drivers
v0x7fffc26e3410_0 .net "OUT", 0 0, L_0x7fffc272ea70;  1 drivers
v0x7fffc26e3520_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e35c0_0 .net *"_s0", 0 0, L_0x7fffc272e940;  1 drivers
S_0x7fffc26e3720 .scope module, "bit7" "one" 13 50, 13 10 0, S_0x7fffc26df900;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc272e490 .functor AND 1, L_0x7fffc272e500, L_0x7fffc272e740, C4<1>, C4<1>;
L_0x7fffc272e500 .functor NOT 1, L_0x7fffc27311f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc272e5c0 .functor AND 1, L_0x7fffc27311f0, L_0x7fffc272e830, C4<1>, C4<1>;
L_0x7fffc272e630 .functor OR 1, L_0x7fffc272e490, L_0x7fffc272e5c0, C4<0>, C4<0>;
v0x7fffc26e3960_0 .net "AND1OUT", 0 0, L_0x7fffc272e490;  1 drivers
v0x7fffc26e3a40_0 .net "AND2OUT", 0 0, L_0x7fffc272e5c0;  1 drivers
v0x7fffc26e3b00_0 .net "IN0", 0 0, L_0x7fffc272e740;  1 drivers
v0x7fffc26e3bd0_0 .net "IN1", 0 0, L_0x7fffc272e830;  1 drivers
v0x7fffc26e3c90_0 .net "OUT", 0 0, L_0x7fffc272e630;  1 drivers
v0x7fffc26e3da0_0 .net "S", 0 0, L_0x7fffc27311f0;  alias, 1 drivers
v0x7fffc26e3e40_0 .net *"_s0", 0 0, L_0x7fffc272e500;  1 drivers
S_0x7fffc26e4380 .scope module, "shift2" "ONEBITSHIFT_3" 13 92, 13 61 0, S_0x7fffc26dac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc26e8a30_0 .net "S", 0 0, L_0x7fffc2733bf0;  1 drivers
v0x7fffc26e8c00_0 .net "X", 7 0, L_0x7fffc2730cc0;  alias, 1 drivers
v0x7fffc26e8cc0_0 .net "Y", 7 0, L_0x7fffc2733680;  alias, 1 drivers
L_0x7fffc2731520 .part L_0x7fffc2730cc0, 7, 1;
L_0x7fffc2731610 .part L_0x7fffc2730cc0, 3, 1;
L_0x7fffc2731960 .part L_0x7fffc2730cc0, 6, 1;
L_0x7fffc2731a50 .part L_0x7fffc2730cc0, 2, 1;
L_0x7fffc2731df0 .part L_0x7fffc2730cc0, 5, 1;
L_0x7fffc2731ee0 .part L_0x7fffc2730cc0, 1, 1;
L_0x7fffc2732500 .part L_0x7fffc2730cc0, 4, 1;
L_0x7fffc27325f0 .part L_0x7fffc2730cc0, 0, 1;
L_0x7fffc2732a10 .part L_0x7fffc2730cc0, 3, 1;
L_0x7fffc2732e30 .part L_0x7fffc2730cc0, 2, 1;
L_0x7fffc2733230 .part L_0x7fffc2730cc0, 1, 1;
LS_0x7fffc2733680_0_0 .concat8 [ 1 1 1 1], L_0x7fffc2733510, L_0x7fffc27330c0, L_0x7fffc2732cf0, L_0x7fffc27328d0;
LS_0x7fffc2733680_0_4 .concat8 [ 1 1 1 1], L_0x7fffc27323c0, L_0x7fffc2731ce0, L_0x7fffc2731850, L_0x7fffc2731410;
L_0x7fffc2733680 .concat8 [ 4 4 0 0], LS_0x7fffc2733680_0_0, LS_0x7fffc2733680_0_4;
L_0x7fffc2733ab0 .part L_0x7fffc2730cc0, 0, 1;
S_0x7fffc26e45d0 .scope module, "bit0" "one" 13 75, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2733370 .functor AND 1, L_0x7fffc27333e0, L_0x7fffc2733ab0, C4<1>, C4<1>;
L_0x7fffc27333e0 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc27334a0 .functor AND 1, L_0x7fffc2733bf0, L_0x7f01fc2a0528, C4<1>, C4<1>;
L_0x7fffc2733510 .functor OR 1, L_0x7fffc2733370, L_0x7fffc27334a0, C4<0>, C4<0>;
v0x7fffc26e4840_0 .net "AND1OUT", 0 0, L_0x7fffc2733370;  1 drivers
v0x7fffc26e4920_0 .net "AND2OUT", 0 0, L_0x7fffc27334a0;  1 drivers
v0x7fffc26e49e0_0 .net "IN0", 0 0, L_0x7fffc2733ab0;  1 drivers
v0x7fffc26e4ab0_0 .net "IN1", 0 0, L_0x7f01fc2a0528;  1 drivers
v0x7fffc26e4b70_0 .net "OUT", 0 0, L_0x7fffc2733510;  1 drivers
v0x7fffc26e4c80_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e4d40_0 .net *"_s0", 0 0, L_0x7fffc27333e0;  1 drivers
S_0x7fffc26e4ea0 .scope module, "bit1" "one" 13 74, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2732f20 .functor AND 1, L_0x7fffc2732f90, L_0x7fffc2733230, C4<1>, C4<1>;
L_0x7fffc2732f90 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc2733050 .functor AND 1, L_0x7fffc2733bf0, L_0x7f01fc2a04e0, C4<1>, C4<1>;
L_0x7fffc27330c0 .functor OR 1, L_0x7fffc2732f20, L_0x7fffc2733050, C4<0>, C4<0>;
v0x7fffc26e5100_0 .net "AND1OUT", 0 0, L_0x7fffc2732f20;  1 drivers
v0x7fffc26e51c0_0 .net "AND2OUT", 0 0, L_0x7fffc2733050;  1 drivers
v0x7fffc26e5280_0 .net "IN0", 0 0, L_0x7fffc2733230;  1 drivers
v0x7fffc26e5350_0 .net "IN1", 0 0, L_0x7f01fc2a04e0;  1 drivers
v0x7fffc26e5410_0 .net "OUT", 0 0, L_0x7fffc27330c0;  1 drivers
v0x7fffc26e5520_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e55c0_0 .net *"_s0", 0 0, L_0x7fffc2732f90;  1 drivers
S_0x7fffc26e5730 .scope module, "bit2" "one" 13 73, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2732b50 .functor AND 1, L_0x7fffc2732bc0, L_0x7fffc2732e30, C4<1>, C4<1>;
L_0x7fffc2732bc0 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a0498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc2732c80 .functor AND 1, L_0x7fffc2733bf0, L_0x7f01fc2a0498, C4<1>, C4<1>;
L_0x7fffc2732cf0 .functor OR 1, L_0x7fffc2732b50, L_0x7fffc2732c80, C4<0>, C4<0>;
v0x7fffc26e59a0_0 .net "AND1OUT", 0 0, L_0x7fffc2732b50;  1 drivers
v0x7fffc26e5a60_0 .net "AND2OUT", 0 0, L_0x7fffc2732c80;  1 drivers
v0x7fffc26e5b20_0 .net "IN0", 0 0, L_0x7fffc2732e30;  1 drivers
v0x7fffc26e5bf0_0 .net "IN1", 0 0, L_0x7f01fc2a0498;  1 drivers
v0x7fffc26e5cb0_0 .net "OUT", 0 0, L_0x7fffc2732cf0;  1 drivers
v0x7fffc26e5dc0_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e5eb0_0 .net *"_s0", 0 0, L_0x7fffc2732bc0;  1 drivers
S_0x7fffc26e6010 .scope module, "bit3" "one" 13 72, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2732730 .functor AND 1, L_0x7fffc27327a0, L_0x7fffc2732a10, C4<1>, C4<1>;
L_0x7fffc27327a0 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7f01fc2a0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc2732860 .functor AND 1, L_0x7fffc2733bf0, L_0x7f01fc2a0450, C4<1>, C4<1>;
L_0x7fffc27328d0 .functor OR 1, L_0x7fffc2732730, L_0x7fffc2732860, C4<0>, C4<0>;
v0x7fffc26e6250_0 .net "AND1OUT", 0 0, L_0x7fffc2732730;  1 drivers
v0x7fffc26e6330_0 .net "AND2OUT", 0 0, L_0x7fffc2732860;  1 drivers
v0x7fffc26e63f0_0 .net "IN0", 0 0, L_0x7fffc2732a10;  1 drivers
v0x7fffc26e6490_0 .net "IN1", 0 0, L_0x7f01fc2a0450;  1 drivers
v0x7fffc26e6550_0 .net "OUT", 0 0, L_0x7fffc27328d0;  1 drivers
v0x7fffc26e6660_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e6700_0 .net *"_s0", 0 0, L_0x7fffc27327a0;  1 drivers
S_0x7fffc26e6860 .scope module, "bit4" "one" 13 71, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2732010 .functor AND 1, L_0x7fffc2732080, L_0x7fffc2732500, C4<1>, C4<1>;
L_0x7fffc2732080 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7fffc2732140 .functor AND 1, L_0x7fffc2733bf0, L_0x7fffc27325f0, C4<1>, C4<1>;
L_0x7fffc27323c0 .functor OR 1, L_0x7fffc2732010, L_0x7fffc2732140, C4<0>, C4<0>;
v0x7fffc26e6af0_0 .net "AND1OUT", 0 0, L_0x7fffc2732010;  1 drivers
v0x7fffc26e6bd0_0 .net "AND2OUT", 0 0, L_0x7fffc2732140;  1 drivers
v0x7fffc26e6c90_0 .net "IN0", 0 0, L_0x7fffc2732500;  1 drivers
v0x7fffc26e6d30_0 .net "IN1", 0 0, L_0x7fffc27325f0;  1 drivers
v0x7fffc26e6df0_0 .net "OUT", 0 0, L_0x7fffc27323c0;  1 drivers
v0x7fffc26e6f00_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e6fa0_0 .net *"_s0", 0 0, L_0x7fffc2732080;  1 drivers
S_0x7fffc26e7100 .scope module, "bit5" "one" 13 70, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2731b40 .functor AND 1, L_0x7fffc2731bb0, L_0x7fffc2731df0, C4<1>, C4<1>;
L_0x7fffc2731bb0 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7fffc2731c70 .functor AND 1, L_0x7fffc2733bf0, L_0x7fffc2731ee0, C4<1>, C4<1>;
L_0x7fffc2731ce0 .functor OR 1, L_0x7fffc2731b40, L_0x7fffc2731c70, C4<0>, C4<0>;
v0x7fffc26e72f0_0 .net "AND1OUT", 0 0, L_0x7fffc2731b40;  1 drivers
v0x7fffc26e73d0_0 .net "AND2OUT", 0 0, L_0x7fffc2731c70;  1 drivers
v0x7fffc26e7490_0 .net "IN0", 0 0, L_0x7fffc2731df0;  1 drivers
v0x7fffc26e7560_0 .net "IN1", 0 0, L_0x7fffc2731ee0;  1 drivers
v0x7fffc26e7620_0 .net "OUT", 0 0, L_0x7fffc2731ce0;  1 drivers
v0x7fffc26e7730_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e77d0_0 .net *"_s0", 0 0, L_0x7fffc2731bb0;  1 drivers
S_0x7fffc26e7930 .scope module, "bit6" "one" 13 69, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27316b0 .functor AND 1, L_0x7fffc2731720, L_0x7fffc2731960, C4<1>, C4<1>;
L_0x7fffc2731720 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7fffc27317e0 .functor AND 1, L_0x7fffc2733bf0, L_0x7fffc2731a50, C4<1>, C4<1>;
L_0x7fffc2731850 .functor OR 1, L_0x7fffc27316b0, L_0x7fffc27317e0, C4<0>, C4<0>;
v0x7fffc26e7b70_0 .net "AND1OUT", 0 0, L_0x7fffc27316b0;  1 drivers
v0x7fffc26e7c50_0 .net "AND2OUT", 0 0, L_0x7fffc27317e0;  1 drivers
v0x7fffc26e7d10_0 .net "IN0", 0 0, L_0x7fffc2731960;  1 drivers
v0x7fffc26e7de0_0 .net "IN1", 0 0, L_0x7fffc2731a50;  1 drivers
v0x7fffc26e7ea0_0 .net "OUT", 0 0, L_0x7fffc2731850;  1 drivers
v0x7fffc26e7fb0_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e8050_0 .net *"_s0", 0 0, L_0x7fffc2731720;  1 drivers
S_0x7fffc26e81b0 .scope module, "bit7" "one" 13 68, 13 10 0, S_0x7fffc26e4380;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27302e0 .functor AND 1, L_0x7fffc27312e0, L_0x7fffc2731520, C4<1>, C4<1>;
L_0x7fffc27312e0 .functor NOT 1, L_0x7fffc2733bf0, C4<0>, C4<0>, C4<0>;
L_0x7fffc27313a0 .functor AND 1, L_0x7fffc2733bf0, L_0x7fffc2731610, C4<1>, C4<1>;
L_0x7fffc2731410 .functor OR 1, L_0x7fffc27302e0, L_0x7fffc27313a0, C4<0>, C4<0>;
v0x7fffc26e83f0_0 .net "AND1OUT", 0 0, L_0x7fffc27302e0;  1 drivers
v0x7fffc26e84d0_0 .net "AND2OUT", 0 0, L_0x7fffc27313a0;  1 drivers
v0x7fffc26e8590_0 .net "IN0", 0 0, L_0x7fffc2731520;  1 drivers
v0x7fffc26e8660_0 .net "IN1", 0 0, L_0x7fffc2731610;  1 drivers
v0x7fffc26e8720_0 .net "OUT", 0 0, L_0x7fffc2731410;  1 drivers
v0x7fffc26e8830_0 .net "S", 0 0, L_0x7fffc2733bf0;  alias, 1 drivers
v0x7fffc26e88d0_0 .net *"_s0", 0 0, L_0x7fffc27312e0;  1 drivers
S_0x7fffc26e9460 .scope module, "myrightshifter" "RIGHTSHIFTER" 7 82, 12 96 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f01fc2a0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc26f9e10_0 .net "A", 0 0, L_0x7f01fc2a0570;  1 drivers
L_0x7f01fc2a05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc26f9ed0_0 .net "C", 0 0, L_0x7f01fc2a05b8;  1 drivers
v0x7fffc26f9f90_0 .net "DATA", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26fa140_0 .var "OUT", 7 0;
v0x7fffc26fa200_0 .net "S", 2 0, L_0x7fffc273e5d0;  1 drivers
v0x7fffc26fa330_0 .net "WIRE1", 7 0, L_0x7fffc27368d0;  1 drivers
v0x7fffc26fa440_0 .net "WIRE2", 7 0, L_0x7fffc273a190;  1 drivers
v0x7fffc26fa550_0 .net "WIRE3", 7 0, L_0x7fffc273df80;  1 drivers
E_0x7fffc26e9630 .event edge, v0x7fffc268d910_0, v0x7fffc26fa200_0, v0x7fffc26ed800_0, v0x7fffc26ed720_0;
L_0x7fffc2736f50 .part L_0x7fffc273e5d0, 0, 1;
L_0x7fffc273a780 .part L_0x7fffc273e5d0, 1, 1;
L_0x7fffc273e530 .part L_0x7fffc273e5d0, 2, 1;
S_0x7fffc26e96a0 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffc26e9460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26ee240_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26ee300_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26ee3d0_0 .net "S", 0 0, L_0x7fffc2736f50;  1 drivers
v0x7fffc26ee5b0_0 .net "X", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26ee650_0 .net "Y", 7 0, L_0x7fffc27368d0;  alias, 1 drivers
L_0x7fffc2734180 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc2734270 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2734360 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2734700 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc2734c00 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2734fa0 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc2735090 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc2735460 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc27355a0 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc2735970 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc2735ac0 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc2735e70 .part v0x7fffc270f330_0, 2, 1;
L_0x7fffc2735fd0 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc27363d0 .part v0x7fffc270f330_0, 1, 1;
L_0x7fffc2736540 .part v0x7fffc270f330_0, 2, 1;
LS_0x7fffc27368d0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc2736760, L_0x7fffc2736260, L_0x7fffc2735d00, L_0x7fffc2735830;
LS_0x7fffc27368d0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc2735320, L_0x7fffc2734e90, L_0x7fffc27345f0, L_0x7fffc2733fe0;
L_0x7fffc27368d0 .concat8 [ 4 4 0 0], LS_0x7fffc27368d0_0_0, LS_0x7fffc27368d0_0_4;
L_0x7fffc2736cd0 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc2736dc0 .part v0x7fffc270f330_0, 1, 1;
S_0x7fffc26e9890 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2735f60 .functor AND 1, L_0x7fffc2736630, L_0x7fffc2736cd0, C4<1>, C4<1>;
L_0x7fffc2736630 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc27366f0 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2736dc0, C4<1>, C4<1>;
L_0x7fffc2736760 .functor OR 1, L_0x7fffc2735f60, L_0x7fffc27366f0, C4<0>, C4<0>;
v0x7fffc26e9af0_0 .net "AND1OUT", 0 0, L_0x7fffc2735f60;  1 drivers
v0x7fffc26e9bd0_0 .net "AND2OUT", 0 0, L_0x7fffc27366f0;  1 drivers
v0x7fffc26e9c90_0 .net "IN0", 0 0, L_0x7fffc2736cd0;  1 drivers
v0x7fffc26e9d60_0 .net "IN1", 0 0, L_0x7fffc2736dc0;  1 drivers
v0x7fffc26e9e20_0 .net "OUT", 0 0, L_0x7fffc2736760;  1 drivers
v0x7fffc26e9f30_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26e9ff0_0 .net *"_s0", 0 0, L_0x7fffc2736630;  1 drivers
S_0x7fffc26ea150 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27360c0 .functor AND 1, L_0x7fffc2736130, L_0x7fffc27363d0, C4<1>, C4<1>;
L_0x7fffc2736130 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc27361f0 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2736540, C4<1>, C4<1>;
L_0x7fffc2736260 .functor OR 1, L_0x7fffc27360c0, L_0x7fffc27361f0, C4<0>, C4<0>;
v0x7fffc26ea3b0_0 .net "AND1OUT", 0 0, L_0x7fffc27360c0;  1 drivers
v0x7fffc26ea470_0 .net "AND2OUT", 0 0, L_0x7fffc27361f0;  1 drivers
v0x7fffc26ea530_0 .net "IN0", 0 0, L_0x7fffc27363d0;  1 drivers
v0x7fffc26ea600_0 .net "IN1", 0 0, L_0x7fffc2736540;  1 drivers
v0x7fffc26ea6c0_0 .net "OUT", 0 0, L_0x7fffc2736260;  1 drivers
v0x7fffc26ea7d0_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26ea870_0 .net *"_s0", 0 0, L_0x7fffc2736130;  1 drivers
S_0x7fffc26ea9e0 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2735b60 .functor AND 1, L_0x7fffc2735bd0, L_0x7fffc2735e70, C4<1>, C4<1>;
L_0x7fffc2735bd0 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc2735c90 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2735fd0, C4<1>, C4<1>;
L_0x7fffc2735d00 .functor OR 1, L_0x7fffc2735b60, L_0x7fffc2735c90, C4<0>, C4<0>;
v0x7fffc26eac50_0 .net "AND1OUT", 0 0, L_0x7fffc2735b60;  1 drivers
v0x7fffc26ead10_0 .net "AND2OUT", 0 0, L_0x7fffc2735c90;  1 drivers
v0x7fffc26eadd0_0 .net "IN0", 0 0, L_0x7fffc2735e70;  1 drivers
v0x7fffc26eaea0_0 .net "IN1", 0 0, L_0x7fffc2735fd0;  1 drivers
v0x7fffc26eaf60_0 .net "OUT", 0 0, L_0x7fffc2735d00;  1 drivers
v0x7fffc26eb070_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26eb160_0 .net *"_s0", 0 0, L_0x7fffc2735bd0;  1 drivers
S_0x7fffc26eb2c0 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2735690 .functor AND 1, L_0x7fffc2735700, L_0x7fffc2735970, C4<1>, C4<1>;
L_0x7fffc2735700 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc27357c0 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2735ac0, C4<1>, C4<1>;
L_0x7fffc2735830 .functor OR 1, L_0x7fffc2735690, L_0x7fffc27357c0, C4<0>, C4<0>;
v0x7fffc26eb500_0 .net "AND1OUT", 0 0, L_0x7fffc2735690;  1 drivers
v0x7fffc26eb5e0_0 .net "AND2OUT", 0 0, L_0x7fffc27357c0;  1 drivers
v0x7fffc26eb6a0_0 .net "IN0", 0 0, L_0x7fffc2735970;  1 drivers
v0x7fffc26eb740_0 .net "IN1", 0 0, L_0x7fffc2735ac0;  1 drivers
v0x7fffc26eb800_0 .net "OUT", 0 0, L_0x7fffc2735830;  1 drivers
v0x7fffc26eb910_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26eb9b0_0 .net *"_s0", 0 0, L_0x7fffc2735700;  1 drivers
S_0x7fffc26ebb10 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2735180 .functor AND 1, L_0x7fffc27351f0, L_0x7fffc2735460, C4<1>, C4<1>;
L_0x7fffc27351f0 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc27352b0 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc27355a0, C4<1>, C4<1>;
L_0x7fffc2735320 .functor OR 1, L_0x7fffc2735180, L_0x7fffc27352b0, C4<0>, C4<0>;
v0x7fffc26ebda0_0 .net "AND1OUT", 0 0, L_0x7fffc2735180;  1 drivers
v0x7fffc26ebe80_0 .net "AND2OUT", 0 0, L_0x7fffc27352b0;  1 drivers
v0x7fffc26ebf40_0 .net "IN0", 0 0, L_0x7fffc2735460;  1 drivers
v0x7fffc26ebfe0_0 .net "IN1", 0 0, L_0x7fffc27355a0;  1 drivers
v0x7fffc26ec0a0_0 .net "OUT", 0 0, L_0x7fffc2735320;  1 drivers
v0x7fffc26ec1b0_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26ec250_0 .net *"_s0", 0 0, L_0x7fffc27351f0;  1 drivers
S_0x7fffc26ec3b0 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2734cf0 .functor AND 1, L_0x7fffc2734d60, L_0x7fffc2734fa0, C4<1>, C4<1>;
L_0x7fffc2734d60 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc2734e20 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2735090, C4<1>, C4<1>;
L_0x7fffc2734e90 .functor OR 1, L_0x7fffc2734cf0, L_0x7fffc2734e20, C4<0>, C4<0>;
v0x7fffc26ec5a0_0 .net "AND1OUT", 0 0, L_0x7fffc2734cf0;  1 drivers
v0x7fffc26ec680_0 .net "AND2OUT", 0 0, L_0x7fffc2734e20;  1 drivers
v0x7fffc26ec740_0 .net "IN0", 0 0, L_0x7fffc2734fa0;  1 drivers
v0x7fffc26ec810_0 .net "IN1", 0 0, L_0x7fffc2735090;  1 drivers
v0x7fffc26ec8d0_0 .net "OUT", 0 0, L_0x7fffc2734e90;  1 drivers
v0x7fffc26ec9e0_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26eca80_0 .net *"_s0", 0 0, L_0x7fffc2734d60;  1 drivers
S_0x7fffc26ecbe0 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2734450 .functor AND 1, L_0x7fffc27344c0, L_0x7fffc2734700, C4<1>, C4<1>;
L_0x7fffc27344c0 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc2734580 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2734c00, C4<1>, C4<1>;
L_0x7fffc27345f0 .functor OR 1, L_0x7fffc2734450, L_0x7fffc2734580, C4<0>, C4<0>;
v0x7fffc26ece20_0 .net "AND1OUT", 0 0, L_0x7fffc2734450;  1 drivers
v0x7fffc26ecf00_0 .net "AND2OUT", 0 0, L_0x7fffc2734580;  1 drivers
v0x7fffc26ecfc0_0 .net "IN0", 0 0, L_0x7fffc2734700;  1 drivers
v0x7fffc26ed090_0 .net "IN1", 0 0, L_0x7fffc2734c00;  1 drivers
v0x7fffc26ed150_0 .net "OUT", 0 0, L_0x7fffc27345f0;  1 drivers
v0x7fffc26ed260_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26ed300_0 .net *"_s0", 0 0, L_0x7fffc27344c0;  1 drivers
S_0x7fffc26ed460 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffc26e96a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2733d30 .functor AND 1, L_0x7fffc2736f50, L_0x7f01fc2a05b8, L_0x7fffc2734180, C4<1>;
L_0x7fffc2733da0 .functor AND 1, L_0x7fffc2736f50, L_0x7fffc2733e10, L_0x7f01fc2a0570, L_0x7fffc2734270;
L_0x7fffc2733e10 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2733e80 .functor AND 1, L_0x7fffc2733f20, L_0x7fffc2734360, C4<1>, C4<1>;
L_0x7fffc2733f20 .functor NOT 1, L_0x7fffc2736f50, C4<0>, C4<0>, C4<0>;
L_0x7fffc2733fe0 .functor OR 1, L_0x7fffc2733d30, L_0x7fffc2733da0, L_0x7fffc2733e80, C4<0>;
v0x7fffc26ed720_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26ed800_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26ed8c0_0 .net "OUT", 0 0, L_0x7fffc2733fe0;  1 drivers
v0x7fffc26ed960_0 .net "S", 0 0, L_0x7fffc2736f50;  alias, 1 drivers
v0x7fffc26eda00_0 .net "WIRE1", 0 0, L_0x7fffc2733d30;  1 drivers
v0x7fffc26edb10_0 .net "WIRE2", 0 0, L_0x7fffc2733da0;  1 drivers
v0x7fffc26edbd0_0 .net "WIRE3", 0 0, L_0x7fffc2733e80;  1 drivers
v0x7fffc26edc90_0 .net "X0", 0 0, L_0x7fffc2734180;  1 drivers
v0x7fffc26edd50_0 .net "X1", 0 0, L_0x7fffc2734270;  1 drivers
v0x7fffc26edea0_0 .net "X2", 0 0, L_0x7fffc2734360;  1 drivers
v0x7fffc26edf60_0 .net *"_s0", 0 0, L_0x7fffc2733e10;  1 drivers
v0x7fffc26ee040_0 .net *"_s2", 0 0, L_0x7fffc2733f20;  1 drivers
S_0x7fffc26ee790 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffc26e9460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26f3870_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f39c0_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f3b10_0 .net "S", 0 0, L_0x7fffc273a780;  1 drivers
v0x7fffc26f3cc0_0 .net "X", 7 0, L_0x7fffc27368d0;  alias, 1 drivers
v0x7fffc26f3d60_0 .net "Y", 7 0, L_0x7fffc273a190;  alias, 1 drivers
L_0x7fffc2737490 .part L_0x7fffc27368d0, 1, 1;
L_0x7fffc2737580 .part L_0x7fffc27368d0, 7, 1;
L_0x7fffc2737620 .part L_0x7fffc27368d0, 7, 1;
L_0x7fffc2737e20 .part L_0x7fffc27368d0, 0, 1;
L_0x7fffc2737f40 .part L_0x7fffc27368d0, 7, 1;
L_0x7fffc2738030 .part L_0x7fffc27368d0, 6, 1;
L_0x7fffc2738620 .part L_0x7fffc27368d0, 5, 1;
L_0x7fffc2738710 .part L_0x7fffc27368d0, 7, 1;
L_0x7fffc2738b30 .part L_0x7fffc27368d0, 4, 1;
L_0x7fffc2738c20 .part L_0x7fffc27368d0, 6, 1;
L_0x7fffc2738fa0 .part L_0x7fffc27368d0, 3, 1;
L_0x7fffc2739090 .part L_0x7fffc27368d0, 5, 1;
L_0x7fffc2739500 .part L_0x7fffc27368d0, 2, 1;
L_0x7fffc2739800 .part L_0x7fffc27368d0, 4, 1;
L_0x7fffc2739c10 .part L_0x7fffc27368d0, 1, 1;
L_0x7fffc2739d00 .part L_0x7fffc27368d0, 3, 1;
LS_0x7fffc273a190_0_0 .concat8 [ 1 1 1 1], L_0x7fffc273a020, L_0x7fffc2739aa0, L_0x7fffc2739390, L_0x7fffc2738e60;
LS_0x7fffc273a190_0_4 .concat8 [ 1 1 1 1], L_0x7fffc27389f0, L_0x7fffc2738510, L_0x7fffc2737c50, L_0x7fffc27372f0;
L_0x7fffc273a190 .concat8 [ 4 4 0 0], LS_0x7fffc273a190_0_0, LS_0x7fffc273a190_0_4;
L_0x7fffc273a500 .part L_0x7fffc27368d0, 0, 1;
L_0x7fffc273a690 .part L_0x7fffc27368d0, 2, 1;
S_0x7fffc26eea00 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2739e80 .functor AND 1, L_0x7fffc2739ef0, L_0x7fffc273a500, C4<1>, C4<1>;
L_0x7fffc2739ef0 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2739fb0 .functor AND 1, L_0x7fffc273a780, L_0x7fffc273a690, C4<1>, C4<1>;
L_0x7fffc273a020 .functor OR 1, L_0x7fffc2739e80, L_0x7fffc2739fb0, C4<0>, C4<0>;
v0x7fffc26eec70_0 .net "AND1OUT", 0 0, L_0x7fffc2739e80;  1 drivers
v0x7fffc26eed50_0 .net "AND2OUT", 0 0, L_0x7fffc2739fb0;  1 drivers
v0x7fffc26eee10_0 .net "IN0", 0 0, L_0x7fffc273a500;  1 drivers
v0x7fffc26eeee0_0 .net "IN1", 0 0, L_0x7fffc273a690;  1 drivers
v0x7fffc26eefa0_0 .net "OUT", 0 0, L_0x7fffc273a020;  1 drivers
v0x7fffc26ef0b0_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26ef170_0 .net *"_s0", 0 0, L_0x7fffc2739ef0;  1 drivers
S_0x7fffc26ef2d0 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2739180 .functor AND 1, L_0x7fffc2739970, L_0x7fffc2739c10, C4<1>, C4<1>;
L_0x7fffc2739970 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2739a30 .functor AND 1, L_0x7fffc273a780, L_0x7fffc2739d00, C4<1>, C4<1>;
L_0x7fffc2739aa0 .functor OR 1, L_0x7fffc2739180, L_0x7fffc2739a30, C4<0>, C4<0>;
v0x7fffc26ef530_0 .net "AND1OUT", 0 0, L_0x7fffc2739180;  1 drivers
v0x7fffc26ef5f0_0 .net "AND2OUT", 0 0, L_0x7fffc2739a30;  1 drivers
v0x7fffc26ef6b0_0 .net "IN0", 0 0, L_0x7fffc2739c10;  1 drivers
v0x7fffc26ef780_0 .net "IN1", 0 0, L_0x7fffc2739d00;  1 drivers
v0x7fffc26ef840_0 .net "OUT", 0 0, L_0x7fffc2739aa0;  1 drivers
v0x7fffc26ef950_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26ef9f0_0 .net *"_s0", 0 0, L_0x7fffc2739970;  1 drivers
S_0x7fffc26efb60 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27391f0 .functor AND 1, L_0x7fffc2739260, L_0x7fffc2739500, C4<1>, C4<1>;
L_0x7fffc2739260 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2739320 .functor AND 1, L_0x7fffc273a780, L_0x7fffc2739800, C4<1>, C4<1>;
L_0x7fffc2739390 .functor OR 1, L_0x7fffc27391f0, L_0x7fffc2739320, C4<0>, C4<0>;
v0x7fffc26efdd0_0 .net "AND1OUT", 0 0, L_0x7fffc27391f0;  1 drivers
v0x7fffc26efe90_0 .net "AND2OUT", 0 0, L_0x7fffc2739320;  1 drivers
v0x7fffc26eff50_0 .net "IN0", 0 0, L_0x7fffc2739500;  1 drivers
v0x7fffc26f0020_0 .net "IN1", 0 0, L_0x7fffc2739800;  1 drivers
v0x7fffc26f00e0_0 .net "OUT", 0 0, L_0x7fffc2739390;  1 drivers
v0x7fffc26f01f0_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f02e0_0 .net *"_s0", 0 0, L_0x7fffc2739260;  1 drivers
S_0x7fffc26f0440 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2738d10 .functor AND 1, L_0x7fffc2738d80, L_0x7fffc2738fa0, C4<1>, C4<1>;
L_0x7fffc2738d80 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2738df0 .functor AND 1, L_0x7fffc273a780, L_0x7fffc2739090, C4<1>, C4<1>;
L_0x7fffc2738e60 .functor OR 1, L_0x7fffc2738d10, L_0x7fffc2738df0, C4<0>, C4<0>;
v0x7fffc26f0680_0 .net "AND1OUT", 0 0, L_0x7fffc2738d10;  1 drivers
v0x7fffc26f0760_0 .net "AND2OUT", 0 0, L_0x7fffc2738df0;  1 drivers
v0x7fffc26f0820_0 .net "IN0", 0 0, L_0x7fffc2738fa0;  1 drivers
v0x7fffc26f08c0_0 .net "IN1", 0 0, L_0x7fffc2739090;  1 drivers
v0x7fffc26f0980_0 .net "OUT", 0 0, L_0x7fffc2738e60;  1 drivers
v0x7fffc26f0a90_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f0b30_0 .net *"_s0", 0 0, L_0x7fffc2738d80;  1 drivers
S_0x7fffc26f0c90 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2738850 .functor AND 1, L_0x7fffc27388c0, L_0x7fffc2738b30, C4<1>, C4<1>;
L_0x7fffc27388c0 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2738980 .functor AND 1, L_0x7fffc273a780, L_0x7fffc2738c20, C4<1>, C4<1>;
L_0x7fffc27389f0 .functor OR 1, L_0x7fffc2738850, L_0x7fffc2738980, C4<0>, C4<0>;
v0x7fffc26f0f20_0 .net "AND1OUT", 0 0, L_0x7fffc2738850;  1 drivers
v0x7fffc26f1000_0 .net "AND2OUT", 0 0, L_0x7fffc2738980;  1 drivers
v0x7fffc26f10c0_0 .net "IN0", 0 0, L_0x7fffc2738b30;  1 drivers
v0x7fffc26f1160_0 .net "IN1", 0 0, L_0x7fffc2738c20;  1 drivers
v0x7fffc26f1220_0 .net "OUT", 0 0, L_0x7fffc27389f0;  1 drivers
v0x7fffc26f1330_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f13d0_0 .net *"_s0", 0 0, L_0x7fffc27388c0;  1 drivers
S_0x7fffc26f1530 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2738160 .functor AND 1, L_0x7fffc27381d0, L_0x7fffc2738620, C4<1>, C4<1>;
L_0x7fffc27381d0 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2738290 .functor AND 1, L_0x7fffc273a780, L_0x7fffc2738710, C4<1>, C4<1>;
L_0x7fffc2738510 .functor OR 1, L_0x7fffc2738160, L_0x7fffc2738290, C4<0>, C4<0>;
v0x7fffc26f1720_0 .net "AND1OUT", 0 0, L_0x7fffc2738160;  1 drivers
v0x7fffc26f1800_0 .net "AND2OUT", 0 0, L_0x7fffc2738290;  1 drivers
v0x7fffc26f18c0_0 .net "IN0", 0 0, L_0x7fffc2738620;  1 drivers
v0x7fffc26f1990_0 .net "IN1", 0 0, L_0x7fffc2738710;  1 drivers
v0x7fffc26f1a50_0 .net "OUT", 0 0, L_0x7fffc2738510;  1 drivers
v0x7fffc26f1b60_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f1c00_0 .net *"_s0", 0 0, L_0x7fffc27381d0;  1 drivers
S_0x7fffc26f1d60 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2737710 .functor AND 1, L_0x7fffc273a780, L_0x7f01fc2a05b8, L_0x7fffc2737e20, C4<1>;
L_0x7fffc2737780 .functor AND 1, L_0x7fffc273a780, L_0x7fffc27377f0, L_0x7f01fc2a0570, L_0x7fffc2737f40;
L_0x7fffc27377f0 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2737ac0 .functor AND 1, L_0x7fffc2737b90, L_0x7fffc2738030, C4<1>, C4<1>;
L_0x7fffc2737b90 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc2737c50 .functor OR 1, L_0x7fffc2737710, L_0x7fffc2737780, L_0x7fffc2737ac0, C4<0>;
v0x7fffc26f1fe0_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f20f0_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f2200_0 .net "OUT", 0 0, L_0x7fffc2737c50;  1 drivers
v0x7fffc26f22a0_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f2340_0 .net "WIRE1", 0 0, L_0x7fffc2737710;  1 drivers
v0x7fffc26f2430_0 .net "WIRE2", 0 0, L_0x7fffc2737780;  1 drivers
v0x7fffc26f24f0_0 .net "WIRE3", 0 0, L_0x7fffc2737ac0;  1 drivers
v0x7fffc26f25b0_0 .net "X0", 0 0, L_0x7fffc2737e20;  1 drivers
v0x7fffc26f2670_0 .net "X1", 0 0, L_0x7fffc2737f40;  1 drivers
v0x7fffc26f27c0_0 .net "X2", 0 0, L_0x7fffc2738030;  1 drivers
v0x7fffc26f2880_0 .net *"_s0", 0 0, L_0x7fffc27377f0;  1 drivers
v0x7fffc26f2960_0 .net *"_s2", 0 0, L_0x7fffc2737b90;  1 drivers
S_0x7fffc26f2b60 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffc26ee790;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2736ff0 .functor AND 1, L_0x7fffc273a780, L_0x7f01fc2a05b8, L_0x7fffc2737490, C4<1>;
L_0x7fffc2737060 .functor AND 1, L_0x7fffc273a780, L_0x7fffc27370d0, L_0x7f01fc2a0570, L_0x7fffc2737580;
L_0x7fffc27370d0 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2737190 .functor AND 1, L_0x7fffc2737230, L_0x7fffc2737620, C4<1>, C4<1>;
L_0x7fffc2737230 .functor NOT 1, L_0x7fffc273a780, C4<0>, C4<0>, C4<0>;
L_0x7fffc27372f0 .functor OR 1, L_0x7fffc2736ff0, L_0x7fffc2737060, L_0x7fffc2737190, C4<0>;
v0x7fffc26f2d90_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f2e50_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f2f10_0 .net "OUT", 0 0, L_0x7fffc27372f0;  1 drivers
v0x7fffc26f2fb0_0 .net "S", 0 0, L_0x7fffc273a780;  alias, 1 drivers
v0x7fffc26f3050_0 .net "WIRE1", 0 0, L_0x7fffc2736ff0;  1 drivers
v0x7fffc26f3140_0 .net "WIRE2", 0 0, L_0x7fffc2737060;  1 drivers
v0x7fffc26f3200_0 .net "WIRE3", 0 0, L_0x7fffc2737190;  1 drivers
v0x7fffc26f32c0_0 .net "X0", 0 0, L_0x7fffc2737490;  1 drivers
v0x7fffc26f3380_0 .net "X1", 0 0, L_0x7fffc2737580;  1 drivers
v0x7fffc26f34d0_0 .net "X2", 0 0, L_0x7fffc2737620;  1 drivers
v0x7fffc26f3590_0 .net *"_s0", 0 0, L_0x7fffc27370d0;  1 drivers
v0x7fffc26f3670_0 .net *"_s2", 0 0, L_0x7fffc2737230;  1 drivers
S_0x7fffc26f3ea0 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffc26e9460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26f9900_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f99c0_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f9a80_0 .net "S", 0 0, L_0x7fffc273e530;  1 drivers
v0x7fffc26f9c30_0 .net "X", 7 0, L_0x7fffc273a190;  alias, 1 drivers
v0x7fffc26f9cd0_0 .net "Y", 7 0, L_0x7fffc273df80;  alias, 1 drivers
L_0x7fffc273ad10 .part L_0x7fffc273a190, 3, 1;
L_0x7fffc273ae00 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273aea0 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273b430 .part L_0x7fffc273a190, 2, 1;
L_0x7fffc273b550 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273b640 .part L_0x7fffc273a190, 6, 1;
L_0x7fffc273c090 .part L_0x7fffc273a190, 1, 1;
L_0x7fffc273c180 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273c2c0 .part L_0x7fffc273a190, 5, 1;
L_0x7fffc273c8e0 .part L_0x7fffc273a190, 0, 1;
L_0x7fffc273c9d0 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273ca70 .part L_0x7fffc273a190, 4, 1;
L_0x7fffc273ceb0 .part L_0x7fffc273a190, 3, 1;
L_0x7fffc26f8f20 .part L_0x7fffc273a190, 7, 1;
L_0x7fffc273d4a0 .part L_0x7fffc273a190, 2, 1;
L_0x7fffc273d590 .part L_0x7fffc273a190, 6, 1;
L_0x7fffc273d9f0 .part L_0x7fffc273a190, 1, 1;
L_0x7fffc273dae0 .part L_0x7fffc273a190, 5, 1;
LS_0x7fffc273df80_0_0 .concat8 [ 1 1 1 1], L_0x7fffc273de10, L_0x7fffc273d8b0, L_0x7fffc273d360, L_0x7fffc273cd70;
LS_0x7fffc273df80_0_4 .concat8 [ 1 1 1 1], L_0x7fffc273c710, L_0x7fffc273bec0, L_0x7fffc273b290, L_0x7fffc273ab70;
L_0x7fffc273df80 .concat8 [ 4 4 0 0], LS_0x7fffc273df80_0_0, LS_0x7fffc273df80_0_4;
L_0x7fffc273e340 .part L_0x7fffc273a190, 0, 1;
L_0x7fffc273dbd0 .part L_0x7fffc273a190, 4, 1;
S_0x7fffc26f40a0 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273dc70 .functor AND 1, L_0x7fffc273dce0, L_0x7fffc273e340, C4<1>, C4<1>;
L_0x7fffc273dce0 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273dda0 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273dbd0, C4<1>, C4<1>;
L_0x7fffc273de10 .functor OR 1, L_0x7fffc273dc70, L_0x7fffc273dda0, C4<0>, C4<0>;
v0x7fffc26f42c0_0 .net "AND1OUT", 0 0, L_0x7fffc273dc70;  1 drivers
v0x7fffc26f43a0_0 .net "AND2OUT", 0 0, L_0x7fffc273dda0;  1 drivers
v0x7fffc26f4460_0 .net "IN0", 0 0, L_0x7fffc273e340;  1 drivers
v0x7fffc26f4530_0 .net "IN1", 0 0, L_0x7fffc273dbd0;  1 drivers
v0x7fffc26f45f0_0 .net "OUT", 0 0, L_0x7fffc273de10;  1 drivers
v0x7fffc26f4700_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f47c0_0 .net *"_s0", 0 0, L_0x7fffc273dce0;  1 drivers
S_0x7fffc26f4920 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273d710 .functor AND 1, L_0x7fffc273d780, L_0x7fffc273d9f0, C4<1>, C4<1>;
L_0x7fffc273d780 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273d840 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273dae0, C4<1>, C4<1>;
L_0x7fffc273d8b0 .functor OR 1, L_0x7fffc273d710, L_0x7fffc273d840, C4<0>, C4<0>;
v0x7fffc26f4b80_0 .net "AND1OUT", 0 0, L_0x7fffc273d710;  1 drivers
v0x7fffc26f4c40_0 .net "AND2OUT", 0 0, L_0x7fffc273d840;  1 drivers
v0x7fffc26f4d00_0 .net "IN0", 0 0, L_0x7fffc273d9f0;  1 drivers
v0x7fffc26f4dd0_0 .net "IN1", 0 0, L_0x7fffc273dae0;  1 drivers
v0x7fffc26f4e90_0 .net "OUT", 0 0, L_0x7fffc273d8b0;  1 drivers
v0x7fffc26f4fa0_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f5040_0 .net *"_s0", 0 0, L_0x7fffc273d780;  1 drivers
S_0x7fffc26f51b0 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273cb60 .functor AND 1, L_0x7fffc273d230, L_0x7fffc273d4a0, C4<1>, C4<1>;
L_0x7fffc273d230 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273d2f0 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273d590, C4<1>, C4<1>;
L_0x7fffc273d360 .functor OR 1, L_0x7fffc273cb60, L_0x7fffc273d2f0, C4<0>, C4<0>;
v0x7fffc26f5420_0 .net "AND1OUT", 0 0, L_0x7fffc273cb60;  1 drivers
v0x7fffc26f54e0_0 .net "AND2OUT", 0 0, L_0x7fffc273d2f0;  1 drivers
v0x7fffc26f55a0_0 .net "IN0", 0 0, L_0x7fffc273d4a0;  1 drivers
v0x7fffc26f5670_0 .net "IN1", 0 0, L_0x7fffc273d590;  1 drivers
v0x7fffc26f5730_0 .net "OUT", 0 0, L_0x7fffc273d360;  1 drivers
v0x7fffc26f5840_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f5930_0 .net *"_s0", 0 0, L_0x7fffc273d230;  1 drivers
S_0x7fffc26f5a90 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc273cbd0 .functor AND 1, L_0x7fffc273cc40, L_0x7fffc273ceb0, C4<1>, C4<1>;
L_0x7fffc273cc40 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273cd00 .functor AND 1, L_0x7fffc273e530, L_0x7fffc26f8f20, C4<1>, C4<1>;
L_0x7fffc273cd70 .functor OR 1, L_0x7fffc273cbd0, L_0x7fffc273cd00, C4<0>, C4<0>;
v0x7fffc26f5cd0_0 .net "AND1OUT", 0 0, L_0x7fffc273cbd0;  1 drivers
v0x7fffc26f5db0_0 .net "AND2OUT", 0 0, L_0x7fffc273cd00;  1 drivers
v0x7fffc26f5e70_0 .net "IN0", 0 0, L_0x7fffc273ceb0;  1 drivers
v0x7fffc26f5f10_0 .net "IN1", 0 0, L_0x7fffc26f8f20;  1 drivers
v0x7fffc26f5fd0_0 .net "OUT", 0 0, L_0x7fffc273cd70;  1 drivers
v0x7fffc26f60e0_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f6180_0 .net *"_s0", 0 0, L_0x7fffc273cc40;  1 drivers
S_0x7fffc26f62e0 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc273c3b0 .functor AND 1, L_0x7fffc273e530, L_0x7f01fc2a05b8, L_0x7fffc273c8e0, C4<1>;
L_0x7fffc273c420 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273c490, L_0x7f01fc2a0570, L_0x7fffc273c9d0;
L_0x7fffc273c490 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc273c550 .functor AND 1, L_0x7fffc273c650, L_0x7fffc273ca70, C4<1>, C4<1>;
L_0x7fffc273c650 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273c710 .functor OR 1, L_0x7fffc273c3b0, L_0x7fffc273c420, L_0x7fffc273c550, C4<0>;
v0x7fffc26f65b0_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f6670_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f6730_0 .net "OUT", 0 0, L_0x7fffc273c710;  1 drivers
v0x7fffc26f67d0_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f6870_0 .net "WIRE1", 0 0, L_0x7fffc273c3b0;  1 drivers
v0x7fffc26f6910_0 .net "WIRE2", 0 0, L_0x7fffc273c420;  1 drivers
v0x7fffc26f69d0_0 .net "WIRE3", 0 0, L_0x7fffc273c550;  1 drivers
v0x7fffc26f6a90_0 .net "X0", 0 0, L_0x7fffc273c8e0;  1 drivers
v0x7fffc26f6b50_0 .net "X1", 0 0, L_0x7fffc273c9d0;  1 drivers
v0x7fffc26f6ca0_0 .net "X2", 0 0, L_0x7fffc273ca70;  1 drivers
v0x7fffc26f6d60_0 .net *"_s0", 0 0, L_0x7fffc273c490;  1 drivers
v0x7fffc26f6e40_0 .net *"_s2", 0 0, L_0x7fffc273c650;  1 drivers
S_0x7fffc26f7040 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc273b770 .functor AND 1, L_0x7fffc273e530, L_0x7f01fc2a05b8, L_0x7fffc273c090, C4<1>;
L_0x7fffc273b7e0 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273bc70, L_0x7f01fc2a0570, L_0x7fffc273c180;
L_0x7fffc273bc70 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc273bd30 .functor AND 1, L_0x7fffc273be00, L_0x7fffc273c2c0, C4<1>, C4<1>;
L_0x7fffc273be00 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273bec0 .functor OR 1, L_0x7fffc273b770, L_0x7fffc273b7e0, L_0x7fffc273bd30, C4<0>;
v0x7fffc26f7270_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f7330_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f73f0_0 .net "OUT", 0 0, L_0x7fffc273bec0;  1 drivers
v0x7fffc26f7490_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f7530_0 .net "WIRE1", 0 0, L_0x7fffc273b770;  1 drivers
v0x7fffc26f7620_0 .net "WIRE2", 0 0, L_0x7fffc273b7e0;  1 drivers
v0x7fffc26f76e0_0 .net "WIRE3", 0 0, L_0x7fffc273bd30;  1 drivers
v0x7fffc26f77a0_0 .net "X0", 0 0, L_0x7fffc273c090;  1 drivers
v0x7fffc26f7860_0 .net "X1", 0 0, L_0x7fffc273c180;  1 drivers
v0x7fffc26f79b0_0 .net "X2", 0 0, L_0x7fffc273c2c0;  1 drivers
v0x7fffc26f7a70_0 .net *"_s0", 0 0, L_0x7fffc273bc70;  1 drivers
v0x7fffc26f7b50_0 .net *"_s2", 0 0, L_0x7fffc273be00;  1 drivers
S_0x7fffc26f7d50 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc273af90 .functor AND 1, L_0x7fffc273e530, L_0x7f01fc2a05b8, L_0x7fffc273b430, C4<1>;
L_0x7fffc273b000 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273b070, L_0x7f01fc2a0570, L_0x7fffc273b550;
L_0x7fffc273b070 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc273b130 .functor AND 1, L_0x7fffc273b1d0, L_0x7fffc273b640, C4<1>, C4<1>;
L_0x7fffc273b1d0 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273b290 .functor OR 1, L_0x7fffc273af90, L_0x7fffc273b000, L_0x7fffc273b130, C4<0>;
v0x7fffc26f7f80_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f8040_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f8100_0 .net "OUT", 0 0, L_0x7fffc273b290;  1 drivers
v0x7fffc26f81a0_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f8240_0 .net "WIRE1", 0 0, L_0x7fffc273af90;  1 drivers
v0x7fffc26f8330_0 .net "WIRE2", 0 0, L_0x7fffc273b000;  1 drivers
v0x7fffc26f83f0_0 .net "WIRE3", 0 0, L_0x7fffc273b130;  1 drivers
v0x7fffc26f84b0_0 .net "X0", 0 0, L_0x7fffc273b430;  1 drivers
v0x7fffc26f8570_0 .net "X1", 0 0, L_0x7fffc273b550;  1 drivers
v0x7fffc26f86c0_0 .net "X2", 0 0, L_0x7fffc273b640;  1 drivers
v0x7fffc26f8780_0 .net *"_s0", 0 0, L_0x7fffc273b070;  1 drivers
v0x7fffc26f8860_0 .net *"_s2", 0 0, L_0x7fffc273b1d0;  1 drivers
S_0x7fffc26f8a60 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffc26f3ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc273a870 .functor AND 1, L_0x7fffc273e530, L_0x7f01fc2a05b8, L_0x7fffc273ad10, C4<1>;
L_0x7fffc273a8e0 .functor AND 1, L_0x7fffc273e530, L_0x7fffc273a950, L_0x7f01fc2a0570, L_0x7fffc273ae00;
L_0x7fffc273a950 .functor NOT 1, L_0x7f01fc2a05b8, C4<0>, C4<0>, C4<0>;
L_0x7fffc273aa10 .functor AND 1, L_0x7fffc273aab0, L_0x7fffc273aea0, C4<1>, C4<1>;
L_0x7fffc273aab0 .functor NOT 1, L_0x7fffc273e530, C4<0>, C4<0>, C4<0>;
L_0x7fffc273ab70 .functor OR 1, L_0x7fffc273a870, L_0x7fffc273a8e0, L_0x7fffc273aa10, C4<0>;
v0x7fffc26f8c90_0 .net "A", 0 0, L_0x7f01fc2a0570;  alias, 1 drivers
v0x7fffc26f8e60_0 .net "C", 0 0, L_0x7f01fc2a05b8;  alias, 1 drivers
v0x7fffc26f9030_0 .net "OUT", 0 0, L_0x7fffc273ab70;  1 drivers
v0x7fffc26f90d0_0 .net "S", 0 0, L_0x7fffc273e530;  alias, 1 drivers
v0x7fffc26f9170_0 .net "WIRE1", 0 0, L_0x7fffc273a870;  1 drivers
v0x7fffc26f9260_0 .net "WIRE2", 0 0, L_0x7fffc273a8e0;  1 drivers
v0x7fffc26f9320_0 .net "WIRE3", 0 0, L_0x7fffc273aa10;  1 drivers
v0x7fffc26f93e0_0 .net "X0", 0 0, L_0x7fffc273ad10;  1 drivers
v0x7fffc26f94a0_0 .net "X1", 0 0, L_0x7fffc273ae00;  1 drivers
v0x7fffc26f9560_0 .net "X2", 0 0, L_0x7fffc273aea0;  1 drivers
v0x7fffc26f9620_0 .net *"_s0", 0 0, L_0x7fffc273a950;  1 drivers
v0x7fffc26f9700_0 .net *"_s2", 0 0, L_0x7fffc273aab0;  1 drivers
S_0x7fffc26fa690 .scope module, "myrotator" "RIGHTSHIFTER" 7 84, 12 96 0, S_0x7fffc264a9a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f01fc2a0690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc270b030_0 .net "A", 0 0, L_0x7f01fc2a0690;  1 drivers
L_0x7f01fc2a06d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc270b0f0_0 .net "C", 0 0, L_0x7f01fc2a06d8;  1 drivers
v0x7fffc270b1b0_0 .net "DATA", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc270b250_0 .var "OUT", 7 0;
v0x7fffc270b310_0 .net "S", 2 0, L_0x7fffc2752fb0;  1 drivers
v0x7fffc270b440_0 .net "WIRE1", 7 0, L_0x7fffc274b860;  1 drivers
v0x7fffc270b550_0 .net "WIRE2", 7 0, L_0x7fffc274ee70;  1 drivers
v0x7fffc270b660_0 .net "WIRE3", 7 0, L_0x7fffc2752960;  1 drivers
E_0x7fffc26ed630 .event edge, v0x7fffc268d910_0, v0x7fffc270b310_0, v0x7fffc26feb40_0, v0x7fffc26fea60_0;
L_0x7fffc274bee0 .part L_0x7fffc2752fb0, 0, 1;
L_0x7fffc274f410 .part L_0x7fffc2752fb0, 1, 1;
L_0x7fffc2752f10 .part L_0x7fffc2752fb0, 2, 1;
S_0x7fffc26fa930 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffc26fa690;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc26ff4f0_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc26ff5b0_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc26ff680_0 .net "S", 0 0, L_0x7fffc274bee0;  1 drivers
v0x7fffc26ff860_0 .net "X", 7 0, v0x7fffc270f330_0;  alias, 1 drivers
v0x7fffc26ff900_0 .net "Y", 7 0, L_0x7fffc274b860;  alias, 1 drivers
L_0x7fffc2748c90 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc2748d80 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2749680 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2749960 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc2749a50 .part v0x7fffc270f330_0, 7, 1;
L_0x7fffc2749e20 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc2749f50 .part v0x7fffc270f330_0, 6, 1;
L_0x7fffc274a420 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc274a560 .part v0x7fffc270f330_0, 5, 1;
L_0x7fffc274a930 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc274aa80 .part v0x7fffc270f330_0, 4, 1;
L_0x7fffc274ae00 .part v0x7fffc270f330_0, 2, 1;
L_0x7fffc274af60 .part v0x7fffc270f330_0, 3, 1;
L_0x7fffc274b360 .part v0x7fffc270f330_0, 1, 1;
L_0x7fffc274b4d0 .part v0x7fffc270f330_0, 2, 1;
LS_0x7fffc274b860_0_0 .concat8 [ 1 1 1 1], L_0x7fffc274b6f0, L_0x7fffc274b1f0, L_0x7fffc274acc0, L_0x7fffc274a7f0;
LS_0x7fffc274b860_0_4 .concat8 [ 1 1 1 1], L_0x7fffc26ff7c0, L_0x7fffc2749ce0, L_0x7fffc2749850, L_0x7fffc2748af0;
L_0x7fffc274b860 .concat8 [ 4 4 0 0], LS_0x7fffc274b860_0_0, LS_0x7fffc274b860_0_4;
L_0x7fffc274bc60 .part v0x7fffc270f330_0, 0, 1;
L_0x7fffc274bd50 .part v0x7fffc270f330_0, 1, 1;
S_0x7fffc26faba0 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274aef0 .functor AND 1, L_0x7fffc274b5c0, L_0x7fffc274bc60, C4<1>, C4<1>;
L_0x7fffc274b5c0 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc274b680 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc274bd50, C4<1>, C4<1>;
L_0x7fffc274b6f0 .functor OR 1, L_0x7fffc274aef0, L_0x7fffc274b680, C4<0>, C4<0>;
v0x7fffc26fae30_0 .net "AND1OUT", 0 0, L_0x7fffc274aef0;  1 drivers
v0x7fffc26faf10_0 .net "AND2OUT", 0 0, L_0x7fffc274b680;  1 drivers
v0x7fffc26fafd0_0 .net "IN0", 0 0, L_0x7fffc274bc60;  1 drivers
v0x7fffc26fb0a0_0 .net "IN1", 0 0, L_0x7fffc274bd50;  1 drivers
v0x7fffc26fb160_0 .net "OUT", 0 0, L_0x7fffc274b6f0;  1 drivers
v0x7fffc26fb270_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fb330_0 .net *"_s0", 0 0, L_0x7fffc274b5c0;  1 drivers
S_0x7fffc26fb490 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274b050 .functor AND 1, L_0x7fffc274b0c0, L_0x7fffc274b360, C4<1>, C4<1>;
L_0x7fffc274b0c0 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc274b180 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc274b4d0, C4<1>, C4<1>;
L_0x7fffc274b1f0 .functor OR 1, L_0x7fffc274b050, L_0x7fffc274b180, C4<0>, C4<0>;
v0x7fffc26fb6f0_0 .net "AND1OUT", 0 0, L_0x7fffc274b050;  1 drivers
v0x7fffc26fb7b0_0 .net "AND2OUT", 0 0, L_0x7fffc274b180;  1 drivers
v0x7fffc26fb870_0 .net "IN0", 0 0, L_0x7fffc274b360;  1 drivers
v0x7fffc26fb940_0 .net "IN1", 0 0, L_0x7fffc274b4d0;  1 drivers
v0x7fffc26fba00_0 .net "OUT", 0 0, L_0x7fffc274b1f0;  1 drivers
v0x7fffc26fbb10_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fbbb0_0 .net *"_s0", 0 0, L_0x7fffc274b0c0;  1 drivers
S_0x7fffc26fbd20 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274ab20 .functor AND 1, L_0x7fffc274ab90, L_0x7fffc274ae00, C4<1>, C4<1>;
L_0x7fffc274ab90 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc274ac50 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc274af60, C4<1>, C4<1>;
L_0x7fffc274acc0 .functor OR 1, L_0x7fffc274ab20, L_0x7fffc274ac50, C4<0>, C4<0>;
v0x7fffc26fbf90_0 .net "AND1OUT", 0 0, L_0x7fffc274ab20;  1 drivers
v0x7fffc26fc050_0 .net "AND2OUT", 0 0, L_0x7fffc274ac50;  1 drivers
v0x7fffc26fc110_0 .net "IN0", 0 0, L_0x7fffc274ae00;  1 drivers
v0x7fffc26fc1e0_0 .net "IN1", 0 0, L_0x7fffc274af60;  1 drivers
v0x7fffc26fc2a0_0 .net "OUT", 0 0, L_0x7fffc274acc0;  1 drivers
v0x7fffc26fc3b0_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fc4a0_0 .net *"_s0", 0 0, L_0x7fffc274ab90;  1 drivers
S_0x7fffc26fc600 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274a650 .functor AND 1, L_0x7fffc274a6c0, L_0x7fffc274a930, C4<1>, C4<1>;
L_0x7fffc274a6c0 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc274a780 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc274aa80, C4<1>, C4<1>;
L_0x7fffc274a7f0 .functor OR 1, L_0x7fffc274a650, L_0x7fffc274a780, C4<0>, C4<0>;
v0x7fffc26fc840_0 .net "AND1OUT", 0 0, L_0x7fffc274a650;  1 drivers
v0x7fffc26fc920_0 .net "AND2OUT", 0 0, L_0x7fffc274a780;  1 drivers
v0x7fffc26fc9e0_0 .net "IN0", 0 0, L_0x7fffc274a930;  1 drivers
v0x7fffc26fca80_0 .net "IN1", 0 0, L_0x7fffc274aa80;  1 drivers
v0x7fffc26fcb40_0 .net "OUT", 0 0, L_0x7fffc274a7f0;  1 drivers
v0x7fffc26fcc50_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fccf0_0 .net *"_s0", 0 0, L_0x7fffc274a6c0;  1 drivers
S_0x7fffc26fce50 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274a040 .functor AND 1, L_0x7fffc274a0b0, L_0x7fffc274a420, C4<1>, C4<1>;
L_0x7fffc274a0b0 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc26ff750 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc274a560, C4<1>, C4<1>;
L_0x7fffc26ff7c0 .functor OR 1, L_0x7fffc274a040, L_0x7fffc26ff750, C4<0>, C4<0>;
v0x7fffc26fd0e0_0 .net "AND1OUT", 0 0, L_0x7fffc274a040;  1 drivers
v0x7fffc26fd1c0_0 .net "AND2OUT", 0 0, L_0x7fffc26ff750;  1 drivers
v0x7fffc26fd280_0 .net "IN0", 0 0, L_0x7fffc274a420;  1 drivers
v0x7fffc26fd320_0 .net "IN1", 0 0, L_0x7fffc274a560;  1 drivers
v0x7fffc26fd3e0_0 .net "OUT", 0 0, L_0x7fffc26ff7c0;  1 drivers
v0x7fffc26fd4f0_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fd590_0 .net *"_s0", 0 0, L_0x7fffc274a0b0;  1 drivers
S_0x7fffc26fd6f0 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2749b40 .functor AND 1, L_0x7fffc2749bb0, L_0x7fffc2749e20, C4<1>, C4<1>;
L_0x7fffc2749bb0 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc2749c70 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc2749f50, C4<1>, C4<1>;
L_0x7fffc2749ce0 .functor OR 1, L_0x7fffc2749b40, L_0x7fffc2749c70, C4<0>, C4<0>;
v0x7fffc26fd8e0_0 .net "AND1OUT", 0 0, L_0x7fffc2749b40;  1 drivers
v0x7fffc26fd9c0_0 .net "AND2OUT", 0 0, L_0x7fffc2749c70;  1 drivers
v0x7fffc26fda80_0 .net "IN0", 0 0, L_0x7fffc2749e20;  1 drivers
v0x7fffc26fdb50_0 .net "IN1", 0 0, L_0x7fffc2749f50;  1 drivers
v0x7fffc26fdc10_0 .net "OUT", 0 0, L_0x7fffc2749ce0;  1 drivers
v0x7fffc26fdd20_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fddc0_0 .net *"_s0", 0 0, L_0x7fffc2749bb0;  1 drivers
S_0x7fffc26fdf20 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2743cb0 .functor AND 1, L_0x7fffc2749720, L_0x7fffc2749960, C4<1>, C4<1>;
L_0x7fffc2749720 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc27497e0 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc2749a50, C4<1>, C4<1>;
L_0x7fffc2749850 .functor OR 1, L_0x7fffc2743cb0, L_0x7fffc27497e0, C4<0>, C4<0>;
v0x7fffc26fe160_0 .net "AND1OUT", 0 0, L_0x7fffc2743cb0;  1 drivers
v0x7fffc26fe240_0 .net "AND2OUT", 0 0, L_0x7fffc27497e0;  1 drivers
v0x7fffc26fe300_0 .net "IN0", 0 0, L_0x7fffc2749960;  1 drivers
v0x7fffc26fe3d0_0 .net "IN1", 0 0, L_0x7fffc2749a50;  1 drivers
v0x7fffc26fe490_0 .net "OUT", 0 0, L_0x7fffc2749850;  1 drivers
v0x7fffc26fe5a0_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fe640_0 .net *"_s0", 0 0, L_0x7fffc2749720;  1 drivers
S_0x7fffc26fe7a0 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffc26fa930;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2748840 .functor AND 1, L_0x7fffc274bee0, L_0x7f01fc2a06d8, L_0x7fffc2748c90, C4<1>;
L_0x7fffc27488b0 .functor AND 1, L_0x7fffc274bee0, L_0x7fffc2748920, L_0x7f01fc2a0690, L_0x7fffc2748d80;
L_0x7fffc2748920 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2748990 .functor AND 1, L_0x7fffc2748a30, L_0x7fffc2749680, C4<1>, C4<1>;
L_0x7fffc2748a30 .functor NOT 1, L_0x7fffc274bee0, C4<0>, C4<0>, C4<0>;
L_0x7fffc2748af0 .functor OR 1, L_0x7fffc2748840, L_0x7fffc27488b0, L_0x7fffc2748990, C4<0>;
v0x7fffc26fea60_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc26feb40_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc26fec00_0 .net "OUT", 0 0, L_0x7fffc2748af0;  1 drivers
v0x7fffc26feca0_0 .net "S", 0 0, L_0x7fffc274bee0;  alias, 1 drivers
v0x7fffc26fed40_0 .net "WIRE1", 0 0, L_0x7fffc2748840;  1 drivers
v0x7fffc26fee50_0 .net "WIRE2", 0 0, L_0x7fffc27488b0;  1 drivers
v0x7fffc26fef10_0 .net "WIRE3", 0 0, L_0x7fffc2748990;  1 drivers
v0x7fffc26fefd0_0 .net "X0", 0 0, L_0x7fffc2748c90;  1 drivers
v0x7fffc26ff090_0 .net "X1", 0 0, L_0x7fffc2748d80;  1 drivers
v0x7fffc26ff150_0 .net "X2", 0 0, L_0x7fffc2749680;  1 drivers
v0x7fffc26ff210_0 .net *"_s0", 0 0, L_0x7fffc2748920;  1 drivers
v0x7fffc26ff2f0_0 .net *"_s2", 0 0, L_0x7fffc2748a30;  1 drivers
S_0x7fffc26ffa40 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffc26fa690;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc2704a90_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc2704be0_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc2704d30_0 .net "S", 0 0, L_0x7fffc274f410;  1 drivers
v0x7fffc2704ee0_0 .net "X", 7 0, L_0x7fffc274b860;  alias, 1 drivers
v0x7fffc2704f80_0 .net "Y", 7 0, L_0x7fffc274ee70;  alias, 1 drivers
L_0x7fffc274c3e0 .part L_0x7fffc274b860, 1, 1;
L_0x7fffc274c4d0 .part L_0x7fffc274b860, 7, 1;
L_0x7fffc274c570 .part L_0x7fffc274b860, 7, 1;
L_0x7fffc274cc70 .part L_0x7fffc274b860, 0, 1;
L_0x7fffc274cd90 .part L_0x7fffc274b860, 7, 1;
L_0x7fffc274ce80 .part L_0x7fffc274b860, 6, 1;
L_0x7fffc274d470 .part L_0x7fffc274b860, 5, 1;
L_0x7fffc274d560 .part L_0x7fffc274b860, 7, 1;
L_0x7fffc274d980 .part L_0x7fffc274b860, 4, 1;
L_0x7fffc274da70 .part L_0x7fffc274b860, 6, 1;
L_0x7fffc274ddf0 .part L_0x7fffc274b860, 3, 1;
L_0x7fffc274dee0 .part L_0x7fffc274b860, 5, 1;
L_0x7fffc274e350 .part L_0x7fffc274b860, 2, 1;
L_0x7fffc26da220 .part L_0x7fffc274b860, 4, 1;
L_0x7fffc274e8f0 .part L_0x7fffc274b860, 1, 1;
L_0x7fffc274e9e0 .part L_0x7fffc274b860, 3, 1;
LS_0x7fffc274ee70_0_0 .concat8 [ 1 1 1 1], L_0x7fffc274ed00, L_0x7fffc274e780, L_0x7fffc274e1e0, L_0x7fffc274dcb0;
LS_0x7fffc274ee70_0_4 .concat8 [ 1 1 1 1], L_0x7fffc274d840, L_0x7fffc274d360, L_0x7fffc274cad0, L_0x7fffc274c280;
L_0x7fffc274ee70 .concat8 [ 4 4 0 0], LS_0x7fffc274ee70_0_0, LS_0x7fffc274ee70_0_4;
L_0x7fffc274f1e0 .part L_0x7fffc274b860, 0, 1;
L_0x7fffc274f370 .part L_0x7fffc274b860, 2, 1;
S_0x7fffc26ffcb0 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274eb60 .functor AND 1, L_0x7fffc274ebd0, L_0x7fffc274f1e0, C4<1>, C4<1>;
L_0x7fffc274ebd0 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274ec90 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274f370, C4<1>, C4<1>;
L_0x7fffc274ed00 .functor OR 1, L_0x7fffc274eb60, L_0x7fffc274ec90, C4<0>, C4<0>;
v0x7fffc26fff20_0 .net "AND1OUT", 0 0, L_0x7fffc274eb60;  1 drivers
v0x7fffc2700000_0 .net "AND2OUT", 0 0, L_0x7fffc274ec90;  1 drivers
v0x7fffc27000c0_0 .net "IN0", 0 0, L_0x7fffc274f1e0;  1 drivers
v0x7fffc2700190_0 .net "IN1", 0 0, L_0x7fffc274f370;  1 drivers
v0x7fffc2700250_0 .net "OUT", 0 0, L_0x7fffc274ed00;  1 drivers
v0x7fffc2700360_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2700420_0 .net *"_s0", 0 0, L_0x7fffc274ebd0;  1 drivers
S_0x7fffc2700580 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274dfd0 .functor AND 1, L_0x7fffc274e650, L_0x7fffc274e8f0, C4<1>, C4<1>;
L_0x7fffc274e650 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274e710 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274e9e0, C4<1>, C4<1>;
L_0x7fffc274e780 .functor OR 1, L_0x7fffc274dfd0, L_0x7fffc274e710, C4<0>, C4<0>;
v0x7fffc27007e0_0 .net "AND1OUT", 0 0, L_0x7fffc274dfd0;  1 drivers
v0x7fffc27008a0_0 .net "AND2OUT", 0 0, L_0x7fffc274e710;  1 drivers
v0x7fffc2700960_0 .net "IN0", 0 0, L_0x7fffc274e8f0;  1 drivers
v0x7fffc2700a30_0 .net "IN1", 0 0, L_0x7fffc274e9e0;  1 drivers
v0x7fffc2700af0_0 .net "OUT", 0 0, L_0x7fffc274e780;  1 drivers
v0x7fffc2700c00_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2700ca0_0 .net *"_s0", 0 0, L_0x7fffc274e650;  1 drivers
S_0x7fffc2700e10 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274e040 .functor AND 1, L_0x7fffc274e0b0, L_0x7fffc274e350, C4<1>, C4<1>;
L_0x7fffc274e0b0 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274e170 .functor AND 1, L_0x7fffc274f410, L_0x7fffc26da220, C4<1>, C4<1>;
L_0x7fffc274e1e0 .functor OR 1, L_0x7fffc274e040, L_0x7fffc274e170, C4<0>, C4<0>;
v0x7fffc2701080_0 .net "AND1OUT", 0 0, L_0x7fffc274e040;  1 drivers
v0x7fffc2701140_0 .net "AND2OUT", 0 0, L_0x7fffc274e170;  1 drivers
v0x7fffc2701200_0 .net "IN0", 0 0, L_0x7fffc274e350;  1 drivers
v0x7fffc27012d0_0 .net "IN1", 0 0, L_0x7fffc26da220;  1 drivers
v0x7fffc2701390_0 .net "OUT", 0 0, L_0x7fffc274e1e0;  1 drivers
v0x7fffc27014a0_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2701590_0 .net *"_s0", 0 0, L_0x7fffc274e0b0;  1 drivers
S_0x7fffc27016f0 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274db60 .functor AND 1, L_0x7fffc274dbd0, L_0x7fffc274ddf0, C4<1>, C4<1>;
L_0x7fffc274dbd0 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274dc40 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274dee0, C4<1>, C4<1>;
L_0x7fffc274dcb0 .functor OR 1, L_0x7fffc274db60, L_0x7fffc274dc40, C4<0>, C4<0>;
v0x7fffc2701930_0 .net "AND1OUT", 0 0, L_0x7fffc274db60;  1 drivers
v0x7fffc2701a10_0 .net "AND2OUT", 0 0, L_0x7fffc274dc40;  1 drivers
v0x7fffc2701ad0_0 .net "IN0", 0 0, L_0x7fffc274ddf0;  1 drivers
v0x7fffc2701b70_0 .net "IN1", 0 0, L_0x7fffc274dee0;  1 drivers
v0x7fffc2701c30_0 .net "OUT", 0 0, L_0x7fffc274dcb0;  1 drivers
v0x7fffc2701d40_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2701de0_0 .net *"_s0", 0 0, L_0x7fffc274dbd0;  1 drivers
S_0x7fffc2701f40 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274d6a0 .functor AND 1, L_0x7fffc274d710, L_0x7fffc274d980, C4<1>, C4<1>;
L_0x7fffc274d710 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274d7d0 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274da70, C4<1>, C4<1>;
L_0x7fffc274d840 .functor OR 1, L_0x7fffc274d6a0, L_0x7fffc274d7d0, C4<0>, C4<0>;
v0x7fffc27021d0_0 .net "AND1OUT", 0 0, L_0x7fffc274d6a0;  1 drivers
v0x7fffc27022b0_0 .net "AND2OUT", 0 0, L_0x7fffc274d7d0;  1 drivers
v0x7fffc2702370_0 .net "IN0", 0 0, L_0x7fffc274d980;  1 drivers
v0x7fffc2702410_0 .net "IN1", 0 0, L_0x7fffc274da70;  1 drivers
v0x7fffc27024d0_0 .net "OUT", 0 0, L_0x7fffc274d840;  1 drivers
v0x7fffc27025e0_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2702680_0 .net *"_s0", 0 0, L_0x7fffc274d710;  1 drivers
S_0x7fffc27027e0 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc274cfb0 .functor AND 1, L_0x7fffc274d020, L_0x7fffc274d470, C4<1>, C4<1>;
L_0x7fffc274d020 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274d0e0 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274d560, C4<1>, C4<1>;
L_0x7fffc274d360 .functor OR 1, L_0x7fffc274cfb0, L_0x7fffc274d0e0, C4<0>, C4<0>;
v0x7fffc27029d0_0 .net "AND1OUT", 0 0, L_0x7fffc274cfb0;  1 drivers
v0x7fffc2702ab0_0 .net "AND2OUT", 0 0, L_0x7fffc274d0e0;  1 drivers
v0x7fffc2702b70_0 .net "IN0", 0 0, L_0x7fffc274d470;  1 drivers
v0x7fffc2702c40_0 .net "IN1", 0 0, L_0x7fffc274d560;  1 drivers
v0x7fffc2702d00_0 .net "OUT", 0 0, L_0x7fffc274d360;  1 drivers
v0x7fffc2702e10_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2702eb0_0 .net *"_s0", 0 0, L_0x7fffc274d020;  1 drivers
S_0x7fffc2703010 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc274c660 .functor AND 1, L_0x7fffc274f410, L_0x7f01fc2a06d8, L_0x7fffc274cc70, C4<1>;
L_0x7fffc274c6d0 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274c740, L_0x7f01fc2a0690, L_0x7fffc274cd90;
L_0x7fffc274c740 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc270a140 .functor AND 1, L_0x7fffc274ca10, L_0x7fffc274ce80, C4<1>, C4<1>;
L_0x7fffc274ca10 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274cad0 .functor OR 1, L_0x7fffc274c660, L_0x7fffc274c6d0, L_0x7fffc270a140, C4<0>;
v0x7fffc2703290_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc27033a0_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc27034b0_0 .net "OUT", 0 0, L_0x7fffc274cad0;  1 drivers
v0x7fffc2703550_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc27035f0_0 .net "WIRE1", 0 0, L_0x7fffc274c660;  1 drivers
v0x7fffc27036e0_0 .net "WIRE2", 0 0, L_0x7fffc274c6d0;  1 drivers
v0x7fffc27037a0_0 .net "WIRE3", 0 0, L_0x7fffc270a140;  1 drivers
v0x7fffc2703860_0 .net "X0", 0 0, L_0x7fffc274cc70;  1 drivers
v0x7fffc2703920_0 .net "X1", 0 0, L_0x7fffc274cd90;  1 drivers
v0x7fffc27039e0_0 .net "X2", 0 0, L_0x7fffc274ce80;  1 drivers
v0x7fffc2703aa0_0 .net *"_s0", 0 0, L_0x7fffc274c740;  1 drivers
v0x7fffc2703b80_0 .net *"_s2", 0 0, L_0x7fffc274ca10;  1 drivers
S_0x7fffc2703d80 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffc26ffa40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc274bf80 .functor AND 1, L_0x7fffc274f410, L_0x7f01fc2a06d8, L_0x7fffc274c3e0, C4<1>;
L_0x7fffc274bff0 .functor AND 1, L_0x7fffc274f410, L_0x7fffc274c060, L_0x7f01fc2a0690, L_0x7fffc274c4d0;
L_0x7fffc274c060 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc274c120 .functor AND 1, L_0x7fffc274c1c0, L_0x7fffc274c570, C4<1>, C4<1>;
L_0x7fffc274c1c0 .functor NOT 1, L_0x7fffc274f410, C4<0>, C4<0>, C4<0>;
L_0x7fffc274c280 .functor OR 1, L_0x7fffc274bf80, L_0x7fffc274bff0, L_0x7fffc274c120, C4<0>;
v0x7fffc2703fb0_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc2704070_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc2704130_0 .net "OUT", 0 0, L_0x7fffc274c280;  1 drivers
v0x7fffc27041d0_0 .net "S", 0 0, L_0x7fffc274f410;  alias, 1 drivers
v0x7fffc2704270_0 .net "WIRE1", 0 0, L_0x7fffc274bf80;  1 drivers
v0x7fffc2704360_0 .net "WIRE2", 0 0, L_0x7fffc274bff0;  1 drivers
v0x7fffc2704420_0 .net "WIRE3", 0 0, L_0x7fffc274c120;  1 drivers
v0x7fffc27044e0_0 .net "X0", 0 0, L_0x7fffc274c3e0;  1 drivers
v0x7fffc27045a0_0 .net "X1", 0 0, L_0x7fffc274c4d0;  1 drivers
v0x7fffc27046f0_0 .net "X2", 0 0, L_0x7fffc274c570;  1 drivers
v0x7fffc27047b0_0 .net *"_s0", 0 0, L_0x7fffc274c060;  1 drivers
v0x7fffc2704890_0 .net *"_s2", 0 0, L_0x7fffc274c1c0;  1 drivers
S_0x7fffc27050c0 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffc26fa690;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc270ab20_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc270abe0_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc270aca0_0 .net "S", 0 0, L_0x7fffc2752f10;  1 drivers
v0x7fffc270ae50_0 .net "X", 7 0, L_0x7fffc274ee70;  alias, 1 drivers
v0x7fffc270aef0_0 .net "Y", 7 0, L_0x7fffc2752960;  alias, 1 drivers
L_0x7fffc274f930 .part L_0x7fffc274ee70, 3, 1;
L_0x7fffc274fa20 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc274fac0 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc2750070 .part L_0x7fffc274ee70, 2, 1;
L_0x7fffc2750190 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc2750280 .part L_0x7fffc274ee70, 6, 1;
L_0x7fffc2750ba0 .part L_0x7fffc274ee70, 1, 1;
L_0x7fffc2750c90 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc2750dd0 .part L_0x7fffc274ee70, 5, 1;
L_0x7fffc27513b0 .part L_0x7fffc274ee70, 0, 1;
L_0x7fffc27514a0 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc2751540 .part L_0x7fffc274ee70, 4, 1;
L_0x7fffc2751980 .part L_0x7fffc274ee70, 3, 1;
L_0x7fffc2704dd0 .part L_0x7fffc274ee70, 7, 1;
L_0x7fffc2751ef0 .part L_0x7fffc274ee70, 2, 1;
L_0x7fffc2751fe0 .part L_0x7fffc274ee70, 6, 1;
L_0x7fffc2752440 .part L_0x7fffc274ee70, 1, 1;
L_0x7fffc2752530 .part L_0x7fffc274ee70, 5, 1;
LS_0x7fffc2752960_0_0 .concat8 [ 1 1 1 1], L_0x7fffc27527f0, L_0x7fffc2752300, L_0x7fffc2751db0, L_0x7fffc2751840;
LS_0x7fffc2752960_0_4 .concat8 [ 1 1 1 1], L_0x7fffc2751220, L_0x7fffc27509d0, L_0x7fffc274fee0, L_0x7fffc274f7d0;
L_0x7fffc2752960 .concat8 [ 4 4 0 0], LS_0x7fffc2752960_0_0, LS_0x7fffc2752960_0_4;
L_0x7fffc2752d20 .part L_0x7fffc274ee70, 0, 1;
L_0x7fffc2752620 .part L_0x7fffc274ee70, 4, 1;
S_0x7fffc27052c0 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27520d0 .functor AND 1, L_0x7fffc27526c0, L_0x7fffc2752d20, C4<1>, C4<1>;
L_0x7fffc27526c0 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc2752780 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2752620, C4<1>, C4<1>;
L_0x7fffc27527f0 .functor OR 1, L_0x7fffc27520d0, L_0x7fffc2752780, C4<0>, C4<0>;
v0x7fffc27054e0_0 .net "AND1OUT", 0 0, L_0x7fffc27520d0;  1 drivers
v0x7fffc27055c0_0 .net "AND2OUT", 0 0, L_0x7fffc2752780;  1 drivers
v0x7fffc2705680_0 .net "IN0", 0 0, L_0x7fffc2752d20;  1 drivers
v0x7fffc2705750_0 .net "IN1", 0 0, L_0x7fffc2752620;  1 drivers
v0x7fffc2705810_0 .net "OUT", 0 0, L_0x7fffc27527f0;  1 drivers
v0x7fffc2705920_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc27059e0_0 .net *"_s0", 0 0, L_0x7fffc27526c0;  1 drivers
S_0x7fffc2705b40 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2752160 .functor AND 1, L_0x7fffc27521d0, L_0x7fffc2752440, C4<1>, C4<1>;
L_0x7fffc27521d0 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc2752290 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2752530, C4<1>, C4<1>;
L_0x7fffc2752300 .functor OR 1, L_0x7fffc2752160, L_0x7fffc2752290, C4<0>, C4<0>;
v0x7fffc2705da0_0 .net "AND1OUT", 0 0, L_0x7fffc2752160;  1 drivers
v0x7fffc2705e60_0 .net "AND2OUT", 0 0, L_0x7fffc2752290;  1 drivers
v0x7fffc2705f20_0 .net "IN0", 0 0, L_0x7fffc2752440;  1 drivers
v0x7fffc2705ff0_0 .net "IN1", 0 0, L_0x7fffc2752530;  1 drivers
v0x7fffc27060b0_0 .net "OUT", 0 0, L_0x7fffc2752300;  1 drivers
v0x7fffc27061c0_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc2706260_0 .net *"_s0", 0 0, L_0x7fffc27521d0;  1 drivers
S_0x7fffc27063d0 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc2751630 .functor AND 1, L_0x7fffc2751c80, L_0x7fffc2751ef0, C4<1>, C4<1>;
L_0x7fffc2751c80 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc2751d40 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2751fe0, C4<1>, C4<1>;
L_0x7fffc2751db0 .functor OR 1, L_0x7fffc2751630, L_0x7fffc2751d40, C4<0>, C4<0>;
v0x7fffc2706640_0 .net "AND1OUT", 0 0, L_0x7fffc2751630;  1 drivers
v0x7fffc2706700_0 .net "AND2OUT", 0 0, L_0x7fffc2751d40;  1 drivers
v0x7fffc27067c0_0 .net "IN0", 0 0, L_0x7fffc2751ef0;  1 drivers
v0x7fffc2706890_0 .net "IN1", 0 0, L_0x7fffc2751fe0;  1 drivers
v0x7fffc2706950_0 .net "OUT", 0 0, L_0x7fffc2751db0;  1 drivers
v0x7fffc2706a60_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc2706b50_0 .net *"_s0", 0 0, L_0x7fffc2751c80;  1 drivers
S_0x7fffc2706cb0 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc27516a0 .functor AND 1, L_0x7fffc2751710, L_0x7fffc2751980, C4<1>, C4<1>;
L_0x7fffc2751710 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc27517d0 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2704dd0, C4<1>, C4<1>;
L_0x7fffc2751840 .functor OR 1, L_0x7fffc27516a0, L_0x7fffc27517d0, C4<0>, C4<0>;
v0x7fffc2706ef0_0 .net "AND1OUT", 0 0, L_0x7fffc27516a0;  1 drivers
v0x7fffc2706fd0_0 .net "AND2OUT", 0 0, L_0x7fffc27517d0;  1 drivers
v0x7fffc2707090_0 .net "IN0", 0 0, L_0x7fffc2751980;  1 drivers
v0x7fffc2707130_0 .net "IN1", 0 0, L_0x7fffc2704dd0;  1 drivers
v0x7fffc27071f0_0 .net "OUT", 0 0, L_0x7fffc2751840;  1 drivers
v0x7fffc2707300_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc27073a0_0 .net *"_s0", 0 0, L_0x7fffc2751710;  1 drivers
S_0x7fffc2707500 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2750ec0 .functor AND 1, L_0x7fffc2752f10, L_0x7f01fc2a06d8, L_0x7fffc27513b0, C4<1>;
L_0x7fffc2750f30 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2750fa0, L_0x7f01fc2a0690, L_0x7fffc27514a0;
L_0x7fffc2750fa0 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2751060 .functor AND 1, L_0x7fffc2751160, L_0x7fffc2751540, C4<1>, C4<1>;
L_0x7fffc2751160 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc2751220 .functor OR 1, L_0x7fffc2750ec0, L_0x7fffc2750f30, L_0x7fffc2751060, C4<0>;
v0x7fffc27077d0_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc2707890_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc2707950_0 .net "OUT", 0 0, L_0x7fffc2751220;  1 drivers
v0x7fffc27079f0_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc2707a90_0 .net "WIRE1", 0 0, L_0x7fffc2750ec0;  1 drivers
v0x7fffc2707b30_0 .net "WIRE2", 0 0, L_0x7fffc2750f30;  1 drivers
v0x7fffc2707bf0_0 .net "WIRE3", 0 0, L_0x7fffc2751060;  1 drivers
v0x7fffc2707cb0_0 .net "X0", 0 0, L_0x7fffc27513b0;  1 drivers
v0x7fffc2707d70_0 .net "X1", 0 0, L_0x7fffc27514a0;  1 drivers
v0x7fffc2707ec0_0 .net "X2", 0 0, L_0x7fffc2751540;  1 drivers
v0x7fffc2707f80_0 .net *"_s0", 0 0, L_0x7fffc2750fa0;  1 drivers
v0x7fffc2708060_0 .net *"_s2", 0 0, L_0x7fffc2751160;  1 drivers
S_0x7fffc2708260 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc2750370 .functor AND 1, L_0x7fffc2752f10, L_0x7f01fc2a06d8, L_0x7fffc2750ba0, C4<1>;
L_0x7fffc27503e0 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc2709f70, L_0x7f01fc2a0690, L_0x7fffc2750c90;
L_0x7fffc2709f70 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc2750870 .functor AND 1, L_0x7fffc2750910, L_0x7fffc2750dd0, C4<1>, C4<1>;
L_0x7fffc2750910 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc27509d0 .functor OR 1, L_0x7fffc2750370, L_0x7fffc27503e0, L_0x7fffc2750870, C4<0>;
v0x7fffc2708490_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc2708550_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc2708610_0 .net "OUT", 0 0, L_0x7fffc27509d0;  1 drivers
v0x7fffc27086b0_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc2708750_0 .net "WIRE1", 0 0, L_0x7fffc2750370;  1 drivers
v0x7fffc2708840_0 .net "WIRE2", 0 0, L_0x7fffc27503e0;  1 drivers
v0x7fffc2708900_0 .net "WIRE3", 0 0, L_0x7fffc2750870;  1 drivers
v0x7fffc27089c0_0 .net "X0", 0 0, L_0x7fffc2750ba0;  1 drivers
v0x7fffc2708a80_0 .net "X1", 0 0, L_0x7fffc2750c90;  1 drivers
v0x7fffc2708bd0_0 .net "X2", 0 0, L_0x7fffc2750dd0;  1 drivers
v0x7fffc2708c90_0 .net *"_s0", 0 0, L_0x7fffc2709f70;  1 drivers
v0x7fffc2708d70_0 .net *"_s2", 0 0, L_0x7fffc2750910;  1 drivers
S_0x7fffc2708f70 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc274fbb0 .functor AND 1, L_0x7fffc2752f10, L_0x7f01fc2a06d8, L_0x7fffc2750070, C4<1>;
L_0x7fffc274fc20 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc274fc90, L_0x7f01fc2a0690, L_0x7fffc2750190;
L_0x7fffc274fc90 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc274fd50 .functor AND 1, L_0x7fffc274fe20, L_0x7fffc2750280, C4<1>, C4<1>;
L_0x7fffc274fe20 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc274fee0 .functor OR 1, L_0x7fffc274fbb0, L_0x7fffc274fc20, L_0x7fffc274fd50, C4<0>;
v0x7fffc27091a0_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc2709260_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc2709320_0 .net "OUT", 0 0, L_0x7fffc274fee0;  1 drivers
v0x7fffc27093c0_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc2709460_0 .net "WIRE1", 0 0, L_0x7fffc274fbb0;  1 drivers
v0x7fffc2709550_0 .net "WIRE2", 0 0, L_0x7fffc274fc20;  1 drivers
v0x7fffc2709610_0 .net "WIRE3", 0 0, L_0x7fffc274fd50;  1 drivers
v0x7fffc27096d0_0 .net "X0", 0 0, L_0x7fffc2750070;  1 drivers
v0x7fffc2709790_0 .net "X1", 0 0, L_0x7fffc2750190;  1 drivers
v0x7fffc27098e0_0 .net "X2", 0 0, L_0x7fffc2750280;  1 drivers
v0x7fffc27099a0_0 .net *"_s0", 0 0, L_0x7fffc274fc90;  1 drivers
v0x7fffc2709a80_0 .net *"_s2", 0 0, L_0x7fffc274fe20;  1 drivers
S_0x7fffc2709c80 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffc27050c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc274f500 .functor AND 1, L_0x7fffc2752f10, L_0x7f01fc2a06d8, L_0x7fffc274f930, C4<1>;
L_0x7fffc274f570 .functor AND 1, L_0x7fffc2752f10, L_0x7fffc274f5e0, L_0x7f01fc2a0690, L_0x7fffc274fa20;
L_0x7fffc274f5e0 .functor NOT 1, L_0x7f01fc2a06d8, C4<0>, C4<0>, C4<0>;
L_0x7fffc274f6a0 .functor AND 1, L_0x7fffc274f710, L_0x7fffc274fac0, C4<1>, C4<1>;
L_0x7fffc274f710 .functor NOT 1, L_0x7fffc2752f10, C4<0>, C4<0>, C4<0>;
L_0x7fffc274f7d0 .functor OR 1, L_0x7fffc274f500, L_0x7fffc274f570, L_0x7fffc274f6a0, C4<0>;
v0x7fffc2709eb0_0 .net "A", 0 0, L_0x7f01fc2a0690;  alias, 1 drivers
v0x7fffc270a080_0 .net "C", 0 0, L_0x7f01fc2a06d8;  alias, 1 drivers
v0x7fffc270a250_0 .net "OUT", 0 0, L_0x7fffc274f7d0;  1 drivers
v0x7fffc270a2f0_0 .net "S", 0 0, L_0x7fffc2752f10;  alias, 1 drivers
v0x7fffc270a390_0 .net "WIRE1", 0 0, L_0x7fffc274f500;  1 drivers
v0x7fffc270a480_0 .net "WIRE2", 0 0, L_0x7fffc274f570;  1 drivers
v0x7fffc270a540_0 .net "WIRE3", 0 0, L_0x7fffc274f6a0;  1 drivers
v0x7fffc270a600_0 .net "X0", 0 0, L_0x7fffc274f930;  1 drivers
v0x7fffc270a6c0_0 .net "X1", 0 0, L_0x7fffc274fa20;  1 drivers
v0x7fffc270a780_0 .net "X2", 0 0, L_0x7fffc274fac0;  1 drivers
v0x7fffc270a840_0 .net *"_s0", 0 0, L_0x7fffc274f5e0;  1 drivers
v0x7fffc270a920_0 .net *"_s2", 0 0, L_0x7fffc274f710;  1 drivers
S_0x7fffc270c2d0 .scope module, "myctrlunit" "controlunit" 4 153, 14 4 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "SELECT1"
    .port_info 2 /OUTPUT 1 "SELECT2"
    .port_info 3 /OUTPUT 3 "ALUOP"
    .port_info 4 /OUTPUT 1 "WRITEENABLE"
    .port_info 5 /OUTPUT 1 "BEQSIGNAL"
    .port_info 6 /OUTPUT 1 "JSIGNAL"
    .port_info 7 /OUTPUT 1 "BNESIGNAL"
    .port_info 8 /OUTPUT 1 "READ"
    .port_info 9 /OUTPUT 1 "WRITE"
    .port_info 10 /OUTPUT 1 "SELECT4"
    .port_info 11 /INPUT 1 "BUSYWAIT"
v0x7fffc270c690_0 .var "ALUOP", 2 0;
v0x7fffc270c770_0 .var "BEQSIGNAL", 0 0;
v0x7fffc270c810_0 .var "BNESIGNAL", 0 0;
v0x7fffc270c8e0_0 .net "BUSYWAIT", 0 0, v0x7fffc2714f70_0;  alias, 1 drivers
v0x7fffc270c9a0_0 .net "INSTRUCTION", 31 0, L_0x7fffc272aae0;  alias, 1 drivers
v0x7fffc270ca80_0 .var "JSIGNAL", 0 0;
v0x7fffc270cb40_0 .var "READ", 0 0;
v0x7fffc270cc00_0 .var "SELECT1", 0 0;
v0x7fffc270ccc0_0 .var "SELECT2", 0 0;
v0x7fffc270ce10_0 .var "SELECT4", 0 0;
v0x7fffc270ceb0_0 .var "WRITE", 0 0;
v0x7fffc270cf50_0 .var "WRITEENABLE", 0 0;
E_0x7fffc26fe970 .event edge, v0x7fffc270c9a0_0;
E_0x7fffc270c630 .event negedge, v0x7fffc270c8e0_0;
S_0x7fffc270d200 .scope module, "mymux1" "mux" 4 141, 5 5 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc270d450_0 .net "DATA0", 7 0, v0x7fffc270f520_0;  alias, 1 drivers
v0x7fffc270d560_0 .net "DATA1", 7 0, v0x7fffc26309b0_0;  alias, 1 drivers
v0x7fffc270d630_0 .var "OUT", 7 0;
v0x7fffc270d700_0 .net "SELECT", 0 0, v0x7fffc270cc00_0;  alias, 1 drivers
E_0x7fffc270d3d0 .event edge, v0x7fffc270cc00_0, v0x7fffc26309b0_0, v0x7fffc2630ab0_0;
S_0x7fffc270d860 .scope module, "mymux2" "mux" 4 146, 5 5 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc270db20_0 .net "DATA0", 7 0, v0x7fffc2710a00_0;  1 drivers
v0x7fffc270dc20_0 .net "DATA1", 7 0, v0x7fffc270d630_0;  alias, 1 drivers
v0x7fffc270dd10_0 .var "OUT", 7 0;
v0x7fffc270dde0_0 .net "SELECT", 0 0, v0x7fffc270ccc0_0;  alias, 1 drivers
E_0x7fffc270daa0 .event edge, v0x7fffc270ccc0_0, v0x7fffc270d630_0, v0x7fffc270db20_0;
S_0x7fffc270df20 .scope module, "mypcadder" "pcadder" 4 88, 15 5 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1"
    .port_info 1 /INPUT 32 "DATA2"
    .port_info 2 /INPUT 32 "INSTUCTION"
    .port_info 3 /OUTPUT 32 "RESULT"
v0x7fffc270e160_0 .net "DATA1", 31 0, v0x7fffc27112e0_0;  1 drivers
v0x7fffc270e260_0 .net "DATA2", 31 0, v0x7fffc2710230_0;  1 drivers
v0x7fffc270e340_0 .net "INSTUCTION", 31 0, L_0x7fffc272aae0;  alias, 1 drivers
v0x7fffc270e440_0 .var "RESULT", 31 0;
S_0x7fffc270e5b0 .scope module, "mypcmux" "pcmux" 4 92, 16 5 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA0"
    .port_info 1 /INPUT 32 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 32 "OUT"
v0x7fffc270e870_0 .net "DATA0", 31 0, v0x7fffc27112e0_0;  alias, 1 drivers
v0x7fffc270e980_0 .net "DATA1", 31 0, v0x7fffc270e440_0;  alias, 1 drivers
v0x7fffc270ea50_0 .var "OUT", 31 0;
v0x7fffc270eb20_0 .net "SELECT", 0 0, L_0x7fffc272af10;  alias, 1 drivers
E_0x7fffc270e7f0 .event edge, v0x7fffc270eb20_0, v0x7fffc270e440_0, v0x7fffc270e160_0;
S_0x7fffc270ec90 .scope module, "myregfile" "reg_file" 4 120, 17 86 0, S_0x7fffc2642960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffc270f0c0_0 .net "CLK", 0 0, v0x7fffc2717440_0;  alias, 1 drivers
v0x7fffc270f1a0_0 .net "IN", 7 0, v0x7fffc2626c20_0;  alias, 1 drivers
v0x7fffc270f260_0 .net "INADDRESS", 2 0, v0x7fffc27120c0_0;  1 drivers
v0x7fffc270f330_0 .var "OUT1", 7 0;
v0x7fffc270f3f0_0 .net "OUT1ADDRESS", 2 0, v0x7fffc2711620_0;  1 drivers
v0x7fffc270f520_0 .var "OUT2", 7 0;
v0x7fffc270f630_0 .net "OUT2ADDRESS", 2 0, v0x7fffc27116c0_0;  1 drivers
v0x7fffc270f710_0 .net "RESET", 0 0, v0x7fffc27176f0_0;  alias, 1 drivers
v0x7fffc270f7d0_0 .net "WRITE", 0 0, v0x7fffc2711ff0_0;  1 drivers
v0x7fffc270f920_0 .net *"_s10", 7 0, L_0x7fffc272b2f0;  1 drivers
v0x7fffc270fa00_0 .net *"_s12", 4 0, L_0x7fffc272b390;  1 drivers
L_0x7f01fc2a0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc270fae0_0 .net *"_s15", 1 0, L_0x7f01fc2a0330;  1 drivers
v0x7fffc270fbc0_0 .net *"_s3", 7 0, L_0x7fffc272b0c0;  1 drivers
v0x7fffc270fca0_0 .net *"_s5", 4 0, L_0x7fffc272b160;  1 drivers
L_0x7f01fc2a02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc270fd80_0 .net *"_s8", 1 0, L_0x7f01fc2a02e8;  1 drivers
v0x7fffc270fe60_0 .var/i "counter", 31 0;
v0x7fffc270ff40 .array "registerfile", 0 7, 7 0;
E_0x7fffc270efd0 .event posedge, v0x7fffc270f0c0_0;
E_0x7fffc270f050 .event edge, L_0x7fffc272b2f0, L_0x7fffc272b0c0, v0x7fffc270f630_0, v0x7fffc270f3f0_0;
L_0x7fffc272b0c0 .array/port v0x7fffc270ff40, L_0x7fffc272b160;
L_0x7fffc272b160 .concat [ 3 2 0 0], v0x7fffc2711620_0, L_0x7f01fc2a02e8;
L_0x7fffc272b2f0 .array/port v0x7fffc270ff40, L_0x7fffc272b390;
L_0x7fffc272b390 .concat [ 3 2 0 0], v0x7fffc27116c0_0, L_0x7f01fc2a0330;
S_0x7fffc27123e0 .scope module, "d" "data_memory" 3 21, 18 12 0, S_0x7fffc263a700;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fffc27127b0_0 .var *"_s10", 7 0; Local signal
v0x7fffc27128b0_0 .var *"_s3", 7 0; Local signal
v0x7fffc2712990_0 .var *"_s4", 7 0; Local signal
v0x7fffc2712a80_0 .var *"_s5", 7 0; Local signal
v0x7fffc2712b60_0 .var *"_s6", 7 0; Local signal
v0x7fffc2712c90_0 .var *"_s7", 7 0; Local signal
v0x7fffc2712d70_0 .var *"_s8", 7 0; Local signal
v0x7fffc2712e50_0 .var *"_s9", 7 0; Local signal
v0x7fffc2712f30_0 .net "address", 5 0, v0x7fffc2715500_0;  alias, 1 drivers
v0x7fffc2713010_0 .var "busywait", 0 0;
v0x7fffc27130d0_0 .net "clock", 0 0, v0x7fffc2717440_0;  alias, 1 drivers
v0x7fffc2713170_0 .var/i "i", 31 0;
v0x7fffc2713250 .array "memory_array", 0 255, 7 0;
v0x7fffc2713310_0 .net "read", 0 0, v0x7fffc2715660_0;  alias, 1 drivers
v0x7fffc27133d0_0 .var "readaccess", 0 0;
v0x7fffc2713490_0 .var "readdata", 31 0;
v0x7fffc2713570_0 .net "reset", 0 0, v0x7fffc27176f0_0;  alias, 1 drivers
v0x7fffc2713660_0 .net "write", 0 0, v0x7fffc27158e0_0;  alias, 1 drivers
v0x7fffc2713720_0 .var "writeaccess", 0 0;
v0x7fffc27137e0_0 .net "writedata", 31 0, v0x7fffc27159b0_0;  alias, 1 drivers
E_0x7fffc27126f0 .event posedge, v0x7fffc270f710_0;
E_0x7fffc2712750 .event edge, v0x7fffc2713660_0, v0x7fffc2713310_0;
S_0x7fffc2713a10 .scope module, "dc" "dcache" 3 19, 19 6 0, S_0x7fffc263a700;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 1 "mem_busywait"
    .port_info 5 /INPUT 8 "address"
    .port_info 6 /INPUT 8 "writedata"
    .port_info 7 /INPUT 32 "mem_readdata"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "busywait"
    .port_info 11 /OUTPUT 6 "mem_address"
    .port_info 12 /OUTPUT 8 "readdata"
    .port_info 13 /OUTPUT 32 "mem_writedata"
P_0x7fffc2713b90 .param/l "CACHE_WRITE" 0 19 136, C4<011>;
P_0x7fffc2713bd0 .param/l "IDLE" 0 19 136, C4<000>;
P_0x7fffc2713c10 .param/l "MEM_READ" 0 19 136, C4<001>;
P_0x7fffc2713c50 .param/l "MEM_WRITE" 0 19 136, C4<010>;
v0x7fffc27145a0 .array "ADDRESSTAG", 0 7, 2 0;
v0x7fffc27147b0 .array "CACHE_MEM", 0 7, 31 0;
v0x7fffc27149c0 .array "DIRTY", 0 7, 0 0;
v0x7fffc2714b90_0 .var/i "INDEX", 31 0;
v0x7fffc2714c70 .array "VALID", 0 7, 0 0;
v0x7fffc2714eb0_0 .net "address", 7 0, v0x7fffc2710310_0;  alias, 1 drivers
v0x7fffc2714f70_0 .var "busywait", 0 0;
v0x7fffc2715060_0 .net "clock", 0 0, v0x7fffc2717440_0;  alias, 1 drivers
v0x7fffc2715100_0 .var "datablock", 31 0;
v0x7fffc27151c0_0 .var "dataword", 7 0;
v0x7fffc27152a0_0 .var "dirty", 0 0;
v0x7fffc2715360_0 .var "hit", 0 0;
v0x7fffc2715420_0 .var "index", 2 0;
v0x7fffc2715500_0 .var "mem_address", 5 0;
v0x7fffc27155c0_0 .net "mem_busywait", 0 0, v0x7fffc2713010_0;  alias, 1 drivers
v0x7fffc2715660_0 .var "mem_read", 0 0;
v0x7fffc2715700_0 .net "mem_readdata", 31 0, v0x7fffc2713490_0;  alias, 1 drivers
v0x7fffc27158e0_0 .var "mem_write", 0 0;
v0x7fffc27159b0_0 .var "mem_writedata", 31 0;
v0x7fffc2715a80_0 .var "next_state", 2 0;
v0x7fffc2715b20_0 .var "offset", 1 0;
v0x7fffc2715bc0_0 .net "read", 0 0, v0x7fffc270cb40_0;  alias, 1 drivers
v0x7fffc2715c60_0 .var "readaccess", 0 0;
v0x7fffc2715d20_0 .var "readdata", 7 0;
v0x7fffc2715e30_0 .net "reset", 0 0, v0x7fffc27176f0_0;  alias, 1 drivers
v0x7fffc2715ed0_0 .var "state", 2 0;
v0x7fffc2715fb0_0 .var "tag", 2 0;
v0x7fffc2716090_0 .var "valid", 0 0;
v0x7fffc2716150_0 .net "write", 0 0, v0x7fffc270ceb0_0;  alias, 1 drivers
v0x7fffc2716240_0 .var "writeaccess", 0 0;
v0x7fffc2716300_0 .net "writedata", 7 0, v0x7fffc2711eb0_0;  alias, 1 drivers
E_0x7fffc2714040/0 .event edge, v0x7fffc270f710_0;
E_0x7fffc2714040/1 .event posedge, v0x7fffc270f0c0_0;
E_0x7fffc2714040 .event/or E_0x7fffc2714040/0, E_0x7fffc2714040/1;
v0x7fffc27147b0_0 .array/port v0x7fffc27147b0, 0;
E_0x7fffc27140a0/0 .event edge, v0x7fffc2715ed0_0, v0x7fffc2715fb0_0, v0x7fffc2715420_0, v0x7fffc27147b0_0;
v0x7fffc27147b0_1 .array/port v0x7fffc27147b0, 1;
v0x7fffc27147b0_2 .array/port v0x7fffc27147b0, 2;
v0x7fffc27147b0_3 .array/port v0x7fffc27147b0, 3;
v0x7fffc27147b0_4 .array/port v0x7fffc27147b0, 4;
E_0x7fffc27140a0/1 .event edge, v0x7fffc27147b0_1, v0x7fffc27147b0_2, v0x7fffc27147b0_3, v0x7fffc27147b0_4;
v0x7fffc27147b0_5 .array/port v0x7fffc27147b0, 5;
v0x7fffc27147b0_6 .array/port v0x7fffc27147b0, 6;
v0x7fffc27147b0_7 .array/port v0x7fffc27147b0, 7;
E_0x7fffc27140a0/2 .event edge, v0x7fffc27147b0_5, v0x7fffc27147b0_6, v0x7fffc27147b0_7, v0x7fffc2713490_0;
E_0x7fffc27140a0 .event/or E_0x7fffc27140a0/0, E_0x7fffc27140a0/1, E_0x7fffc27140a0/2;
E_0x7fffc2714150/0 .event edge, v0x7fffc2715ed0_0, v0x7fffc270cb40_0, v0x7fffc270ceb0_0, v0x7fffc27152a0_0;
E_0x7fffc2714150/1 .event edge, v0x7fffc2715360_0, v0x7fffc2713010_0;
E_0x7fffc2714150 .event/or E_0x7fffc2714150/0, E_0x7fffc2714150/1;
E_0x7fffc27141d0/0 .event edge, v0x7fffc270cb40_0, v0x7fffc2715360_0, v0x7fffc27151c0_0, v0x7fffc270ceb0_0;
E_0x7fffc27141d0/1 .event edge, v0x7fffc2715b20_0, v0x7fffc2711eb0_0, v0x7fffc2715420_0;
E_0x7fffc27141d0 .event/or E_0x7fffc27141d0/0, E_0x7fffc27141d0/1;
E_0x7fffc2714280 .event edge, v0x7fffc270ceb0_0, v0x7fffc270cb40_0;
v0x7fffc27145a0_0 .array/port v0x7fffc27145a0, 0;
v0x7fffc27145a0_1 .array/port v0x7fffc27145a0, 1;
v0x7fffc27145a0_2 .array/port v0x7fffc27145a0, 2;
E_0x7fffc27142e0/0 .event edge, v0x7fffc2715420_0, v0x7fffc27145a0_0, v0x7fffc27145a0_1, v0x7fffc27145a0_2;
v0x7fffc27145a0_3 .array/port v0x7fffc27145a0, 3;
v0x7fffc27145a0_4 .array/port v0x7fffc27145a0, 4;
v0x7fffc27145a0_5 .array/port v0x7fffc27145a0, 5;
v0x7fffc27145a0_6 .array/port v0x7fffc27145a0, 6;
E_0x7fffc27142e0/1 .event edge, v0x7fffc27145a0_3, v0x7fffc27145a0_4, v0x7fffc27145a0_5, v0x7fffc27145a0_6;
v0x7fffc27145a0_7 .array/port v0x7fffc27145a0, 7;
E_0x7fffc27142e0/2 .event edge, v0x7fffc27145a0_7, v0x7fffc2715fb0_0, v0x7fffc2716090_0;
E_0x7fffc27142e0 .event/or E_0x7fffc27142e0/0, E_0x7fffc27142e0/1, E_0x7fffc27142e0/2;
v0x7fffc27149c0_0 .array/port v0x7fffc27149c0, 0;
v0x7fffc27149c0_1 .array/port v0x7fffc27149c0, 1;
v0x7fffc27149c0_2 .array/port v0x7fffc27149c0, 2;
E_0x7fffc27143c0/0 .event edge, v0x7fffc2715420_0, v0x7fffc27149c0_0, v0x7fffc27149c0_1, v0x7fffc27149c0_2;
v0x7fffc27149c0_3 .array/port v0x7fffc27149c0, 3;
v0x7fffc27149c0_4 .array/port v0x7fffc27149c0, 4;
v0x7fffc27149c0_5 .array/port v0x7fffc27149c0, 5;
v0x7fffc27149c0_6 .array/port v0x7fffc27149c0, 6;
E_0x7fffc27143c0/1 .event edge, v0x7fffc27149c0_3, v0x7fffc27149c0_4, v0x7fffc27149c0_5, v0x7fffc27149c0_6;
v0x7fffc27149c0_7 .array/port v0x7fffc27149c0, 7;
v0x7fffc2714c70_0 .array/port v0x7fffc2714c70, 0;
v0x7fffc2714c70_1 .array/port v0x7fffc2714c70, 1;
v0x7fffc2714c70_2 .array/port v0x7fffc2714c70, 2;
E_0x7fffc27143c0/2 .event edge, v0x7fffc27149c0_7, v0x7fffc2714c70_0, v0x7fffc2714c70_1, v0x7fffc2714c70_2;
v0x7fffc2714c70_3 .array/port v0x7fffc2714c70, 3;
v0x7fffc2714c70_4 .array/port v0x7fffc2714c70, 4;
v0x7fffc2714c70_5 .array/port v0x7fffc2714c70, 5;
v0x7fffc2714c70_6 .array/port v0x7fffc2714c70, 6;
E_0x7fffc27143c0/3 .event edge, v0x7fffc2714c70_3, v0x7fffc2714c70_4, v0x7fffc2714c70_5, v0x7fffc2714c70_6;
v0x7fffc2714c70_7 .array/port v0x7fffc2714c70, 7;
E_0x7fffc27143c0/4 .event edge, v0x7fffc2714c70_7, v0x7fffc27147b0_0, v0x7fffc27147b0_1, v0x7fffc27147b0_2;
E_0x7fffc27143c0/5 .event edge, v0x7fffc27147b0_3, v0x7fffc27147b0_4, v0x7fffc27147b0_5, v0x7fffc27147b0_6;
E_0x7fffc27143c0/6 .event edge, v0x7fffc27147b0_7;
E_0x7fffc27143c0 .event/or E_0x7fffc27143c0/0, E_0x7fffc27143c0/1, E_0x7fffc27143c0/2, E_0x7fffc27143c0/3, E_0x7fffc27143c0/4, E_0x7fffc27143c0/5, E_0x7fffc27143c0/6;
E_0x7fffc27144d0 .event edge, v0x7fffc2715b20_0, v0x7fffc2715100_0;
E_0x7fffc2714320 .event edge, v0x7fffc2710310_0;
    .scope S_0x7fffc2643b40;
T_0 ;
    %wait E_0x7fffc26d4620;
    %load/vec4 v0x7fffc2630ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fffc26c1b50_0;
    %assign/vec4 v0x7fffc2626c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc26c2d90_0;
    %assign/vec4 v0x7fffc2626c20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc270df20;
T_1 ;
    %wait E_0x7fffc26fe970;
    %delay 20, 0;
    %load/vec4 v0x7fffc270e160_0;
    %load/vec4 v0x7fffc270e260_0;
    %add;
    %store/vec4 v0x7fffc270e440_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc270e5b0;
T_2 ;
    %wait E_0x7fffc270e7f0;
    %load/vec4 v0x7fffc270eb20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fffc270e870_0;
    %assign/vec4 v0x7fffc270ea50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffc270e980_0;
    %assign/vec4 v0x7fffc270ea50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc270ec90;
T_3 ;
    %wait E_0x7fffc270f050;
    %delay 20, 0;
    %load/vec4 v0x7fffc270f3f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc270ff40, 4;
    %store/vec4 v0x7fffc270f330_0, 0, 8;
    %load/vec4 v0x7fffc270f630_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc270ff40, 4;
    %store/vec4 v0x7fffc270f520_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc270ec90;
T_4 ;
    %wait E_0x7fffc270efd0;
    %load/vec4 v0x7fffc270f710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc270fe60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffc270fe60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc270fe60_0;
    %store/vec4a v0x7fffc270ff40, 4, 0;
    %load/vec4 v0x7fffc270fe60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc270fe60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffc270f7d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffc270f1a0_0;
    %load/vec4 v0x7fffc270f260_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc270ff40, 4, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc270ec90;
T_5 ;
    %delay 50, 0;
    %vpi_call 17 131 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 17 132 "$display", "\011\011=====================================================================" {0 0 0};
    %vpi_call 17 133 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffc270ff40, 0>, &A<v0x7fffc270ff40, 1>, &A<v0x7fffc270ff40, 2>, &A<v0x7fffc270ff40, 3>, &A<v0x7fffc270ff40, 4>, &A<v0x7fffc270ff40, 5>, &A<v0x7fffc270ff40, 6>, &A<v0x7fffc270ff40, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffc26497a0;
T_6 ;
    %wait E_0x7fffc2633860;
    %load/vec4 v0x7fffc2630ab0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffc26310f0_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc26310f0_0;
    %store/vec4 v0x7fffc26309b0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc270d200;
T_7 ;
    %wait E_0x7fffc270d3d0;
    %load/vec4 v0x7fffc270d700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fffc270d450_0;
    %assign/vec4 v0x7fffc270d630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc270d560_0;
    %assign/vec4 v0x7fffc270d630_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffc270d860;
T_8 ;
    %wait E_0x7fffc270daa0;
    %load/vec4 v0x7fffc270dde0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffc270db20_0;
    %assign/vec4 v0x7fffc270dd10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffc270dc20_0;
    %assign/vec4 v0x7fffc270dd10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc268a470;
T_9 ;
    %wait E_0x7fffc2684800;
    %delay 10, 0;
    %load/vec4 v0x7fffc2684840_0;
    %store/vec4 v0x7fffc268a0e0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc264bba0;
T_10 ;
    %wait E_0x7fffc268dd90;
    %delay 20, 0;
    %load/vec4 v0x7fffc268d910_0;
    %load/vec4 v0x7fffc268da10_0;
    %add;
    %store/vec4 v0x7fffc268ca30_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffc268c640;
T_11 ;
    %wait E_0x7fffc268dd90;
    %delay 10, 0;
    %load/vec4 v0x7fffc268b760_0;
    %load/vec4 v0x7fffc268b820_0;
    %and;
    %store/vec4 v0x7fffc268b370_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc2689ce0;
T_12 ;
    %wait E_0x7fffc268dd90;
    %delay 10, 0;
    %load/vec4 v0x7fffc26888d0_0;
    %load/vec4 v0x7fffc26880f0_0;
    %or;
    %store/vec4 v0x7fffc2686bf0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffc26dac30;
T_13 ;
    %wait E_0x7fffc2688620;
    %delay 10, 0;
    %load/vec4 v0x7fffc26e8fb0_0;
    %store/vec4 v0x7fffc26e8ed0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffc26e9460;
T_14 ;
    %wait E_0x7fffc26e9630;
    %delay 10, 0;
    %load/vec4 v0x7fffc26fa550_0;
    %store/vec4 v0x7fffc26fa140_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffc2686460;
T_15 ;
    %wait E_0x7fffc268b8c0;
    %delay 10, 0;
    %load/vec4 v0x7fffc26daaf0_0;
    %store/vec4 v0x7fffc26da730_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffc26fa690;
T_16 ;
    %wait E_0x7fffc26ed630;
    %delay 10, 0;
    %load/vec4 v0x7fffc270b660_0;
    %store/vec4 v0x7fffc270b250_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffc264a9a0;
T_17 ;
    %wait E_0x7fffc2685060;
    %load/vec4 v0x7fffc270c080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v0x7fffc270bbb0_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v0x7fffc270b7a0_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0x7fffc270b880_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0x7fffc270bd40_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0x7fffc270bc70_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0x7fffc270bfb0_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v0x7fffc270b920_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x7fffc270bee0_0;
    %store/vec4 v0x7fffc270be10_0, 0, 8;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffc264a9a0;
T_18 ;
    %wait E_0x7fffc2685000;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0x7fffc270be10_0;
    %parti/s 1, 7, 4;
    %or;
    %inv;
    %store/vec4 v0x7fffc270c140_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffc270c2d0;
T_19 ;
    %wait E_0x7fffc270c630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffc270c2d0;
T_20 ;
    %wait E_0x7fffc26fe970;
    %delay 10, 0;
    %load/vec4 v0x7fffc270c9a0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %jmp T_20.17;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc270c690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc270cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc270ce10_0, 0, 1;
    %jmp T_20.17;
T_20.17 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffc2642960;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc27112e0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x7fffc2642960;
T_22 ;
    %wait E_0x7fffc2517dd0;
    %delay 10, 0;
    %load/vec4 v0x7fffc2711140_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffc27112e0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffc2642960;
T_23 ;
    %wait E_0x7fffc270efd0;
    %load/vec4 v0x7fffc2711a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc2711140_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fffc2710890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffc2711220_0;
    %store/vec4 v0x7fffc2711140_0, 0, 32;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffc2642960;
T_24 ;
    %wait E_0x7fffc26fe970;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x7fffc2711620_0, 0, 3;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fffc27116c0_0, 0, 3;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x7fffc27120c0_0, 0, 3;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc2711060_0, 0, 8;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc2710a00_0, 0, 8;
    %load/vec4 v0x7fffc2710ad0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc2710e90_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffc2642960;
T_25 ;
    %wait E_0x7fffc2517b80;
    %load/vec4 v0x7fffc2710e90_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x7fffc2710e90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fffc2710230_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffc2642960;
T_26 ;
    %wait E_0x7fffc2517a40;
    %load/vec4 v0x7fffc2711f50_0;
    %load/vec4 v0x7fffc2710890_0;
    %nor/r;
    %and;
    %store/vec4 v0x7fffc2711ff0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffc2642960;
T_27 ;
    %wait E_0x7fffc25193e0;
    %load/vec4 v0x7fffc2711880_0;
    %store/vec4 v0x7fffc2711eb0_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffc2642960;
T_28 ;
    %wait E_0x7fffc2685000;
    %load/vec4 v0x7fffc2710470_0;
    %store/vec4 v0x7fffc2710310_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffc2713a10;
T_29 ;
    %wait E_0x7fffc2714040;
    %load/vec4 v0x7fffc2715e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc2714b90_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x7fffc2714b90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc2714b90_0;
    %store/vec4a v0x7fffc2714c70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc2714b90_0;
    %store/vec4a v0x7fffc27149c0, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x7fffc2714b90_0;
    %store/vec4a v0x7fffc27145a0, 4, 0;
    %load/vec4 v0x7fffc2714b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc2714b90_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2714f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2715c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2716240_0, 0, 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffc2713a10;
T_30 ;
    %wait E_0x7fffc2714320;
    %load/vec4 v0x7fffc2714eb0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fffc2715b20_0, 0, 2;
    %load/vec4 v0x7fffc2714eb0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffc2715420_0, 0, 3;
    %load/vec4 v0x7fffc2714eb0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x7fffc2715fb0_0, 0, 3;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fffc2713a10;
T_31 ;
    %wait E_0x7fffc27144d0;
    %load/vec4 v0x7fffc2715b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715100_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc27151c0_0, 0, 8;
    %jmp T_31.4;
T_31.1 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715100_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffc27151c0_0, 0, 8;
    %jmp T_31.4;
T_31.2 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715100_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc27151c0_0, 0, 8;
    %jmp T_31.4;
T_31.3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715100_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc27151c0_0, 0, 8;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fffc2713a10;
T_32 ;
    %wait E_0x7fffc27143c0;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc27149c0, 4;
    %store/vec4 v0x7fffc27152a0_0, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc2714c70, 4;
    %store/vec4 v0x7fffc2716090_0, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc27147b0, 4;
    %store/vec4 v0x7fffc2715100_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fffc2713a10;
T_33 ;
    %wait E_0x7fffc27142e0;
    %delay 9, 0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc27145a0, 4;
    %load/vec4 v0x7fffc2715fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc2716090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc2715360_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2715360_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fffc2713a10;
T_34 ;
    %wait E_0x7fffc2714280;
    %load/vec4 v0x7fffc2715bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc2716150_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_34.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_34.1, 9;
T_34.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_34.1, 9;
 ; End of false expr.
    %blend;
T_34.1;
    %pad/s 1;
    %store/vec4 v0x7fffc2714f70_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fffc2713a10;
T_35 ;
    %wait E_0x7fffc27141d0;
    %load/vec4 v0x7fffc2715bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc2715360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7fffc27151c0_0;
    %store/vec4 v0x7fffc2715d20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2714f70_0, 0, 1;
T_35.0 ;
    %load/vec4 v0x7fffc2716150_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc2715360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2714f70_0, 0, 1;
    %load/vec4 v0x7fffc2715b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %jmp T_35.8;
T_35.4 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2716300_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc27147b0, 4, 5;
    %jmp T_35.8;
T_35.5 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2716300_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc27147b0, 4, 5;
    %jmp T_35.8;
T_35.6 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2716300_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc27147b0, 4, 5;
    %jmp T_35.8;
T_35.7 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc2716300_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc27147b0, 4, 5;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2714c70, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc27149c0, 4, 0;
T_35.2 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fffc2713a10;
T_36 ;
    %wait E_0x7fffc2714150;
    %load/vec4 v0x7fffc2715ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x7fffc2715bc0_0;
    %load/vec4 v0x7fffc2716150_0;
    %or;
    %load/vec4 v0x7fffc27152a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc2715360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x7fffc2715bc0_0;
    %load/vec4 v0x7fffc2716150_0;
    %or;
    %load/vec4 v0x7fffc27152a0_0;
    %and;
    %load/vec4 v0x7fffc2715360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
T_36.8 ;
T_36.6 ;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x7fffc27155c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
    %jmp T_36.10;
T_36.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
T_36.10 ;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x7fffc27155c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
    %jmp T_36.12;
T_36.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
T_36.12 ;
    %jmp T_36.4;
T_36.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc2715a80_0, 0, 3;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fffc2713a10;
T_37 ;
    %wait E_0x7fffc27140a0;
    %load/vec4 v0x7fffc2715ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2715660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27158e0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc2715500_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc27159b0_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc2715660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27158e0_0, 0, 1;
    %load/vec4 v0x7fffc2715fb0_0;
    %load/vec4 v0x7fffc2715420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc2715500_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc27159b0_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2715660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc27158e0_0, 0, 1;
    %load/vec4 v0x7fffc2715fb0_0;
    %load/vec4 v0x7fffc2715420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc2715500_0, 0, 6;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc27147b0, 4;
    %store/vec4 v0x7fffc27159b0_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2715660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27158e0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc2715500_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc27159b0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x7fffc2715700_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc27147b0, 4, 0;
    %load/vec4 v0x7fffc2715fb0_0;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc27145a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc27149c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc2715420_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2714c70, 4, 0;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fffc2713a10;
T_38 ;
    %wait E_0x7fffc2714040;
    %load/vec4 v0x7fffc2715e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc2715ed0_0, 0, 3;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fffc2715a80_0;
    %store/vec4 v0x7fffc2715ed0_0, 0, 3;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fffc27123e0;
T_39 ;
    %wait E_0x7fffc2712750;
    %load/vec4 v0x7fffc2713310_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc2713660_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_39.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_39.1, 9;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_39.1, 9;
 ; End of false expr.
    %blend;
T_39.1;
    %pad/s 1;
    %store/vec4 v0x7fffc2713010_0, 0, 1;
    %load/vec4 v0x7fffc2713310_0;
    %load/vec4 v0x7fffc2713660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_39.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %pad/s 1;
    %store/vec4 v0x7fffc27133d0_0, 0, 1;
    %load/vec4 v0x7fffc2713310_0;
    %nor/r;
    %load/vec4 v0x7fffc2713660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_39.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_39.5, 8;
T_39.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_39.5, 8;
 ; End of false expr.
    %blend;
T_39.5;
    %pad/s 1;
    %store/vec4 v0x7fffc2713720_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fffc27123e0;
T_40 ;
    %wait E_0x7fffc270efd0;
    %load/vec4 v0x7fffc27133d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc2713250, 4;
    %store/vec4 v0x7fffc27128b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc27128b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc2713490_0, 4, 8;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc2713250, 4;
    %store/vec4 v0x7fffc2712990_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712990_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc2713490_0, 4, 8;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc2713250, 4;
    %store/vec4 v0x7fffc2712a80_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712a80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc2713490_0, 4, 8;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc2713250, 4;
    %store/vec4 v0x7fffc2712b60_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712b60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc2713490_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2713010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27133d0_0, 0, 1;
T_40.0 ;
    %load/vec4 v0x7fffc2713720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x7fffc27137e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc2712c90_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712c90_0;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2713250, 4, 0;
    %load/vec4 v0x7fffc27137e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffc2712d70_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712d70_0;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2713250, 4, 0;
    %load/vec4 v0x7fffc27137e0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc2712e50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc2712e50_0;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2713250, 4, 0;
    %load/vec4 v0x7fffc27137e0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc27127b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc27127b0_0;
    %load/vec4 v0x7fffc2712f30_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc2713250, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2713010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2713720_0, 0, 1;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fffc27123e0;
T_41 ;
    %wait E_0x7fffc27126f0;
    %load/vec4 v0x7fffc2713570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc2713170_0, 0, 32;
T_41.2 ;
    %load/vec4 v0x7fffc2713170_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc2713170_0;
    %store/vec4a v0x7fffc2713250, 4, 0;
    %load/vec4 v0x7fffc2713170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc2713170_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2713010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27133d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2713720_0, 0, 1;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fffc264cd80;
T_42 ;
    %vpi_call 2 75 "$readmemb", "instr_mem.mem", v0x7fffc2719200 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x7fffc264cd80;
T_43 ;
    %vpi_call 2 87 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc264cd80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc2717440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc27176f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc27176f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x7fffc264cd80;
T_44 ;
    %delay 40, 0;
    %load/vec4 v0x7fffc2717440_0;
    %inv;
    %store/vec4 v0x7fffc2717440_0, 0, 1;
    %jmp T_44;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "cputb.v";
    "./SYSTEM.v";
    "./CPU.v";
    "./MUX_8bits.v";
    "./COMPLEMENTER.v";
    "./ALU.v";
    "./ADD.v";
    "./AND.v";
    "./FORWARD.v";
    "./OR.v";
    "./RIGHTSHIFTER.v";
    "./LEFTSHIFTER.v";
    "./CONTROLUNIT.v";
    "./PCADDER_32bits.v";
    "./MUX_32bits.v";
    "./REG.v";
    "./DATAMEMORYv2.v";
    "./DATACACHE.v";
