#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 14 14:43:36 2022
# Process ID: 21704
# Current directory: D:/data/logic_design_lab/labs/lab2/lab2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21392 D:\data\logic_design_lab\labs\lab2\lab2_2\lab2_2.xpr
# Log file: D:/data/logic_design_lab/labs/lab2/lab2_2/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab2/lab2_2\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.xprIScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 14:44:33 2022...
ado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1116.043 ; gain = 241.977
exit
INFO: [Common 17-206] Exiting Vivaset_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/bit4_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/lab2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
"xelab -wto 9be50435fd7a42e29f479abd7a18a3d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_test_behav xil_defaultlib.lab2_2_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9be50435fd7a42e29f479abd7a18a3d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_test_behav xil_defaultlib.lab2_2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit4_binary
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.lab2_2
Compiling module xil_defaultlib.lab2_2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim/xsim.dir/lab2_2_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim/xsim.dir/lab2_2_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 14 16:05:45 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 14 16:05:45 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 938.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_2_test_behav -key {Behavioral:sim_1:Functional:lab2_2_test} -tclbatch {lab2_2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab2_2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 950.766 ; gain = 4.754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 950.766 ; gain = 12.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 964.758 ; gain = 7.348
close_project
open_project D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab1_3_test_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
