###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112633   # Number of WRITE/WRITEP commands
num_reads_done                 =       439274   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       350576   # Number of read row buffer hits
num_read_cmds                  =       439274   # Number of READ/READP commands
num_writes_done                =       112638   # Number of read requests issued
num_write_row_hits             =        84163   # Number of write row buffer hits
num_act_cmds                   =       117577   # Number of ACT commands
num_pre_cmds                   =       117548   # Number of PRE commands
num_ondemand_pres              =        95409   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9285008   # Cyles of rank active rank.0
rank_active_cycles.1           =      8922405   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       714992   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1077595   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       511699   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3928   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1814   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3315   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          611   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1999   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1932   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          809   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23530   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          272   # Write cmd latency (cycles)
write_latency[40-59]           =          526   # Write cmd latency (cycles)
write_latency[60-79]           =         1189   # Write cmd latency (cycles)
write_latency[80-99]           =         2420   # Write cmd latency (cycles)
write_latency[100-119]         =         3605   # Write cmd latency (cycles)
write_latency[120-139]         =         4964   # Write cmd latency (cycles)
write_latency[140-159]         =         5915   # Write cmd latency (cycles)
write_latency[160-179]         =         6471   # Write cmd latency (cycles)
write_latency[180-199]         =         6508   # Write cmd latency (cycles)
write_latency[200-]            =        80755   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       199472   # Read request latency (cycles)
read_latency[40-59]            =        60383   # Read request latency (cycles)
read_latency[60-79]            =        59925   # Read request latency (cycles)
read_latency[80-99]            =        20183   # Read request latency (cycles)
read_latency[100-119]          =        15227   # Read request latency (cycles)
read_latency[120-139]          =        13161   # Read request latency (cycles)
read_latency[140-159]          =         7712   # Read request latency (cycles)
read_latency[160-179]          =         5953   # Read request latency (cycles)
read_latency[180-199]          =         5005   # Read request latency (cycles)
read_latency[200-]             =        52253   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.62264e+08   # Write energy
read_energy                    =  1.77115e+09   # Read energy
act_energy                     =  3.21691e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.43196e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.17246e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79384e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56758e+09   # Active standby energy rank.1
average_read_latency           =      103.938   # Average read request latency (cycles)
average_interarrival           =      18.1183   # Average request interarrival latency (cycles)
total_energy                   =  1.55816e+10   # Total energy (pJ)
average_power                  =      1558.16   # Average power (mW)
average_bandwidth              =      4.70965   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       119166   # Number of WRITE/WRITEP commands
num_reads_done                 =       442723   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       346131   # Number of read row buffer hits
num_read_cmds                  =       442722   # Number of READ/READP commands
num_writes_done                =       119174   # Number of read requests issued
num_write_row_hits             =        86897   # Number of write row buffer hits
num_act_cmds                   =       129279   # Number of ACT commands
num_pre_cmds                   =       129248   # Number of PRE commands
num_ondemand_pres              =       107969   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9119336   # Cyles of rank active rank.0
rank_active_cycles.1           =      9004758   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       880664   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       995242   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       521133   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4674   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1771   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3411   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          628   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1085   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2031   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1845   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          802   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23409   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          287   # Write cmd latency (cycles)
write_latency[40-59]           =          558   # Write cmd latency (cycles)
write_latency[60-79]           =         1336   # Write cmd latency (cycles)
write_latency[80-99]           =         2742   # Write cmd latency (cycles)
write_latency[100-119]         =         3822   # Write cmd latency (cycles)
write_latency[120-139]         =         5483   # Write cmd latency (cycles)
write_latency[140-159]         =         6334   # Write cmd latency (cycles)
write_latency[160-179]         =         6986   # Write cmd latency (cycles)
write_latency[180-199]         =         6945   # Write cmd latency (cycles)
write_latency[200-]            =        84663   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       196301   # Read request latency (cycles)
read_latency[40-59]            =        58837   # Read request latency (cycles)
read_latency[60-79]            =        65881   # Read request latency (cycles)
read_latency[80-99]            =        20673   # Read request latency (cycles)
read_latency[100-119]          =        15749   # Read request latency (cycles)
read_latency[120-139]          =        13302   # Read request latency (cycles)
read_latency[140-159]          =         7135   # Read request latency (cycles)
read_latency[160-179]          =         5541   # Read request latency (cycles)
read_latency[180-199]          =         4481   # Read request latency (cycles)
read_latency[200-]             =        54822   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.94877e+08   # Write energy
read_energy                    =  1.78506e+09   # Read energy
act_energy                     =  3.53707e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.22719e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.77716e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.69047e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61897e+09   # Active standby energy rank.1
average_read_latency           =      107.896   # Average read request latency (cycles)
average_interarrival           =      17.7963   # Average request interarrival latency (cycles)
total_energy                   =  1.56482e+10   # Total energy (pJ)
average_power                  =      1564.82   # Average power (mW)
average_bandwidth              =      4.79485   # Average bandwidth
