Time resolution is 1 ps
START SIM
$finish called at time : 30 ns : File "C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv" Line 43
