@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"D:\projects\FPGA\ksenia\start_led_project\garland\garland.v":1:7:1:9|Synthesizing module top in library work.
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\ksenia\start_led_project\garland\garland.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\ksenia\start_led_project\garland\garland.v":1:7:1:9|Selected library: work cell: top view verilog as top level

