// Seed: 2677250482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wor id_2,
    input wire id_3,
    output logic id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13
    , id_16,
    input supply1 id_14
);
  always @(id_0, posedge id_8) begin : LABEL_0
    id_4 = -1;
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
