Analysis & Synthesis report for ramBus
Sun Dec 07 21:54:46 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate
 11. State Machine - |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|altsyncram_hmu2:altsyncram1
 18. Parameter Settings for User Entity Instance: small8:small8
 19. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU
 20. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter
 21. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH
 22. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ARL
 23. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:IR
 24. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH
 25. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:PCL
 26. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH
 27. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL
 28. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:DATA
 29. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ACCU
 30. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:XH
 31. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:XL
 32. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|alu_ns:U_ALU
 33. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ
 34. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Carry
 35. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Oflow
 36. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Signed
 37. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Zero
 38. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_PCAdder
 39. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_ARAdder
 40. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|buss:INT_BUS
 41. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|regis:U_reg
 42. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|controller:ctrl
 43. Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|buss:data_bus
 44. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN
 45. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT
 46. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport1
 47. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport2
 48. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport1
 49. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport2
 50. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|addr_sel:SELADDR
 52. Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|decoder:Dec
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "small8:small8|external:U_EXTERN|addr_sel:SELADDR"
 55. Port Connectivity Checks: "small8:small8|small8cpu:U_CPU|buss:data_bus"
 56. Port Connectivity Checks: "small8:small8|small8cpu:U_CPU|regis:U_reg"
 57. In-System Memory Content Editor Settings
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 07 21:54:46 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; ramBus                                     ;
; Top-level Entity Name              ; top_level                                  ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 914                                        ;
;     Total combinational functions  ; 793                                        ;
;     Dedicated logic registers      ; 287                                        ;
; Total registers                    ; 287                                        ;
; Total pins                         ; 46                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; ramBus             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; decoder7seg.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/decoder7seg.vhd          ;         ;
; controller.vhd                                                                   ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/controller.vhd           ;         ;
; alu_ns.vhd                                                                       ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/alu_ns.vhd               ;         ;
; reg.vhd                                                                          ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/reg.vhd                  ;         ;
; CVSZ_REG.vhd                                                                     ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/CVSZ_REG.vhd             ;         ;
; PCAdder.vhd                                                                      ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/PCAdder.vhd              ;         ;
; buss.vhd                                                                         ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/buss.vhd                 ;         ;
; internal.vhd                                                                     ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/internal.vhd             ;         ;
; lib.vhd                                                                          ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/lib.vhd                  ;         ;
; small8cpu.vhd                                                                    ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/small8cpu.vhd            ;         ;
; addr_sel.vhd                                                                     ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/addr_sel.vhd             ;         ;
; external.vhd                                                                     ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/external.vhd             ;         ;
; IOPort.vhd                                                                       ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/IOPort.vhd               ;         ;
; lab7ram.vhd                                                                      ; yes             ; User Wizard-Generated File             ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/lab7ram.vhd              ;         ;
; top_level.vhd                                                                    ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/top_level.vhd            ;         ;
; decoder.vhd                                                                      ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/decoder.vhd              ;         ;
; small.vhd                                                                        ; yes             ; User VHDL File                         ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/small.vhd                ;         ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal131.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                    ;         ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_t814.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/db/altsyncram_t814.tdf   ;         ;
; db/altsyncram_hmu2.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/db/altsyncram_hmu2.tdf   ;         ;
; /users/sean thomas/dropbox/eel4712/lab8/lab8vhdlfiles/small8testpackage/mult.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/sean thomas/dropbox/eel4712/lab8/lab8vhdlfiles/small8testpackage/mult.mif ;         ;
; sld_mod_ram_rom.vhd                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;         ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;         ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                       ;         ;
; sld_jtag_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;         ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 914       ;
;                                             ;           ;
; Total combinational functions               ; 793       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 504       ;
;     -- 3 input functions                    ; 128       ;
;     -- <=2 input functions                  ; 161       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 725       ;
;     -- arithmetic mode                      ; 68        ;
;                                             ;           ;
; Total registers                             ; 287       ;
;     -- Dedicated logic registers            ; 287       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 46        ;
; Total memory bits                           ; 8192      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 3995      ;
; Average fan-out                             ; 3.36      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                                                   ; 793 (1)           ; 287 (0)      ; 8192        ; 0            ; 0       ; 0         ; 46   ; 0            ; |top_level                                                                                                                                                                                            ; work         ;
;    |decoder7seg:LED0_HI|                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:LED0_HI                                                                                                                                                                        ; work         ;
;    |decoder7seg:LED0_LO|                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:LED0_LO                                                                                                                                                                        ; work         ;
;    |decoder7seg:LED1_HI|                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:LED1_HI                                                                                                                                                                        ; work         ;
;    |decoder7seg:LED1_LO|                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:LED1_LO                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                        ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                         ; 112 (75)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                    ; work         ;
;    |small8:small8|                                                           ; 651 (0)           ; 207 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8                                                                                                                                                                              ; work         ;
;       |external:U_EXTERN|                                                    ; 79 (0)            ; 67 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN                                                                                                                                                            ; work         ;
;          |IOPort:IOPORT|                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|IOPort:IOPORT                                                                                                                                              ; work         ;
;             |regis:inport1|                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport1                                                                                                                                ; work         ;
;             |regis:inport2|                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport2                                                                                                                                ; work         ;
;             |regis:outport1|                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport1                                                                                                                               ; work         ;
;             |regis:outport2|                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport2                                                                                                                               ; work         ;
;          |addr_sel:SELADDR|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|addr_sel:SELADDR                                                                                                                                           ; work         ;
;          |decoder:Dec|                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|decoder:Dec                                                                                                                                                ; work         ;
;          |lab7ram:RAM|                                                       ; 56 (0)            ; 35 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                ; 56 (0)            ; 35 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component                                                                                                                ; work         ;
;                |altsyncram_t814:auto_generated|                              ; 56 (0)            ; 35 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated                                                                                 ; work         ;
;                   |altsyncram_hmu2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|altsyncram_hmu2:altsyncram1                                                     ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                ; 56 (38)           ; 35 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;       |small8cpu:U_CPU|                                                      ; 572 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU                                                                                                                                                              ; work         ;
;          |buss:data_bus|                                                     ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|buss:data_bus                                                                                                                                                ; work         ;
;          |controller:ctrl|                                                   ; 360 (360)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl                                                                                                                                              ; work         ;
;          |internal:inter|                                                    ; 186 (0)           ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter                                                                                                                                               ; work         ;
;             |CVSZ_REG:CVSZ|                                                  ; 2 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ                                                                                                                                 ; work         ;
;                |regis:U_Carry|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Carry                                                                                                                   ; work         ;
;                |regis:U_Oflow|                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Oflow                                                                                                                   ; work         ;
;                |regis:U_Signed|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Signed                                                                                                                  ; work         ;
;                |regis:U_Zero|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Zero                                                                                                                    ; work         ;
;             |PCAdder:U_ARAdder|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_ARAdder                                                                                                                             ; work         ;
;             |PCAdder:U_PCAdder|                                              ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_PCAdder                                                                                                                             ; work         ;
;             |alu_ns:U_ALU|                                                   ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|alu_ns:U_ALU                                                                                                                                  ; work         ;
;             |buss:INT_BUS|                                                   ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|buss:INT_BUS                                                                                                                                  ; work         ;
;             |regis:ACCU|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:ACCU                                                                                                                                    ; work         ;
;             |regis:ARL|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:ARL                                                                                                                                     ; work         ;
;             |regis:DATA|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:DATA                                                                                                                                    ; work         ;
;             |regis:IR|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:IR                                                                                                                                      ; work         ;
;             |regis:PCL|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:PCL                                                                                                                                     ; work         ;
;             |regis:XH|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:XH                                                                                                                                      ; work         ;
;             |regis:XL|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|regis:XL                                                                                                                                      ; work         ;
;          |regis:U_reg|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8:small8|small8cpu:U_CPU|regis:U_reg                                                                                                                                                  ; work         ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|altsyncram_hmu2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; ../../Lab8vhdlFiles/Small8TestPackage/mult.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+---------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM ; C:/Users/Sean Thomas/Dropbox/EEL4712/Lab8/Part3/Quartus/lab7ram.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+
; Name                  ; nextstate.LOAD_ALU ; nextstate.LOAD_ACCU ; nextstate.CLEAR_C ; nextstate.INC_ACCU ; nextstate.DEC_ACCU ; nextstate.RR_C ; nextstate.RL_C ; nextstate.SRL_L ; nextstate.SLL_L ; nextstate.XOR_R ; nextstate.OR_R ; nextstate.AND_D ; nextstate.COMPARE ; nextstate.SUB_B ; nextstate.PCINC ; nextstate.ADD_C ; nextstate.SET_C ; nextstate.DECODE ; nextstate.LOAD_ADDR ; nextstate.LOAD_INTERN ; nextstate.LOAD_IR ; nextstate.LOAD_PC ; nextstate.BRANCH ; nextstate.LOAD_DATA ; nextstate.BRANCH2 ; nextstate.LOAD_ARh ; nextstate.LOAD_Xh2 ; nextstate.LOAD_Xh ; nextstate.LOAD_Xl ; nextstate.LOAD_ARl ; nextstate.load_output ; nextstate.OUTPUT ; nextstate.load_ai ; nextstate.DEC_X ; nextstate.INC_X ; nextstate.LOAD_AFROMX ; nextstate.INC_ARl3 ; nextstate.INC_ARl2 ; nextstate.load_ARH88 ; nextstate.INC_882 ; nextstate.xh_88 ; nextstate.stall_88 ; nextstate.stall_882 ; nextstate.xl_88 ; nextstate.LOAD_ARl88 ; nextstate.STALL_ACCU ; nextstate.INC_88 ; nextstate.INC_ARl ; nextstate.FETCH ; nextstate.STALL ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+
; nextstate.STALL       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 0               ;
; nextstate.FETCH       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 1               ; 1               ;
; nextstate.INC_ARl     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 1                 ; 0               ; 1               ;
; nextstate.INC_88      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 1                ; 0                 ; 0               ; 1               ;
; nextstate.STALL_ACCU  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 1                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARl88  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 1                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.xl_88       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 1               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.stall_882   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 1                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.stall_88    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 1                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.xh_88       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 1               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_882     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 1                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_ARH88  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 1                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ARl2    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 1                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ARl3    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 1                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_AFROMX ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 1                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_X       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 1               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DEC_X       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 1               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_ai     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 1                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.OUTPUT      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 1                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_output ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 1                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARl    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 1                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xl     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 1                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xh     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 1                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xh2    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 1                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARh    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 1                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.BRANCH2     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 1                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_DATA   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 1                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.BRANCH      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 1                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_PC     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 1                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_IR     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 1                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_INTERN ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 1                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ADDR   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DECODE      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SET_C       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.ADD_C       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.PCINC       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SUB_B       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.COMPARE     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.AND_D       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 1               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.OR_R        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 1              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.XOR_R       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 1               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SLL_L       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 1               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SRL_L       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 1               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.RL_C        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 1              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.RR_C        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 1              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DEC_ACCU    ; 0                  ; 0                   ; 0                 ; 0                  ; 1                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ACCU    ; 0                  ; 0                   ; 0                 ; 1                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.CLEAR_C     ; 0                  ; 0                   ; 1                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ACCU   ; 0                  ; 1                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ALU    ; 1                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+
; Name              ; state.LOAD_ALU ; state.LOAD_ACCU ; state.CLEAR_C ; state.INC_ACCU ; state.DEC_ACCU ; state.RR_C ; state.RL_C ; state.SRL_L ; state.SLL_L ; state.XOR_R ; state.OR_R ; state.AND_D ; state.COMPARE ; state.SUB_B ; state.PCINC ; state.ADD_C ; state.SET_C ; state.DECODE ; state.LOAD_ADDR ; state.LOAD_INTERN ; state.LOAD_IR ; state.LOAD_PC ; state.BRANCH ; state.LOAD_DATA ; state.BRANCH2 ; state.LOAD_ARh ; state.LOAD_Xh2 ; state.LOAD_Xh ; state.LOAD_Xl ; state.LOAD_ARl ; state.load_output ; state.OUTPUT ; state.load_ai ; state.DEC_X ; state.INC_X ; state.LOAD_AFROMX ; state.INC_ARl3 ; state.INC_ARl2 ; state.load_ARH88 ; state.INC_882 ; state.xh_88 ; state.stall_88 ; state.stall_882 ; state.xl_88 ; state.LOAD_ARl88 ; state.STALL_ACCU ; state.INC_88 ; state.INC_ARl ; state.STALL ; state.FETCH ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+
; state.FETCH       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 0           ;
; state.STALL       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 1           ; 1           ;
; state.INC_ARl     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 1             ; 0           ; 1           ;
; state.INC_88      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 1            ; 0             ; 0           ; 1           ;
; state.STALL_ACCU  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 1                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARl88  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 1                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.xl_88       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 1           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.stall_882   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 1               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.stall_88    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 1              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.xh_88       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 1           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_882     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 1             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_ARH88  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 1                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ARl2    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 1              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ARl3    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 1              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_AFROMX ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 1                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_X       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 1           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DEC_X       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 1           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_ai     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 1             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.OUTPUT      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 1            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_output ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 1                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARl    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 1              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xl     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 1             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xh     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 1             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xh2    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 1              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARh    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 1              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.BRANCH2     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 1             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_DATA   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 1               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.BRANCH      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 1            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_PC     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 1             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_IR     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 1             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_INTERN ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 1                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ADDR   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 1               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DECODE      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 1            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SET_C       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 1           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.ADD_C       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 1           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.PCINC       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 1           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SUB_B       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 1           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.COMPARE     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 1             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.AND_D       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 1           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.OR_R        ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 1          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.XOR_R       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 1           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SLL_L       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 1           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SRL_L       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 1           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.RL_C        ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 1          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.RR_C        ; 0              ; 0               ; 0             ; 0              ; 0              ; 1          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DEC_ACCU    ; 0              ; 0               ; 0             ; 0              ; 1              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ACCU    ; 0              ; 0               ; 0             ; 1              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.CLEAR_C     ; 0              ; 0               ; 1             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ACCU   ; 0              ; 1               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ALU    ; 1              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                                                                                                                       ; Reason for Removal                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[7]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[7]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[7]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[7]   ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|al_sel[2]                                                                                                             ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|al_sel[1]       ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[0]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[0]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[0]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[0]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[0]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[0]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[1]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[1]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[1]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[1]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[1]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[1]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[6]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[6]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[6]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[6]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[5]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[5]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[5]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[5]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[4]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[4]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[4]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[4]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[3]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[3]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[3]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[3]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH|Q[2]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[2]   ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL|Q[2]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[2]   ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|CVSZ_EN[1]                                                                                                            ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|CVSZ_EN[0]      ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|reg_en[1,3,5]                                                                                                         ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|reg_en[0]       ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|reg_en[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                    ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[0,1]                                                                                                       ; Stuck at GND due to stuck port clock_enable                               ;
; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[2..7]                                                                                                      ; Stuck at GND due to stuck port clock_enable                               ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ARh                                                                                                        ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ALU  ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ARl88                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ALU  ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|state.load_ARH88                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ALU  ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.AND_D                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.BRANCH                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.CLEAR_C                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.COMPARE                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.DECODE                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.DEC_ACCU                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.DEC_X                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.FETCH                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_88                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_882                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_ACCU                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_ARl                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_ARl2                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_ARl3                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.INC_X                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ACCU                                                                                                   ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ADDR                                                                                                   ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_AFROMX                                                                                                 ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ALU                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ARh                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ARl                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_ARl88                                                                                                  ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_DATA                                                                                                   ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_INTERN                                                                                                 ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_IR                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_PC                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_Xh2                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.OR_R                                                                                                        ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.OUTPUT                                                                                                      ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.PCINC                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.RL_C                                                                                                        ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.RR_C                                                                                                        ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.SET_C                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.SLL_L                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.SRL_L                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.STALL_ACCU                                                                                                  ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.SUB_B                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.XOR_R                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.load_ARH88                                                                                                  ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.load_ai                                                                                                     ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.load_output                                                                                                 ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.stall_88                                                                                                    ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.stall_882                                                                                                   ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.xh_88                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.xl_88                                                                                                       ; Merged with small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.ADD_C                                                                                                       ; Stuck at GND due to stuck port data_in                                    ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|state.LOAD_ALU                                                                                                        ; Stuck at GND due to stuck port data_in                                    ;
; small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                    ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|al_sel[1]                                                                                                             ; Stuck at GND due to stuck port data_in                                    ;
; Total Number of Removed Registers = 84                                                                                                                              ;                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+---------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                       ;
+---------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; small8:small8|small8cpu:U_CPU|controller:ctrl|reg_en[0] ; Stuck at GND              ; small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[0], ;
;                                                         ; due to stuck port data_in ; small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH|Q[1], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[2], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[3], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[4], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[5], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[6], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH|Q[7], ;
;                                                         ;                           ; small8:small8|small8cpu:U_CPU|controller:ctrl|al_sel[1]      ;
+---------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 287   ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 204   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; small8:small8|small8cpu:U_CPU|controller:ctrl|bus_sel[1]                     ; 32      ;
; small8:small8|small8cpu:U_CPU|controller:ctrl|bus_sel[3]                     ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |top_level|small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_ARAdder|Mux7                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top_level|small8:small8|small8cpu:U_CPU|buss:data_bus|Mux4                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|small8:small8|external:U_EXTERN|decoder:Dec|bus_sel[2]                                                                                                                                                     ;
; 23:1               ; 7 bits    ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; No         ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|buss:INT_BUS|Mux6                                                                                                                                             ;
; 256:1              ; 2 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; No         ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|Mux122                                                                                                                                                       ;
; 256:1              ; 2 bits    ; 340 LEs       ; 10 LEs               ; 330 LEs                ; No         ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|Mux17                                                                                                                                                        ;
; 256:1              ; 48 bits   ; 8160 LEs      ; 48 LEs               ; 8112 LEs               ; No         ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|Mux107                                                                                                                                                       ;
; 132:1              ; 8 bits    ; 704 LEs       ; 24 LEs               ; 680 LEs                ; No         ; |top_level|small8:small8|small8cpu:U_CPU|internal:inter|alu_ns:U_ALU|output[1]                                                                                                                                        ;
; 259:1              ; 27 bits   ; 4644 LEs      ; 486 LEs              ; 4158 LEs               ; No         ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|Selector50                                                                                                                                                   ;
; 260:1              ; 2 bits    ; 346 LEs       ; 4 LEs                ; 342 LEs                ; No         ; |top_level|small8:small8|small8cpu:U_CPU|controller:ctrl|nextstate.LOAD_Xh                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|altsyncram_hmu2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ARL ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:IR ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:PCH ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:PCL ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:SPH ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:SPL ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:DATA ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:ACCU ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:XH ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|regis:XL ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|alu_ns:U_ALU ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Carry ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Oflow ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Signed ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Zero ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_PCAdder ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_ARAdder ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|internal:inter|buss:INT_BUS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|regis:U_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|controller:ctrl ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|small8cpu:U_CPU|buss:data_bus ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:inport2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|IOPort:IOPORT|regis:outport2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                          ; Type                               ;
+------------------------------------+------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                            ;
; WIDTH_A                            ; 8                                              ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                            ;
; WIDTH_B                            ; 1                                              ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                            ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                            ;
; INIT_FILE                          ; ../../Lab8vhdlFiles/Small8TestPackage/mult.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone III                                    ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_t814                                ; Untyped                            ;
+------------------------------------+------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|addr_sel:SELADDR ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8:small8|external:U_EXTERN|decoder:Dec ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "small8:small8|external:U_EXTERN|addr_sel:SELADDR"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "small8:small8|small8cpu:U_CPU|buss:data_bus" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; in5  ; Input ; Info     ; Stuck at GND                                  ;
; in6  ; Input ; Info     ; Stuck at GND                                  ;
; in7  ; Input ; Info     ; Stuck at GND                                  ;
; in8  ; Input ; Info     ; Stuck at GND                                  ;
; in9  ; Input ; Info     ; Stuck at GND                                  ;
; in10 ; Input ; Info     ; Stuck at GND                                  ;
; in11 ; Input ; Info     ; Stuck at GND                                  ;
; in12 ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "small8:small8|small8cpu:U_CPU|regis:U_reg" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 1024  ; Read/Write ; small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Dec 07 21:54:34 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ramBus -c ramBus
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-STR
    Info (12023): Found entity 1: decoder7seg
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-behaviour
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file alu_ns.vhd
    Info (12022): Found design unit 1: alu_ns-behaviour
    Info (12023): Found entity 1: alu_ns
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: regis-behavior
    Info (12023): Found entity 1: regis
Info (12021): Found 2 design units, including 1 entities, in source file cvsz_reg.vhd
    Info (12022): Found design unit 1: CVSZ_REG-behaviour
    Info (12023): Found entity 1: CVSZ_REG
Info (12021): Found 2 design units, including 1 entities, in source file pcadder.vhd
    Info (12022): Found design unit 1: PCAdder-behaviour
    Info (12023): Found entity 1: PCAdder
Info (12021): Found 2 design units, including 1 entities, in source file buss.vhd
    Info (12022): Found design unit 1: buss-behaviour
    Info (12023): Found entity 1: buss
Info (12021): Found 2 design units, including 1 entities, in source file internal.vhd
    Info (12022): Found design unit 1: internal-behaviour
    Info (12023): Found entity 1: internal
Info (12021): Found 1 design units, including 0 entities, in source file lib.vhd
    Info (12022): Found design unit 1: lib
Info (12021): Found 2 design units, including 1 entities, in source file small8cpu.vhd
    Info (12022): Found design unit 1: small8cpu-behaviour
    Info (12023): Found entity 1: small8cpu
Info (12021): Found 2 design units, including 1 entities, in source file addr_sel.vhd
    Info (12022): Found design unit 1: addr_sel-behaviour
    Info (12023): Found entity 1: addr_sel
Info (12021): Found 2 design units, including 1 entities, in source file external.vhd
    Info (12022): Found design unit 1: external-behaviour
    Info (12023): Found entity 1: external
Info (12021): Found 2 design units, including 1 entities, in source file ioport.vhd
    Info (12022): Found design unit 1: IOPort-behaviour
    Info (12023): Found entity 1: IOPort
Info (12021): Found 2 design units, including 1 entities, in source file lab7ram.vhd
    Info (12022): Found design unit 1: lab7ram-SYN
    Info (12023): Found entity 1: lab7ram
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-behaviour
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-BHV
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file small.vhd
    Info (12022): Found design unit 1: small8-STR
    Info (12023): Found entity 1: small8
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:LED1_HI"
Info (12128): Elaborating entity "small8" for hierarchy "small8:small8"
Info (12128): Elaborating entity "small8cpu" for hierarchy "small8:small8|small8cpu:U_CPU"
Info (12128): Elaborating entity "internal" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter"
Info (12128): Elaborating entity "regis" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|regis:ARH"
Info (12128): Elaborating entity "alu_ns" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|alu_ns:U_ALU"
Info (12128): Elaborating entity "CVSZ_REG" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ"
Info (12128): Elaborating entity "regis" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|CVSZ_REG:CVSZ|regis:U_Carry"
Info (12128): Elaborating entity "PCAdder" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|PCAdder:U_PCAdder"
Info (12128): Elaborating entity "buss" for hierarchy "small8:small8|small8cpu:U_CPU|internal:inter|buss:INT_BUS"
Info (12128): Elaborating entity "controller" for hierarchy "small8:small8|small8cpu:U_CPU|controller:ctrl"
Info (12128): Elaborating entity "external" for hierarchy "small8:small8|external:U_EXTERN"
Info (12128): Elaborating entity "IOPort" for hierarchy "small8:small8|external:U_EXTERN|IOPort:IOPORT"
Info (12128): Elaborating entity "lab7ram" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Lab8vhdlFiles/Small8TestPackage/mult.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t814.tdf
    Info (12023): Found entity 1: altsyncram_t814
Info (12128): Elaborating entity "altsyncram_t814" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmu2.tdf
    Info (12023): Found entity 1: altsyncram_hmu2
Info (12128): Elaborating entity "altsyncram_hmu2" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|altsyncram_hmu2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "small8:small8|external:U_EXTERN|lab7ram:RAM|altsyncram:altsyncram_component|altsyncram_t814:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info (12128): Elaborating entity "addr_sel" for hierarchy "small8:small8|external:U_EXTERN|addr_sel:SELADDR"
Info (12128): Elaborating entity "decoder" for hierarchy "small8:small8|external:U_EXTERN|decoder:Dec"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 994 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 935 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 554 megabytes
    Info: Processing ended: Sun Dec 07 21:54:46 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


