Running: /home/waseemh/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/waseemh/Xilinx_Proj/iA_cordic_6stage/tb_hyper_seq_module_isim_beh.exe -prj /home/waseemh/Xilinx_Proj/iA_cordic_6stage/tb_hyper_seq_module_beh.prj work.tb_hyper_seq_module 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/four_bits_CLA_adder.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/carry_look_ahead_block_extended.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_adder.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_hyper_mode.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_add_sub.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" into library work
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" Line 117: Actual for formal port mode is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" Line 126: Actual for formal port mode is neither a static name nor a globally static expression
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/tb_hyper_seq_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97108 KB
Fuse CPU Usage: 1300 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity four_bits_CLA_adder [four_bits_cla_adder_default]
Compiling architecture behavioral of entity carry_look_ahead_block_extended [carry_look_ahead_block_extended_...]
Compiling architecture behavioral of entity forty_bit_adder [forty_bit_adder_default]
Compiling architecture behavioral of entity norm_hyper_mode [norm_hyper_mode_default]
Compiling architecture behavioral of entity forty_bit_add_sub [forty_bit_add_sub_default]
Compiling architecture behavioral of entity cordic_hyperbolic_seq [cordic_hyperbolic_seq_default]
Compiling architecture behavior of entity tb_hyper_seq_module
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable /home/waseemh/Xilinx_Proj/iA_cordic_6stage/tb_hyper_seq_module_isim_beh.exe
Fuse Memory Usage: 671244 KB
Fuse CPU Usage: 1470 ms
GCC CPU Usage: 1350 ms
