<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sumador_combinacional.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impactbatch.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="ise_impact.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/sum_main_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/sum_main_translate.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sign_mag_add.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sign_mag_add.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sign_mag_add.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sign_mag_add.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sign_mag_add.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_mag_add.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sign_mag_add.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sign_mag_add.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sign_mag_add.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sign_mag_add_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sign_mag_add_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sign_mag_add_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sum_main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sum_main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sum_main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sum_main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sum_main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sum_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sum_main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sum_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sum_main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sum_main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sum_main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sum_main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sum_main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sum_main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sum_main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sum_main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sum_main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sum_main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sum_main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sum_main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sum_main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sum_main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sum_main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sum_main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sum_main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sum_main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sum_main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sum_main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sum_main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sum_main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sum_main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sum_main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sum_main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sum_main_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sum_main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sum_main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sum_main_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sum_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6449926502229891182" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8521433761918576483" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2104775481517458832" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408543274" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6578215646841752153" xil_pn:start_ts="1408543274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409151023" xil_pn:in_ck="275077974600374051" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6335910773689834444" xil_pn:start_ts="1409151016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sign_mag_add.ngr"/>
      <outfile xil_pn:name="sum_main.lso"/>
      <outfile xil_pn:name="sum_main.ngc"/>
      <outfile xil_pn:name="sum_main.ngr"/>
      <outfile xil_pn:name="sum_main.prj"/>
      <outfile xil_pn:name="sum_main.stx"/>
      <outfile xil_pn:name="sum_main.syr"/>
      <outfile xil_pn:name="sum_main.xst"/>
      <outfile xil_pn:name="sum_main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1409146769" xil_pn:in_ck="-7110008795225530921" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894197375439643" xil_pn:start_ts="1409146769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409151027" xil_pn:in_ck="6889209633399425769" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1824707720145490558" xil_pn:start_ts="1409151023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sum_main.bld"/>
      <outfile xil_pn:name="sum_main.ngd"/>
      <outfile xil_pn:name="sum_main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1409151035" xil_pn:in_ck="5217476537963106679" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1409151027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sum_main.pcf"/>
      <outfile xil_pn:name="sum_main_map.map"/>
      <outfile xil_pn:name="sum_main_map.mrp"/>
      <outfile xil_pn:name="sum_main_map.ncd"/>
      <outfile xil_pn:name="sum_main_map.ngm"/>
      <outfile xil_pn:name="sum_main_map.xrpt"/>
      <outfile xil_pn:name="sum_main_summary.xml"/>
      <outfile xil_pn:name="sum_main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1409151044" xil_pn:in_ck="-2584288267831049200" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1409151035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sum_main.ncd"/>
      <outfile xil_pn:name="sum_main.pad"/>
      <outfile xil_pn:name="sum_main.par"/>
      <outfile xil_pn:name="sum_main.ptwx"/>
      <outfile xil_pn:name="sum_main.unroutes"/>
      <outfile xil_pn:name="sum_main.xpi"/>
      <outfile xil_pn:name="sum_main_pad.csv"/>
      <outfile xil_pn:name="sum_main_pad.txt"/>
      <outfile xil_pn:name="sum_main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1409151051" xil_pn:in_ck="5996734225897191580" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1409151044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sum_main.bgn"/>
      <outfile xil_pn:name="sum_main.bit"/>
      <outfile xil_pn:name="sum_main.drc"/>
      <outfile xil_pn:name="sum_main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1409150520" xil_pn:in_ck="5996734225897178726" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1409150518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impactbatch.log"/>
      <outfile xil_pn:name="ise_impact.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1409151044" xil_pn:in_ck="5217476537963106547" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1409151040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sum_main.twr"/>
      <outfile xil_pn:name="sum_main.twx"/>
    </transform>
    <transform xil_pn:end_ts="1408543517" xil_pn:in_ck="5996734225897191712" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-4701415655838218809" xil_pn:start_ts="1408543515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/sum_main_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/sum_main_translate.v"/>
    </transform>
  </transforms>

</generated_project>
